Fitter report for MCU8951
Sat Jan 20 11:14:07 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Jan 20 11:14:07 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; MCU8951                                     ;
; Top-level Entity Name              ; MCU8951                                     ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C6                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,707 / 6,272 ( 43 % )                      ;
;     Total combinational functions  ; 2,382 / 6,272 ( 38 % )                      ;
;     Dedicated logic registers      ; 1,313 / 6,272 ( 21 % )                      ;
; Total registers                    ; 1313                                        ;
; Total pins                         ; 52 / 92 ( 57 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 100,352 / 276,480 ( 36 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C6         ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Fitter Effort                                                              ; Standard Fit        ; Auto Fit                              ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; 1                   ; 1                                     ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; P0O[7]   ; Missing drive strength and slew rate ;
; P0O[6]   ; Missing drive strength and slew rate ;
; P0O[5]   ; Missing drive strength and slew rate ;
; P0O[4]   ; Missing drive strength and slew rate ;
; P0O[3]   ; Missing drive strength and slew rate ;
; P0O[2]   ; Missing drive strength and slew rate ;
; P0O[1]   ; Missing drive strength and slew rate ;
; P0O[0]   ; Missing drive strength and slew rate ;
; P1O[7]   ; Missing drive strength and slew rate ;
; P1O[6]   ; Missing drive strength and slew rate ;
; P1O[5]   ; Missing drive strength and slew rate ;
; P1O[4]   ; Missing drive strength and slew rate ;
; P1O[3]   ; Missing drive strength and slew rate ;
; P1O[2]   ; Missing drive strength and slew rate ;
; P1O[1]   ; Missing drive strength and slew rate ;
; P1O[0]   ; Missing drive strength and slew rate ;
; P2O[7]   ; Missing drive strength and slew rate ;
; P2O[6]   ; Missing drive strength and slew rate ;
; P2O[5]   ; Missing drive strength and slew rate ;
; P2O[4]   ; Missing drive strength and slew rate ;
; P2O[3]   ; Missing drive strength and slew rate ;
; P2O[2]   ; Missing drive strength and slew rate ;
; P2O[1]   ; Missing drive strength and slew rate ;
; P2O[0]   ; Missing drive strength and slew rate ;
; POE[7]   ; Missing drive strength and slew rate ;
; POE[6]   ; Missing drive strength and slew rate ;
; POE[5]   ; Missing drive strength and slew rate ;
; POE[4]   ; Missing drive strength and slew rate ;
; POE[3]   ; Missing drive strength and slew rate ;
; POE[2]   ; Missing drive strength and slew rate ;
; POE[1]   ; Missing drive strength and slew rate ;
; POE[0]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                            ;
+-------------------------------------------+---------+------------------+---------------------+-----------+----------------+------------------+------------------+-----------------------+
; Node                                      ; Action  ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node ; Destination Port ; Destination Port Name ;
+-------------------------------------------+---------+------------------+---------------------+-----------+----------------+------------------+------------------+-----------------------+
; CPU8051V1:inst2|MCU80512:inst3|OA[7]~1928 ; Deleted ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                  ;                  ;                       ;
+-------------------------------------------+---------+------------------+---------------------+-----------+----------------+------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3875 ) ; 0.00 % ( 0 / 3875 )        ; 0.00 % ( 0 / 3875 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3875 ) ; 0.00 % ( 0 / 3875 )        ; 0.00 % ( 0 / 3875 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:HELLO            ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:HELLO            ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2528 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 360 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:HELLO            ; 0.00 % ( 0 / 977 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/51shiliprojectok/quartusbasic_90/MCU8951.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,707 / 6,272 ( 43 % )     ;
;     -- Combinational with no register       ; 1394                       ;
;     -- Register only                        ; 325                        ;
;     -- Combinational with a register        ; 988                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1430                       ;
;     -- 3 input functions                    ; 580                        ;
;     -- <=2 input functions                  ; 372                        ;
;     -- Register only                        ; 325                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2225                       ;
;     -- arithmetic mode                      ; 157                        ;
;                                             ;                            ;
; Total registers*                            ; 1,313 / 6,684 ( 20 % )     ;
;     -- Dedicated logic registers            ; 1,313 / 6,272 ( 21 % )     ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 210 / 392 ( 54 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 52 / 92 ( 57 % )           ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 10                         ;
; M9Ks                                        ; 13 / 30 ( 43 % )           ;
; Total block memory bits                     ; 100,352 / 276,480 ( 36 % ) ;
; Total block memory implementation bits      ; 119,808 / 276,480 ( 43 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global clocks                               ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 6% / 5% / 6%               ;
; Peak interconnect usage (total/H/V)         ; 11% / 10% / 14%            ;
; Maximum fan-out                             ; 507                        ;
; Highest non-global fan-out                  ; 168                        ;
; Total fan-out                               ; 13117                      ;
; Average fan-out                             ; 3.19                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                    ;
+---------------------------------------------+----------------------+--------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; sld_signaltap:HELLO ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                 ; Low                            ;
;                                             ;                      ;                    ;                     ;                                ;
; Total logic elements                        ; 1807 / 6272 ( 29 % ) ; 236 / 6272 ( 4 % ) ; 664 / 6272 ( 11 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1197                 ; 92                 ; 105                 ; 0                              ;
;     -- Register only                        ; 44                   ; 20                 ; 261                 ; 0                              ;
;     -- Combinational with a register        ; 566                  ; 124                ; 298                 ; 0                              ;
;                                             ;                      ;                    ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                     ;                                ;
;     -- 4 input functions                    ; 1193                 ; 89                 ; 148                 ; 0                              ;
;     -- 3 input functions                    ; 373                  ; 85                 ; 122                 ; 0                              ;
;     -- <=2 input functions                  ; 197                  ; 42                 ; 133                 ; 0                              ;
;     -- Register only                        ; 44                   ; 20                 ; 261                 ; 0                              ;
;                                             ;                      ;                    ;                     ;                                ;
; Logic elements by mode                      ;                      ;                    ;                     ;                                ;
;     -- normal mode                          ; 1700                 ; 207                ; 318                 ; 0                              ;
;     -- arithmetic mode                      ; 63                   ; 9                  ; 85                  ; 0                              ;
;                                             ;                      ;                    ;                     ;                                ;
; Total registers                             ; 610                  ; 144                ; 559                 ; 0                              ;
;     -- Dedicated logic registers            ; 610 / 6272 ( 10 % )  ; 144 / 6272 ( 2 % ) ; 559 / 6272 ( 9 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                   ; 0                              ;
;                                             ;                      ;                    ;                     ;                                ;
; Total LABs:  partially or completely used   ; 135 / 392 ( 34 % )   ; 22 / 392 ( 6 % )   ; 61 / 392 ( 16 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                    ;                     ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                   ; 0                              ;
; I/O pins                                    ; 52                   ; 0                  ; 0                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )      ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 34816                ; 0                  ; 65536               ; 0                              ;
; Total RAM block bits                        ; 46080                ; 0                  ; 73728               ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 5 / 30 ( 16 % )      ; 0 / 30 ( 0 % )     ; 8 / 30 ( 26 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 8 / 12 ( 66 % )      ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )      ; 1 / 12 ( 8 % )                 ;
;                                             ;                      ;                    ;                     ;                                ;
; Connections                                 ;                      ;                    ;                     ;                                ;
;     -- Input Connections                    ; 691                  ; 215                ; 765                 ; 1                              ;
;     -- Registered Input Connections         ; 563                  ; 152                ; 599                 ; 0                              ;
;     -- Output Connections                   ; 905                  ; 306                ; 1                   ; 460                            ;
;     -- Registered Output Connections        ; 10                   ; 305                ; 0                   ; 0                              ;
;                                             ;                      ;                    ;                     ;                                ;
; Internal Connections                        ;                      ;                    ;                     ;                                ;
;     -- Total Connections                    ; 9280                 ; 1520               ; 3438                ; 467                            ;
;     -- Registered Connections               ; 3878                 ; 1061               ; 1749                ; 0                              ;
;                                             ;                      ;                    ;                     ;                                ;
; External Connections                        ;                      ;                    ;                     ;                                ;
;     -- Top                                  ; 174                  ; 348                ; 613                 ; 461                            ;
;     -- sld_hub:auto_hub                     ; 348                  ; 20                 ; 153                 ; 0                              ;
;     -- sld_signaltap:HELLO                  ; 613                  ; 153                ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 461                  ; 0                  ; 0                   ; 0                              ;
;                                             ;                      ;                    ;                     ;                                ;
; Partition Interface                         ;                      ;                    ;                     ;                                ;
;     -- Input Ports                          ; 53                   ; 45                 ; 91                  ; 1                              ;
;     -- Output Ports                         ; 45                   ; 61                 ; 44                  ; 1                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                   ; 0                              ;
;                                             ;                      ;                    ;                     ;                                ;
; Registered Ports                            ;                      ;                    ;                     ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                  ; 17                  ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 50                 ; 33                  ; 0                              ;
;                                             ;                      ;                    ;                     ;                                ;
; Port Connectivity                           ;                      ;                    ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 13                 ; 16                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 1                  ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 1                  ; 35                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                  ; 40                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 25                 ; 33                  ; 0                              ;
+---------------------------------------------+----------------------+--------------------+---------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                  ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK    ; 25    ; 2        ; 0            ; 11           ; 21           ; 292                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; MT     ; 88    ; 5        ; 34           ; 12           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; NO     ; 89    ; 5        ; 34           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P0I[0] ; 52    ; 3        ; 16           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P0I[1] ; 55    ; 4        ; 18           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P0I[2] ; 64    ; 4        ; 25           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P0I[3] ; 66    ; 4        ; 28           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P0I[4] ; 67    ; 4        ; 30           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P0I[5] ; 75    ; 5        ; 34           ; 3            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P0I[6] ; 34    ; 2        ; 0            ; 5            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P0I[7] ; 84    ; 5        ; 34           ; 9            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P3I[0] ; 60    ; 4        ; 23           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P3I[1] ; 65    ; 4        ; 28           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P3I[2] ; 70    ; 4        ; 32           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P3I[3] ; 74    ; 5        ; 34           ; 2            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P3I[4] ; 77    ; 5        ; 34           ; 4            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P3I[5] ; 83    ; 5        ; 34           ; 9            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P3I[6] ; 42    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; P3I[7] ; 39    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RST    ; 53    ; 3        ; 16           ; 0            ; 0            ; 156                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; P0O[0] ; 101   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P0O[1] ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P0O[2] ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P0O[3] ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P0O[4] ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P0O[5] ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P0O[6] ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P0O[7] ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P1O[0] ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P1O[1] ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P1O[2] ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P1O[3] ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P1O[4] ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P1O[5] ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P1O[6] ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P1O[7] ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P2O[0] ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P2O[1] ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P2O[2] ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P2O[3] ; 71    ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P2O[4] ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P2O[5] ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P2O[6] ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; P2O[7] ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; POE[0] ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; POE[1] ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; POE[2] ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; POE[3] ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; POE[4] ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; POE[5] ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; POE[6] ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; POE[7] ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; POE[1]                  ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; POE[3]                  ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; P0O[0]                  ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; POE[4]                  ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 11 ( 36 % )  ; 2.5V          ; --           ;
; 2        ; 2 / 8 ( 25 % )   ; 2.5V          ; --           ;
; 3        ; 10 / 11 ( 91 % ) ; 2.5V          ; --           ;
; 4        ; 13 / 14 ( 93 % ) ; 2.5V          ; --           ;
; 5        ; 11 / 13 ( 85 % ) ; 2.5V          ; --           ;
; 6        ; 5 / 10 ( 50 % )  ; 2.5V          ; --           ;
; 7        ; 7 / 13 ( 54 % )  ; 2.5V          ; --           ;
; 8        ; 4 / 12 ( 33 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 2        ; 1          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 3        ; 2          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 11       ; 14         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 36         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ; 40         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 34       ; 41         ; 2        ; P0I[6]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 39       ; 46         ; 3        ; P3I[7]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; P3I[6]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; P1O[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; P1O[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; P1O[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; P1O[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; P1O[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; P1O[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; P0I[0]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; RST                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; P1O[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; P0I[1]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 83         ; 4        ; P1O[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; P3I[0]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; P0I[2]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; P3I[1]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; P0I[3]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; P0I[4]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; P2O[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; P2O[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; P3I[2]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; P2O[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; P2O[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; P2O[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; P3I[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; P0I[5]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; P2O[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; P3I[4]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; P2O[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; P3I[5]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; P0I[7]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; P2O[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 121        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 88       ; 125        ; 5        ; MT                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; NO                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; POE[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 99       ; 137        ; 6        ; POE[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 138        ; 6        ; P0O[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; P0O[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 141        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ; 142        ; 6        ; P0O[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 111      ; 154        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 112      ; 155        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 156        ; 7        ; P0O[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; P0O[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; P0O[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; POE[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; P0O[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; POE[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; POE[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; P0O[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 133      ; 182        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 136      ; 187        ; 8        ; POE[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ; 190        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 138      ; 191        ; 8        ; POE[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; POE[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 142      ; 201        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 202        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 203        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll50:inst8|altpll:altpll_component|altpll_bo72:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; inst8|altpll_component|auto_generated|pll1                          ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 20.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 20.0 MHz                                                            ;
; Nominal VCO frequency         ; 600.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 208 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 10.0 MHz                                                            ;
; Freq max lock                 ; 21.67 MHz                                                           ;
; M VCO Tap                     ; 0                                                                   ;
; M Initial                     ; 1                                                                   ;
; M value                       ; 30                                                                  ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 24                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                  ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; CLK                                                                 ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+-----------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; pll50:inst8|altpll:altpll_component|altpll_bo72:auto_generated|clk[0] ; clock0       ; 5    ; 2   ; 50.0 MHz         ; 0 (0 ps)    ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; inst8|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MCU8951                                                                                                ; 2707 (1)    ; 1313 (0)                  ; 0 (0)         ; 100352      ; 13   ; 0            ; 0       ; 0         ; 52   ; 0            ; 1394 (1)     ; 325 (0)           ; 988 (0)          ; |MCU8951                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |CPU8051V1:inst2|                                                                                    ; 1667 (2)    ; 536 (2)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1131 (0)     ; 36 (0)            ; 500 (2)          ; |MCU8951|CPU8051V1:inst2                                                                                                                                                                                                                                                                                                           ; work         ;
;       |JM_S1:inst|                                                                                      ; 98 (0)      ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 3 (0)             ; 77 (0)           ; |MCU8951|CPU8051V1:inst2|JM_S1:inst                                                                                                                                                                                                                                                                                                ;              ;
;          |FPGA_1:inst1|                                                                                 ; 98 (13)     ; 80 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (8)       ; 3 (1)             ; 77 (4)           ; |MCU8951|CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1                                                                                                                                                                                                                                                                                   ;              ;
;             |CNT32:inst6|                                                                               ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |MCU8951|CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT32:inst6                                                                                                                                                                                                                                                                       ;              ;
;             |CNT6C:inst35|                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |MCU8951|CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT6C:inst35                                                                                                                                                                                                                                                                      ;              ;
;             |CNT6CA:inst32|                                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |MCU8951|CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32                                                                                                                                                                                                                                                                     ;              ;
;             |CNT6E:inst3|                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT6E:inst3                                                                                                                                                                                                                                                                       ;              ;
;             |MEALY1:inst14|                                                                             ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |MCU8951|CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|MEALY1:inst14                                                                                                                                                                                                                                                                     ;              ;
;             |RTYY:inst2|                                                                                ; 25 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 23 (0)           ; |MCU8951|CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2                                                                                                                                                                                                                                                                        ;              ;
;                |lpm_shiftreg:lpm_shiftreg_component|                                                    ; 25 (25)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 23 (23)          ; |MCU8951|CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                                                                                                    ;              ;
;             |START:inst1|                                                                               ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |MCU8951|CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|START:inst1                                                                                                                                                                                                                                                                       ;              ;
;             |XOR3:inst33|                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|XOR3:inst33                                                                                                                                                                                                                                                                       ;              ;
;             |XOR3:inst34|                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|XOR3:inst34                                                                                                                                                                                                                                                                       ;              ;
;       |MCU80512:inst3|                                                                                  ; 1563 (53)   ; 454 (9)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1109 (44)    ; 33 (4)            ; 421 (5)          ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3                                                                                                                                                                                                                                                                                            ;              ;
;          |m3s001bo:U1|                                                                                  ; 26 (26)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 8 (8)             ; 11 (11)          ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1                                                                                                                                                                                                                                                                                ;              ;
;          |m3s003bo:U2|                                                                                  ; 113 (81)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (81)     ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2                                                                                                                                                                                                                                                                                ;              ;
;             |m3s002bo:U1|                                                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1                                                                                                                                                                                                                                                                    ;              ;
;             |m3s002bo:U2|                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2                                                                                                                                                                                                                                                                    ;              ;
;             |m3s002bo:U3|                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U3                                                                                                                                                                                                                                                                    ;              ;
;             |m3s002bo:U4|                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U4                                                                                                                                                                                                                                                                    ;              ;
;             |m3s002bo:U5|                                                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U5                                                                                                                                                                                                                                                                    ;              ;
;             |m3s002bo:U6|                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6                                                                                                                                                                                                                                                                    ;              ;
;             |m3s002bo:U7|                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U7                                                                                                                                                                                                                                                                    ;              ;
;             |m3s002bo:U8|                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U8                                                                                                                                                                                                                                                                    ;              ;
;             |m3s041bo:U10|                                                                              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10                                                                                                                                                                                                                                                                   ;              ;
;             |m3s041bo:U9|                                                                               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s041bo:U9                                                                                                                                                                                                                                                                    ;              ;
;          |m3s004bo:U3|                                                                                  ; 153 (43)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (43)     ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3                                                                                                                                                                                                                                                                                ;              ;
;             |m3s022bo:U1|                                                                               ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1                                                                                                                                                                                                                                                                    ;              ;
;             |m3s024bo:U2|                                                                               ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2                                                                                                                                                                                                                                                                    ;              ;
;             |m3s032bo:U4|                                                                               ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4                                                                                                                                                                                                                                                                    ;              ;
;             |m3s033bo:U3|                                                                               ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3                                                                                                                                                                                                                                                                    ;              ;
;             |m3s034bo:U5|                                                                               ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5                                                                                                                                                                                                                                                                    ;              ;
;             |m3s035bo:U6|                                                                               ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6                                                                                                                                                                                                                                                                    ;              ;
;          |m3s005bo:U4|                                                                                  ; 107 (107)   ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 0 (0)             ; 26 (26)          ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4                                                                                                                                                                                                                                                                                ;              ;
;          |m3s006bo:U5|                                                                                  ; 46 (46)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 8 (8)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5                                                                                                                                                                                                                                                                                ;              ;
;          |m3s007bo:U6|                                                                                  ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s007bo:U6                                                                                                                                                                                                                                                                                ;              ;
;          |m3s008bo:U7|                                                                                  ; 300 (268)   ; 40 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 260 (233)    ; 8 (5)             ; 32 (30)          ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7                                                                                                                                                                                                                                                                                ;              ;
;             |m3s009bo:U1|                                                                               ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 2 (2)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1                                                                                                                                                                                                                                                                    ;              ;
;             |m3s039bo:U2|                                                                               ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2                                                                                                                                                                                                                                                                    ;              ;
;          |m3s010bo:U8|                                                                                  ; 214 (172)   ; 78 (78)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (94)     ; 5 (5)             ; 73 (73)          ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8                                                                                                                                                                                                                                                                                ;              ;
;             |m3s011bo:U1|                                                                               ; 42 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (13)      ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1                                                                                                                                                                                                                                                                    ;              ;
;                |m3s027bo:U1|                                                                            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1                                                                                                                                                                                                                                                        ;              ;
;                |m3s027bo:U2|                                                                            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2                                                                                                                                                                                                                                                        ;              ;
;                |m3s027bo:U3|                                                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3                                                                                                                                                                                                                                                        ;              ;
;                |m3s027bo:U4|                                                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4                                                                                                                                                                                                                                                        ;              ;
;                |m3s040bo:U5|                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5                                                                                                                                                                                                                                                        ;              ;
;          |m3s015bo:U9|                                                                                  ; 158 (60)    ; 58 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (34)     ; 0 (0)             ; 58 (26)          ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9                                                                                                                                                                                                                                                                                ;              ;
;             |m3s016bo:U1|                                                                               ; 21 (21)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 8 (8)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1                                                                                                                                                                                                                                                                    ;              ;
;             |m3s016bo:U2|                                                                               ; 21 (21)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 8 (8)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2                                                                                                                                                                                                                                                                    ;              ;
;             |m3s016bo:U3|                                                                               ; 28 (28)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 8 (8)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3                                                                                                                                                                                                                                                                    ;              ;
;             |m3s016bo:U4|                                                                               ; 28 (28)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 8 (8)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4                                                                                                                                                                                                                                                                    ;              ;
;          |m3s018bo:U10|                                                                                 ; 95 (95)     ; 68 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 1 (1)             ; 67 (67)          ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10                                                                                                                                                                                                                                                                               ;              ;
;          |m3s019bo:U11|                                                                                 ; 68 (68)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 3 (3)             ; 32 (32)          ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11                                                                                                                                                                                                                                                                               ;              ;
;          |m3s020bo:U12|                                                                                 ; 78 (47)     ; 33 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (22)      ; 0 (0)             ; 33 (25)          ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12                                                                                                                                                                                                                                                                               ;              ;
;             |m3s014bo:U1|                                                                               ; 31 (31)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 8 (8)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1                                                                                                                                                                                                                                                                   ;              ;
;          |m3s025bo:U14|                                                                                 ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14                                                                                                                                                                                                                                                                               ;              ;
;          |m3s028bo:U15|                                                                                 ; 134 (100)   ; 70 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (52)      ; 4 (4)             ; 66 (44)          ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15                                                                                                                                                                                                                                                                               ;              ;
;             |m3s029bo:U1|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U1                                                                                                                                                                                                                                                                   ;              ;
;             |m3s029bo:U2|                                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U2                                                                                                                                                                                                                                                                   ;              ;
;             |m3s029bo:U3|                                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U3                                                                                                                                                                                                                                                                   ;              ;
;             |m3s029bo:U4|                                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U4                                                                                                                                                                                                                                                                   ;              ;
;             |m3s029bo:U5|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U5                                                                                                                                                                                                                                                                   ;              ;
;             |m3s029bo:U6|                                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U6                                                                                                                                                                                                                                                                   ;              ;
;             |m3s029bo:U7|                                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U7                                                                                                                                                                                                                                                                   ;              ;
;             |m3s029bo:U8|                                                                               ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U8                                                                                                                                                                                                                                                                   ;              ;
;             |m3s030bo:U9|                                                                               ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 6 (6)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s030bo:U9                                                                                                                                                                                                                                                                   ;              ;
;             |m3s031bo:U10|                                                                              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |MCU8951|CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10                                                                                                                                                                                                                                                                  ;              ;
;       |MUX44:inst6|                                                                                     ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |MCU8951|CPU8051V1:inst2|MUX44:inst6                                                                                                                                                                                                                                                                                               ;              ;
;    |ROM1:inst1|                                                                                         ; 71 (0)      ; 39 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 4 (0)             ; 35 (0)           ; |MCU8951|ROM1:inst1                                                                                                                                                                                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 71 (0)      ; 39 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 4 (0)             ; 35 (0)           ; |MCU8951|ROM1:inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; work         ;
;          |altsyncram_qt51:auto_generated|                                                               ; 71 (0)      ; 39 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 4 (0)             ; 35 (0)           ; |MCU8951|ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_ni72:altsyncram1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MCU8951|ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|altsyncram_ni72:altsyncram1                                                                                                                                                                                                                     ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                 ; 71 (46)     ; 39 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (16)      ; 4 (4)             ; 35 (26)          ; |MCU8951|ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                     ; 25 (25)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 9 (9)            ; |MCU8951|ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                    ; work         ;
;    |pll50:inst8|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MCU8951|pll50:inst8                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MCU8951|pll50:inst8|altpll:altpll_component                                                                                                                                                                                                                                                                                       ; work         ;
;          |altpll_bo72:auto_generated|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MCU8951|pll50:inst8|altpll:altpll_component|altpll_bo72:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;    |ram256:inst6|                                                                                       ; 68 (0)      ; 35 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 4 (0)             ; 31 (0)           ; |MCU8951|ram256:inst6                                                                                                                                                                                                                                                                                                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 68 (0)      ; 35 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 4 (0)             ; 31 (0)           ; |MCU8951|ram256:inst6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                              ; work         ;
;          |altsyncram_m9a1:auto_generated|                                                               ; 68 (0)      ; 35 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 4 (0)             ; 31 (0)           ; |MCU8951|ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_tl82:altsyncram1|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MCU8951|ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|altsyncram_tl82:altsyncram1                                                                                                                                                                                                                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                 ; 68 (42)     ; 35 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (16)      ; 4 (4)             ; 31 (22)          ; |MCU8951|ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                     ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                     ; 26 (26)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 9 (9)            ; |MCU8951|ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 236 (1)     ; 144 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (1)       ; 20 (0)            ; 124 (0)          ; |MCU8951|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 235 (193)   ; 144 (115)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (78)      ; 20 (18)           ; 124 (98)         ; |MCU8951|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                             ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 10 (10)          ; |MCU8951|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                     ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 17 (17)          ; |MCU8951|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                   ; work         ;
;    |sld_signaltap:HELLO|                                                                                ; 664 (33)    ; 559 (32)                  ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (1)      ; 261 (30)          ; 298 (0)          ; |MCU8951|sld_signaltap:HELLO                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 633 (0)     ; 527 (0)                   ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (0)      ; 231 (0)           ; 298 (0)          ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 633 (179)   ; 527 (148)                 ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (30)     ; 231 (91)          ; 298 (59)         ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 78 (76)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 51 (51)           ; 25 (0)           ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_ur14:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ur14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 19 (19)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 17 (17)          ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 109 (109)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 11 (11)           ; 60 (60)          ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 103 (1)     ; 96 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 64 (0)            ; 34 (1)           ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 83 (0)      ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 50 (0)            ; 32 (0)           ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 48 (48)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 48 (48)           ; 0 (0)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 35 (0)      ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 2 (0)             ; 32 (0)           ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 16 (6)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 10 (0)            ; 2 (2)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 105 (10)    ; 88 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (10)      ; 2 (0)             ; 88 (0)           ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_fgi:auto_generated|                                                             ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 27 (27)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 25 (25)          ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |MCU8951|sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; Name   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; P0O[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P0O[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P0O[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P0O[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P0O[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P0O[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P0O[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P0O[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P1O[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P1O[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P1O[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P1O[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P1O[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P1O[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P1O[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P1O[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P2O[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P2O[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P2O[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P2O[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P2O[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P2O[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P2O[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P2O[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; POE[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; POE[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; POE[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; POE[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; POE[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; POE[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; POE[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; POE[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RST    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P0I[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P0I[1] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; P0I[3] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P0I[5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P0I[6] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; P0I[7] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P0I[4] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; P0I[0] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CLK    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; MT     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; NO     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; P3I[7] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P3I[6] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P3I[5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P3I[4] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P3I[3] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P3I[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P3I[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; P3I[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+--------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                 ;
+----------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                              ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------+-------------------+---------+
; RST                                                                              ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|START:inst1|inst~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[6]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[4]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[5]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|SELC~2_I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|START:inst1|inst1~I               ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|FWE~I                          ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[0]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[1]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[2]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[3]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[6]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[7]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|Q4~I                           ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|Q5~I                           ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I                   ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|LDV2CK2~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|SME~I                          ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|CLEAR~I                                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[4]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[5]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[6]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[7]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[3]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[0]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[2]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[1]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I                 ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[3]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[5]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[4]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I        ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|LDV2CK1~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|SMD~I                          ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SFRWE~I                        ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I             ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I             ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I                 ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|S_EN~I                         ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[1]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|SMC~I                          ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_INTA~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s007bo:U6|C_TRUE~I                       ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|LCYC~I                         ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I             ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I             ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I             ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|SMF~I                          ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|SMB~I                          ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[2]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATE12~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I                  ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|SMA~I                          ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I             ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|INT_EN~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I             ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I             ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[6]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACC0~I                         ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[4]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[7]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[5]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|PRA~I                         ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I                    ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|PRE~I                         ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[0]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|PRD~I                         ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|PRB~I                         ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|PRC~I                         ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PCON[6]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[2]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PCON[4]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[3]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[1]~I                      ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PCON[7]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PCON[5]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PCON[2]~I                     ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I                   ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PCON[3]~I                     ; 0                 ; 6       ;
;      - sld_signaltap:HELLO|acq_data_in_reg[15]~feeder                            ; 0                 ; 6       ;
;      - sld_signaltap:HELLO|acq_trigger_in_reg[15]~feeder                         ; 0                 ; 6       ;
; P0I[2]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|IMMDAT[2]~5                                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~7                   ; 0                 ; 6       ;
; P0I[1]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|IMMDAT[1]~6                                ; 1                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~4                   ; 1                 ; 6       ;
; P0I[3]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|IMMDAT[3]~4                                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~5                   ; 0                 ; 6       ;
; P0I[5]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|IMMDAT[5]~2                                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~1                   ; 0                 ; 6       ;
; P0I[6]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|IMMDAT[6]~1                                ; 1                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~2                   ; 1                 ; 6       ;
; P0I[7]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|IMMDAT[7]~0                                ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~0                   ; 0                 ; 6       ;
; P0I[4]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|IMMDAT[4]~3                                ; 1                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~3                   ; 1                 ; 6       ;
; P0I[0]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|IMMDAT[0]~7                                ; 1                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~6                   ; 1                 ; 6       ;
; CLK                                                                              ;                   ;         ;
; MT                                                                               ;                   ;         ;
; NO                                                                               ;                   ;         ;
; P3I[7]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~2                   ; 0                 ; 6       ;
; P3I[6]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~0                   ; 0                 ; 6       ;
; P3I[5]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~3                   ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|T1~0                           ; 0                 ; 6       ;
; P3I[4]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~1                   ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|T0~0                           ; 0                 ; 6       ;
; P3I[3]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~7                   ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|INT1~0                         ; 0                 ; 6       ;
; P3I[2]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~5                   ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|INT0~0                         ; 0                 ; 6       ;
; P3I[1]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~6                   ; 0                 ; 6       ;
; P3I[0]                                                                           ;                   ;         ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~4                   ; 0                 ; 6       ;
;      - CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|RX_DIN~I                      ; 0                 ; 6       ;
+----------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                      ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                                                                                                                       ; PIN_25             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                                       ; PIN_25             ; 291     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|Equal0                                                                                                                                                                                                              ; LCCOMB_X29_Y15_N16 ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|START:inst1|inst                                                                                                                                                                                                                  ; FF_X30_Y17_N17     ; 35      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|START:inst1|inst3                                                                                                                                                                                                                 ; LCCOMB_X30_Y17_N8  ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst15                                                                                                                                                                                                                            ; LCCOMB_X31_Y15_N4  ; 27      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst22~16                                                                                                                                                                                                                         ; LCCOMB_X30_Y15_N20 ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst23~34                                                                                                                                                                                                                         ; LCCOMB_X29_Y15_N30 ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst24                                                                                                                                                                                                                            ; LCCOMB_X30_Y15_N4  ; 6       ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst26                                                                                                                                                                                                                            ; LCCOMB_X31_Y15_N2  ; 13      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst28                                                                                                                                                                                                                            ; LCCOMB_X30_Y15_N30 ; 13      ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst5                                                                                                                                                                                                                             ; FF_X30_Y17_N27     ; 6       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|CLEAR                                                                                                                                                                                                                                      ; FF_X26_Y5_N21      ; 168     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDATEN~229                                                                                                                                                                                                                               ; LCCOMB_X29_Y11_N12 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|LDV2CK1                                                                                                                                                                                                                        ; FF_X22_Y5_N11      ; 62      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|LDV2CK2                                                                                                                                                                                                                        ; FF_X19_Y5_N17      ; 102     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[6]                                                                                                                                                                                                                       ; FF_X22_Y12_N25     ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|tmpout~201                                                                                                                                                                                                                     ; LCCOMB_X23_Y11_N12 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|FWE                                                                                                                                                                                                                            ; FF_X21_Y13_N23     ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|file_control~2                                                                                                                                                                                                                 ; LCCOMB_X29_Y11_N16 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|load_FA~553                                                                                                                                                                                                                    ; LCCOMB_X23_Y11_N6  ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|load_ind_addr~1                                                                                                                                                                                                                ; LCCOMB_X25_Y11_N20 ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851                                                                                                                                                                                                       ; LCCOMB_X28_Y10_N10 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|update_program_address~537                                                                                                                                                                                                     ; LCCOMB_X24_Y9_N16  ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|update_program_address~540                                                                                                                                                                                                     ; LCCOMB_X24_Y9_N18  ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|update_program_counter~546                                                                                                                                                                                                     ; LCCOMB_X29_Y8_N12  ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|update_program_counter~547                                                                                                                                                                                                     ; LCCOMB_X28_Y8_N10  ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|p3sampler~0                                                                                                                                                                                                                    ; LCCOMB_X22_Y5_N0   ; 2       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137                                                                                                                                                                                                                 ; LCCOMB_X18_Y4_N24  ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU8051V1:inst2|inst19                                                                                                                                                                                                                                                    ; FF_X31_Y12_N5      ; 30      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; CPU8051V1:inst2|inst9                                                                                                                                                                                                                                                     ; FF_X31_Y12_N15     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                        ; LCCOMB_X13_Y7_N12  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                           ; LCCOMB_X14_Y10_N12 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                           ; LCCOMB_X13_Y7_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                                                                                                           ; LCCOMB_X13_Y7_N14  ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]~14                                                                                                                                               ; LCCOMB_X13_Y7_N0   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~1                                                                                                                                                 ; LCCOMB_X13_Y7_N22  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4                                                                                                       ; LCCOMB_X16_Y8_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12                                                                                                 ; LCCOMB_X16_Y8_N4   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19                                                                                                 ; LCCOMB_X17_Y8_N4   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; RST                                                                                                                                                                                                                                                                       ; PIN_53             ; 156     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                              ; JTAG_X1_Y12_N0     ; 507     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                              ; JTAG_X1_Y12_N0     ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pll50:inst8|altpll:altpll_component|altpll_bo72:auto_generated|clk[0]                                                                                                                                                                                                     ; PLL_1              ; 460     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                      ; LCCOMB_X12_Y9_N20  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                         ; LCCOMB_X14_Y9_N20  ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                         ; LCCOMB_X11_Y9_N28  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                                                                                                         ; LCCOMB_X11_Y9_N12  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~10                                                                                                                                              ; LCCOMB_X11_Y9_N4   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~1                                                                                                                                               ; LCCOMB_X11_Y9_N10  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6                                                                                                     ; LCCOMB_X16_Y9_N14  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18                                                                                               ; LCCOMB_X16_Y9_N24  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19                                                                                               ; LCCOMB_X16_Y9_N2   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                     ; FF_X12_Y10_N21     ; 83      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                          ; LCCOMB_X11_Y7_N20  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                            ; LCCOMB_X11_Y7_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                          ; LCCOMB_X12_Y9_N28  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                             ; LCCOMB_X11_Y7_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                            ; LCCOMB_X11_Y7_N12  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ; FF_X10_Y9_N25      ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                             ; LCCOMB_X11_Y12_N4  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; FF_X10_Y9_N15      ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ; FF_X12_Y9_N27      ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16                                                                                                                                                                                            ; LCCOMB_X11_Y12_N20 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ; FF_X10_Y8_N25      ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27                                                                                                                                                                                            ; LCCOMB_X11_Y12_N10 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                               ; FF_X11_Y12_N9      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                               ; FF_X11_Y12_N29     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11                                                                                                                                                                                              ; LCCOMB_X13_Y8_N28  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12                                                                                                                                                                                        ; LCCOMB_X12_Y7_N0   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~19                                                                                                                                                                                        ; LCCOMB_X12_Y7_N14  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~10                                                                                                                                                                                                 ; LCCOMB_X10_Y12_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                      ; LCCOMB_X13_Y9_N4   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14                                                                                                                                                                                     ; LCCOMB_X11_Y8_N28  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26                                                                                                                                                                                     ; LCCOMB_X14_Y12_N18 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~17                                                                                                                                                                       ; LCCOMB_X9_Y8_N0    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]~14                                                                                                                                                                  ; LCCOMB_X8_Y8_N26   ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]~23                                                                                                                                                                  ; LCCOMB_X9_Y8_N18   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                          ; FF_X12_Y8_N21      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                         ; FF_X12_Y10_N13     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                          ; FF_X12_Y10_N7      ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                   ; LCCOMB_X12_Y10_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; FF_X13_Y10_N13     ; 55      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                ; LCCOMB_X16_Y15_N8  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                ; LCCOMB_X16_Y15_N18 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                              ; FF_X13_Y13_N7      ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                             ; LCCOMB_X13_Y13_N8  ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                              ; LCCOMB_X12_Y11_N30 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                              ; LCCOMB_X12_Y12_N24 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                ; FF_X16_Y11_N27     ; 212     ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~1                                                                                                                        ; LCCOMB_X10_Y11_N20 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                           ; LCCOMB_X13_Y13_N22 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                            ; LCCOMB_X13_Y13_N24 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                ; LCCOMB_X17_Y13_N26 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                      ; LCCOMB_X16_Y11_N8  ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0 ; LCCOMB_X17_Y13_N18 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0    ; LCCOMB_X17_Y11_N0  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                       ; LCCOMB_X16_Y11_N22 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                            ; LCCOMB_X16_Y11_N6  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~10                                                                                                                                      ; LCCOMB_X11_Y9_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                 ; LCCOMB_X11_Y9_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                    ; LCCOMB_X13_Y11_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]~34                                                                                                                                                   ; LCCOMB_X10_Y11_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                               ; LCCOMB_X10_Y11_N2  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                        ; LCCOMB_X12_Y12_N2  ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                       ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                                        ; PIN_25             ; 291     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|START:inst1|inst3                                                  ; LCCOMB_X30_Y17_N8  ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst15                                                             ; LCCOMB_X31_Y15_N4  ; 27      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst24                                                             ; LCCOMB_X30_Y15_N4  ; 6       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst26                                                             ; LCCOMB_X31_Y15_N2  ; 13      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst28                                                             ; LCCOMB_X30_Y15_N30 ; 13      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; CPU8051V1:inst2|inst19                                                                                     ; FF_X31_Y12_N5      ; 30      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                               ; JTAG_X1_Y12_N0     ; 507     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; pll50:inst8|altpll:altpll_component|altpll_bo72:auto_generated|clk[0]                                      ; PLL_1              ; 460     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X16_Y11_N27     ; 212     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                   ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU8051V1:inst2|MCU80512:inst3|CLEAR                                                                                                                                                                                                                                                   ; 168     ;
; RST~input                                                                                                                                                                                                                                                                              ; 156     ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|LDV2CK2                                                                                                                                                                                                                                     ; 102     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                  ; 83      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                     ; 74      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                       ; 63      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|LDV2CK1                                                                                                                                                                                                                                     ; 62      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[6]                                                                                                                                                                                                                                     ; 60      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[7]                                                                                                                                                                                                                                     ; 58      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[5]                                                                                                                                                                                                                                     ; 56      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                      ; 55      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                       ; 49      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[4]                                                                                                                                                                                                                                     ; 47      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                          ; 45      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[4]                                                                                                                                                                                                                                    ; 44      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[4]                                                                                                                                                                                                                                     ; 39      ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|START:inst1|inst                                                                                                                                                                                                                               ; 35      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7                                                                                                                                                                                                                         ; 34      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]~34                                                                                                                                                                ; 32      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                           ; 32      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                           ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                            ; 32      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                          ; 31      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[3]                                                                                                                                                                                                                                     ; 30      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|Q4                                                                                                                                                                                                                                          ; 30      ;
; QIC_SIGNALTAP_GND                                                                                                                                                                                                                                                                      ; 29      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                   ; 29      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~1                                                                                                                                                                                                                         ; 29      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|Q5                                                                                                                                                                                                                                          ; 29      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|JMP_REL                                                                                                                                                                                                                                     ; 28      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~13                                                                                                                                                                                                                        ; 28      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                 ; 27      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5                                                                                                                                                                                                                         ; 27      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                        ; 26      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                              ; 26      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[3]                                                                                                                                                                                                                                     ; 26      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                             ; 25      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                             ; 25      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                              ; 25      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                       ; 25      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                           ; 25      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[2]                                                                                                                                                                                                                                     ; 25      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                           ; 24      ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT6E:inst3|LessThan0~74                                                                                                                                                                                                                       ; 24      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[6]                                                                                                                                                                                                                                    ; 24      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[2]                                                                                                                                                                                                                                    ; 23      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[3]                                                                                                                                                                                                                                    ; 23      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[4]                                                                                                                                                                                                                                    ; 23      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[5]                                                                                                                                                                                                                                    ; 23      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[6]                                                                                                                                                                                                                                    ; 23      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[7]                                                                                                                                                                                                                                    ; 23      ;
; sld_signaltap:HELLO|~GND                                                                                                                                                                                                                                                               ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                            ; 22      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[1]                                                                                                                                                                                                                                    ; 22      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10                                                                                                                                                                                                                        ; 22      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[0]                                                                                                                                                                                                                                    ; 21      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1680                                                                                                                                                                                                                              ; 21      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[9]                                                                                                                                                                                                                       ; 21      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[1]                                                                                                                                                                                                                                     ; 21      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_INTA                                                                                                                                                                                                                                     ; 20      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[5]                                                                                                                                                                                                                                    ; 20      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                          ; 19      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                           ; 19      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|S_EN                                                                                                                                                                                                                                        ; 19      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[0]                                                                                                                                                                                                                                     ; 19      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[6]                                                                                                                                                                                                                                     ; 19      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391                                                                                                                                                                                                                        ; 18      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~270                                                                                                                                                                                                                               ; 18      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2043                                                                                                                                                                                                                    ; 18      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~8                                                                                                                                   ; 17      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                 ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                             ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                            ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                            ; 17      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~394                                                                                                                                                                                                                     ; 17      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~271                                                                                                                                                                                                                               ; 17      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|update_program_counter~546                                                                                                                                                                                                                  ; 17      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~656                                                                                                                                                                                                                           ; 17      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC                                                                                                                                                                                                                              ; 17      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~21                                                                                                                                                                                                                        ; 17      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|update_program_address~537                                                                                                                                                                                                                  ; 17      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|update_program_address~540                                                                                                                                                                                                                  ; 17      ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst10                                                                                                                                                                                                                                         ; 17      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[5]                                                                                                                                                                                                                                     ; 17      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                       ; 16      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                            ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~6                                                                                                                                                                                                            ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                            ; 16      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|save_stack_data~221                                                                                                                                                                                                                         ; 16      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~390                                                                                                                                                                                                                        ; 16      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|load_ind_addr~1                                                                                                                                                                                                                             ; 16      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1681                                                                                                                                                                                                                              ; 16      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1679                                                                                                                                                                                                                              ; 16      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1677                                                                                                                                                                                                                              ; 16      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1676                                                                                                                                                                                                                              ; 16      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|MULDIV                                                                                                                                                                                                                                      ; 16      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A000                                                                                                                                                                                                                            ; 16      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|select_movc_addr~34                                                                                                                                                                                                                         ; 16      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[1]                                                                                                                                                                                                                                     ; 16      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[2]                                                                                                                                                                                                                                     ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~7                                                                                                                                                                                                            ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                              ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                       ; 15      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~472                                                                                                                                                                                                                             ; 15      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[2]                                                                                                                                                                                                                                    ; 15      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                         ; 14      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                              ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                              ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                             ; 14      ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst22~16                                                                                                                                                                                                                                      ; 14      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|L_SCON[7]                                                                                                                                                                                                                                  ; 14      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|LCYC                                                                                                                                                                                                                                        ; 14      ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[7]                                                                                                                                                                                                                                               ; 14      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2037                                                                                                                                                                                                                       ; 14      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|EXTDAT                                                                                                                                                                                                                                     ; 14      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~1                                                                                                                                     ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                         ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                            ; 13      ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                                                                                                                        ; 13      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~492                                                                                                                                                                                                                      ; 13      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~506                                                                                                                                                                                                                      ; 13      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|IP1                                                                                                                                                                                                                                        ; 13      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|L_SCON[6]                                                                                                                                                                                                                                  ; 13      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1686                                                                                                                                                                                                                              ; 13      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~437                                                                                                                                                                                                                             ; 13      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|load_FA~553                                                                                                                                                                                                                                 ; 13      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2056                                                                                                                                                                                                                    ; 13      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2041                                                                                                                                                                                                                    ; 13      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|OPC[0]                                                                                                                                                                                                                                     ; 13      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                         ; 12      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                   ; 12      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                         ; 12      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]~1                                                                                                                               ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                      ; 12      ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]~14                                                                                                                                                            ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|COUNT_EN~70                                                                                                                                                                                                                                ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[6]~160                                                                                                                                                                                                                                 ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[6]~177                                                                                                                                                                                                                                 ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[4]~586                                                                                                                                                                                                                                ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|SMB                                                                                                                                                                                                                                         ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1085                                                                                                                                                                                                                              ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1689                                                                                                                                                                                                                              ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1688                                                                                                                                                                                                                              ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1687                                                                                                                                                                                                                              ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1684                                                                                                                                                                                                                              ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1683                                                                                                                                                                                                                              ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1685                                                                                                                                                                                                                              ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1682                                                                                                                                                                                                                              ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1678                                                                                                                                                                                                                              ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|muxrdat~0                                                                                                                                                                                                                                   ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|L_PCON[0]                                                                                                                                                                                                                                  ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]                                                                                                                                                                                                                         ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]                                                                                                                                                                                                                                 ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]                                                                                                                                                                                                                                 ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7                                                                                                                                                                                                                         ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|OA[2]~1924                                                                                                                                                                                                                                              ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|OA[2]~1922                                                                                                                                                                                                                                              ; 12      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~137                                                                                                                                                                                                                              ; 11      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|LORCV                                                                                                                                                                                                                                      ; 11      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|MODE0~0                                                                                                                                                                                                                                    ; 11      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~491                                                                                                                                                                                                                      ; 11      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|T1_EN~156                                                                                                                                                                                                                                   ; 11      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~505                                                                                                                                                                                                                      ; 11      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A001~9                                                                                                                                                                                                                          ; 11      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1121                                                                                                                                                                                                                              ; 11      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~15                                                                                                                                                                                                                        ; 11      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~959                                                                                                                                                                                                                       ; 11      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|CYC[2]                                                                                                                                                                                                                                      ; 11      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                      ; 10      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                      ; 10      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                       ; 10      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                       ; 10      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                       ; 10      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                       ; 10      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                       ; 10      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                       ; 10      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                       ; 10      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                       ; 10      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                       ; 10      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~26                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~11                                                                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~27                                                                                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16                                                                                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                          ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                        ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|setlilx~1                                                                                                                                                                                                                                  ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|RISET~95                                                                                                                                                                                                                                   ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|NFBH                                                                                                                                                                                                                                        ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[0]                                                                                                                                                                                                                                               ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[1]                                                                                                                                                                                                                                               ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[2]                                                                                                                                                                                                                                               ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[4]                                                                                                                                                                                                                                               ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[5]                                                                                                                                                                                                                                               ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[6]                                                                                                                                                                                                                                               ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1162                                                                                                                                                                                                                   ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~COMBOUT                                                                                                                                                                                                                   ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~COMBOUT                                                                                                                                                                                                                   ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~COMBOUT                                                                                                                                                                                                                   ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~COMBOUT                                                                                                                                                                                                                   ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~COMBOUT                                                                                                                                                                                                                   ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~COMBOUT                                                                                                                                                                                                                   ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~COMBOUT                                                                                                                                                                                                                   ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~COMBOUT                                                                                                                                                                                                                   ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]                                                                                                                                                                                                                                 ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[1]                                                                                                                                                                                                                                    ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|SELA[2]                                                                                                                                                                                                                                    ; 10      ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|SELA[1]~54                                                                                                                                                                                                                                 ; 10      ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                 ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]                         ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]                         ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]                          ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]                          ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]                          ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]                          ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]                          ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]                          ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]                          ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]                          ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]                          ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]                          ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                              ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                              ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                            ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                            ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                        ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                        ; 9       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                                                                                                                                      ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|NEWDATA                                                                                                                                                                                                                                    ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|RCV                                                                                                                                                                                                                                        ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|T0H_EN~126                                                                                                                                                                                                                                  ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~393                                                                                                                                                                                                                     ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~388                                                                                                                                                                                                                        ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|NFBL                                                                                                                                                                                                                                        ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]                                                                                                                                                                                                                        ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ADD3MOD                                                                                                                                                                                                                                     ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|update_program_counter~547                                                                                                                                                                                                                  ; 9       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                               ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[3]                                                                                                                                                                                                                                               ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|set_port_sfrs~167                                                                                                                                                                                                                          ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SEL_INDADDR                                                                                                                                                                                                                                 ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR                                                                                                                                                                                                                                ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|BIT_MODE_ADDR[7]~77                                                                                                                                                                                                                         ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|LEITHER_RET                                                                                                                                                                                                                                 ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATD[3]                                                                                                                                                                                                                                    ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]                                                                                                                                                                                                                          ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|IMMB4~69                                                                                                                                                                                                                                    ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|AJ~18                                                                                                                                                                                                                                       ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2061                                                                                                                                                                                                                       ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|BC~1358                                                                                                                                                                                                                                     ; 9       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]                                                                                                                                                                                                                                 ; 9       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                 ; 8       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                        ; 8       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~10                                                                                                                                                           ; 8       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~1                                                                                                                                                              ; 8       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                        ; 8       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~1                                                                                                                                                            ; 8       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                      ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~1                                                                                                                                                                                                                                ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]                                                                                                                                                                                                                        ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX                                                                                                                                                                                                                                ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~1861                                                                                                                                                                                                                     ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]                                                                                                                                                                                                                        ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDATEN~229                                                                                                                                                                                                                                            ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|STATE12                                                                                                                                                                                                                                     ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~384                                                                                                                                                                                                                    ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|tmpout~201                                                                                                                                                                                                                                  ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7]                                                                                                                                                                                                                        ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~396                                                                                                                                                                                                                    ; 8       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                               ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~387                                                                                                                                                                                                                    ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPH_EN~151                                                                                                                                                                                                                                  ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~652                                                                                                                                                                                                                           ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]                                                                                                                                                                                                                        ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]                                                                                                                                                                                                                        ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]                                                                                                                                                                                                                        ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LTMOD[5]                                                                                                                                                                                                                                    ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~1696                                                                                                                                                                                                                          ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPL_EN~295                                                                                                                                                                                                                                  ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s025bo:U14|dat_lat~23                                                                                                                                                                                                                                 ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|muxiromd~1                                                                                                                                                                                                                                              ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~957                                                                                                                                                                                                                       ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]                                                                                                                                                                                                                         ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|CMUX~60                                                                                                                                                                                                                                     ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2054                                                                                                                                                                                                                       ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2052                                                                                                                                                                                                                       ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2048                                                                                                                                                                                                                    ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]                                                                                                                                                                                                                         ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|SELC                                                                                                                                                                                                                                       ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]                                                                                                                                                                                                                                 ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]                                                                                                                                                                                                                                 ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]                                                                                                                                                                                                                                 ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]                                                                                                                                                                                                                                 ; 8       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]                                                                                                                                                                                                                                 ; 8       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                                        ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                            ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                            ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ                                                                                                                                                                                                                             ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1837                                                                                                                                                                                                                     ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|RX_DIN                                                                                                                                                                                                                                     ; 7       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                 ; 7       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                 ; 7       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                 ; 7       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                 ; 7       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                 ; 7       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                ; 7       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                ; 7       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                ; 7       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                               ; 7       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                               ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]                                                                                                                                                                                                                          ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]                                                                                                                                                                                                                          ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]                                                                                                                                                                                                                        ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]                                                                                                                                                                                                                          ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]                                                                                                                                                                                                                        ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]                                                                                                                                                                                                                          ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]                                                                                                                                                                                                                          ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]                                                                                                                                                                                                                          ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|NEXT_FA~54                                                                                                                                                                                                                                  ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA~2037                                                                                                                                                                                                                                   ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]                                                                                                                                                                                                                          ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PCON[7]                                                                                                                                                                                                                                    ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_IE[7]                                                                                                                                                                                                                                    ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~382                                                                                                                                                                                                                        ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]                                                                                                                                                                                                                          ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC                                                                                                                                                                                                                              ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13                                                                                                                                                                                                                        ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[9]                                                                                                                                                                                                                                   ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]                                                                                                                                                                                                                                 ; 7       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]                                                                                                                                                                                                                                 ; 7       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                ; 6       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                   ; 6       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]~23                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]~14                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                  ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                  ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|DIVTWO                                                                                                                                                                                                                                     ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]                                                                                                                                                                                                                        ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]                                                                                                                                                                                                                         ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|ENAB~569                                                                                                                                                                                                                                   ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|set_addr_mode~3                                                                                                                                                                                                                             ; 6       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                               ; 6       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                               ; 6       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                ; 6       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                ; 6       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                ; 6       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                ; 6       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                ; 6       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                ; 6       ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst23~34                                                                                                                                                                                                                                      ; 6       ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst5                                                                                                                                                                                                                                          ; 6       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                ; 6       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                               ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LTMOD[0]                                                                                                                                                                                                                                    ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|LL_SCON[0]                                                                                                                                                                                                                                 ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_IP[0]                                                                                                                                                                                                                                    ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]                                                                                                                                                                                                                          ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]                                                                                                                                                                                                                          ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LTMOD[1]                                                                                                                                                                                                                                    ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]                                                                                                                                                                                                                          ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_IP[1]                                                                                                                                                                                                                                    ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]                                                                                                                                                                                                                          ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]                                                                                                                                                                                                                          ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_IP[2]                                                                                                                                                                                                                                    ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_IP[3]                                                                                                                                                                                                                                    ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~455                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SEL_REGBANK                                                                                                                                                                                                                                 ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]                                                                                                                                                                                                                          ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|L_SCON[4]                                                                                                                                                                                                                                  ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_IP[4]                                                                                                                                                                                                                                    ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]                                                                                                                                                                                                                          ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]                                                                                                                                                                                                                        ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]                                                                                                                                                                                                                          ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]                                                                                                                                                                                                                          ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|RMW~315                                                                                                                                                                                                                                     ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~438                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]                                                                                                                                                                                                                          ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~29                                                                                                                                                                                                                           ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|SMF                                                                                                                                                                                                                                         ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~37                                                                                                                                                                                                                        ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~3                                                                                                                                                                                                                         ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]                                                                                                                                                                                                                         ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]                                                                                                                                                                                                                         ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]                                                                                                                                                                                                                         ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|CPRDDM[0]~2116                                                                                                                                                                                                                              ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[0]                                                                                                                                                                                                                                   ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[6]                                                                                                                                                                                                                                   ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[4]                                                                                                                                                                                                                                   ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[7]                                                                                                                                                                                                                                   ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[5]                                                                                                                                                                                                                                   ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[0]                                                                                                                                                                                                                                   ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[1]                                                                                                                                                                                                                                   ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[2]                                                                                                                                                                                                                                   ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACLDAT[3]                                                                                                                                                                                                                                   ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~18                                                                                                                                                                                                                        ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|CYC~2                                                                                                                                                                                                                                       ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]                                                                                                                                                                                                                            ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]                                                                                                                                                                                                                            ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]                                                                                                                                                                                                                             ; 6       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|AJ~17                                                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~4                                                                                                                                   ; 5       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                ; 5       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0              ; 5       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~19                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                  ; 5       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19                                                                                                              ; 5       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19                                                                                                            ; 5       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12                                                                                                              ; 5       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18                                                                                                            ; 5       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                                                                                                                        ; 5       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                                                                                                                           ; 5       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                     ; 5       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal                                                                                                                    ; 5       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                                                                                                                      ; 5       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                                                                                                                         ; 5       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                   ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|TCI[0]                                                                                                                                                                                                                                     ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|Q6                                                                                                                                                                                                                                         ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|file_control~2                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|DELRCV                                                                                                                                                                                                                                     ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LLOV1                                                                                                                                                                                                                                       ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~489                                                                                                                                                                                                                         ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~502                                                                                                                                                                                                                         ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|B_REG_EN~0                                                                                                                                                                                                                                  ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|set_addr_mode~1                                                                                                                                                                                                                             ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|IP0                                                                                                                                                                                                                                        ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|SMA                                                                                                                                                                                                                                         ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|SME                                                                                                                                                                                                                                         ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~1099                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|TEMP2_EN~627                                                                                                                                                                                                                                ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|CARRY_OPS1                                                                                                                                                                                                                                  ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~1851                                                                                                                                                                                                                    ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~487                                                                                                                                                                                                                       ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|INT0                                                                                                                                                                                                                                        ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|INT1                                                                                                                                                                                                                                        ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~1690                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~COMBOUT                                                                                                                                                                                                        ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LTMOD[4]                                                                                                                                                                                                                                    ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~COMBOUT                                                                                                                                                                                                        ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~COMBOUT                                                                                                                                                                                                        ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]                                                                                                                                                                                                                        ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|Mux8~13                                                                                                                                                                                                                                     ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~COMBOUT                                                                                                                                                                                                        ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]                                                                                                                                                                                                                          ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|RMW~317                                                                                                                                                                                                                                     ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PSWDAT[7]                                                                                                                                                                                                                                  ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~386                                                                                                                                                                                                                    ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~780                                                                                                                                                                                                                   ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SFRWE                                                                                                                                                                                                                                       ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR                                                                                                                                                                                                                                 ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|CPRDDM[1]~2123                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|CPRDDM[4]~2122                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|CPRDDM[5]~2120                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|CPRDDM[2]~2121                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]                                                                                                                                                                                                                         ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|CPRDDM[7]~2117                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|CPRDDM[6]~2118                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|CPRDDM[3]~2119                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|CA~73                                                                                                                                                                                                                                       ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[7]                                                                                                                                                                                                                                   ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|CBEN                                                                                                                                                                                                                                        ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|LEITHER_RET~18                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~279                                                                                                                                                                                                                           ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~89                                                                                                                                                                                                                           ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|OA[2]~1923                                                                                                                                                                                                                                              ; 5       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN                                                                                                                                                                                                                                 ; 5       ;
; MT~input                                                                                                                                                                                                                                                                               ; 4       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                              ; 4       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~10                                                                                                                                                   ; 4       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                    ; 4       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~6                                                                                                                                               ; 4       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                   ; 4       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                ; 4       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                          ; 4       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                       ; 4       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                       ; 4       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~7                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~17                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                            ; 4       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                     ; 4       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                     ; 4       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                     ; 4       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4                                                                                                                    ; 4       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                        ; 4       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                        ; 4       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                   ; 4       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                   ; 4       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6                                                                                                                  ; 4       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                      ; 4       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~109                                                                                                                                                                                                                            ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|DATAEN                                                                                                                                                                                                                                     ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ                                                                                                                                                                                                                             ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|setlastbit~118                                                                                                                                                                                                                             ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|RXC9                                                                                                                                                                                                                                       ; 4       ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|MEALY1:inst14|STX.ST12                                                                                                                                                                                                                         ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|TXLASTBIT                                                                                                                                                                                                                                  ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|AL                                                                                                                                                                                                                                         ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~2                                                                                                                                                                                                                            ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|CIH0~141                                                                                                                                                                                                                                    ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|T0_MODE3~8                                                                                                                                                                                                                                  ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4                                                                                                                                                                                                                              ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0                                                                                                                                                                                                                            ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1                                                                                                                                                                                                                            ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1                                                                                                                                                                                                                            ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~392                                                                                                                                                                                                                     ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|PSWC[1]~396                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RAMDI[4]~589                                                                                                                                                                                                                                ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~160                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~159                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~209                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|L_RESINT                                                                                                                                                                                                                                   ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~371                                                                                                                                                                                                                            ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|set_addr_mode~2                                                                                                                                                                                                                             ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|ILB[4]~123                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|ILB[2]~122                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|ILB[0]~124                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|ILB[1]~121                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|ILB[3]~120                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|INT_EN                                                                                                                                                                                                                                     ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~716                                                                                                                                                                                                                   ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ADD2MOD~112                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~489                                                                                                                                                                                                                       ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|SMD                                                                                                                                                                                                                                         ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s001bo:U1|SMC                                                                                                                                                                                                                                         ; 4       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                              ; 4       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                              ; 4       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                              ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|A011~34                                                                                                                                                                                                                         ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RDAT[0]~837                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]                                                                                                                                                                                                                          ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]                                                                                                                                                                                                                          ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RDAT[1]~819                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]                                                                                                                                                                                                                          ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]                                                                                                                                                                                                                          ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|LL_SCON[1]                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RDAT[2]~801                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|LL_SCON[2]                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|RDAT[3]~783                                                                                                                                                                                                                                 ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|L_SCON[5]                                                                                                                                                                                                                                  ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LTCON6                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]                                                                                                                                                                                                                          ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]                                                                                                                                                                                                                          ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PSWDAT[6]                                                                                                                                                                                                                                  ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]                                                                                                                                                                                                                          ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]                                                                                                                                                                                                                          ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM                                                                                                                                                                                                                                ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|EJ~213                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~787                                                                                                                                                                                                                   ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~776                                                                                                                                                                                                                   ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]                                                                                                                                                                                                                        ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~775                                                                                                                                                                                                                   ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~295                                                                                                                                                                                                                       ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|CARI                                                                                                                                                                                                                                        ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]                                                                                                                                                                                                                        ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~284                                                                                                                                                                                                                           ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[4]                                                                                                                                                                                                                                   ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~284                                                                                                                                                                                                                           ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[5]                                                                                                                                                                                                                                   ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~279                                                                                                                                                                                                                           ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[6]                                                                                                                                                                                                                                   ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[2]                                                                                                                                                                                                                                   ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[1]                                                                                                                                                                                                                                   ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[3]                                                                                                                                                                                                                                   ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1189                                                                                                                                                                                                                  ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|JBC                                                                                                                                                                                                                             ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|Mux9~34                                                                                                                                                                                                                                     ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]                                                                                                                                                                                                                         ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPH[0]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPH[1]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPH[2]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPH[3]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPH[4]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPH[5]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPH[6]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPH[7]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPL[0]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPL[1]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPL[2]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPL[3]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPL[4]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPL[5]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPL[6]                                                                                                                                                                                                                                      ; 4       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|DPL[7]                                                                                                                                                                                                                                      ; 4       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~11                                                                                                                            ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                            ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                            ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                     ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~9                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                            ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                             ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                          ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                      ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[15]                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[14]                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[13]                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[12]                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[11]                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[10]                                                                                                                                                                                                                                             ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[9]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[8]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[7]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[6]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[5]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[4]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[3]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[2]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[1]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:HELLO|acq_trigger_in_reg[0]                                                                                                                                                                                                                                              ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                 ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[0] ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0]                ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                   ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                    ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                    ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                    ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                    ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                    ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                    ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                    ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                    ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                    ; 3       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~5                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~10                                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~15                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                       ; 3       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                     ; 3       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                   ; 3       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4                                                                                                                     ; 3       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0                                                                                                                     ; 3       ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                        ; 3       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25                                                                                                                                                                                                                          ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ                                                                                                                                                                                                                             ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ                                                                                                                                                                                                                             ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|Q5                                                                                                                                                                                                                                         ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|RXC9~94                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ                                                                                                                                                                                                                             ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|DELRST16C~115                                                                                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]                                                                                                                                                                                                                         ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|TXSTOPBIT                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|TSHIFT_IN                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|TSEND                                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]                                                                                                                                                                                                                         ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]                                                                                                                                                                                                                         ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]                                                                                                                                                                                                                         ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]                                                                                                                                                                                                                         ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|setlastbit~119                                                                                                                                                                                                                             ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|RB8control~34                                                                                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|DELCLRRCV                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|SWREC                                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[0]                                                                                                                                                                                                                             ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|TXEND                                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~0                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|BITIN                                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PSWDAT~1378                                                                                                                                                                                                                                ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|AJ                                                                                                                                                                                                                                         ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|ILL[0]~51                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]                                                                                                                                                                                                                                 ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]                                                                                                                                                                                                                                 ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]                                                                                                                                                                                                                                 ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]                                                                                                                                                                                                                                 ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]                                                                                                                                                                                                                                 ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]                                                                                                                                                                                                                                 ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LLOV1~505                                                                                                                                                                                                                                   ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|T1                                                                                                                                                                                                                                          ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~490                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|CIL1~40                                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~504                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|T0L_EN~99                                                                                                                                                                                                                                   ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|T0                                                                                                                                                                                                                                          ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~503                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|CIL0~40                                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD                                                                                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|MAJOUT~87                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|MAJQ1                                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|MAJQ2                                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|END_DATA                                                                                                                                                                                                                                   ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|B_REG_EN~39                                                                                                                                                                                                                                 ; 3       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                              ; 3       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                              ; 3       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                              ; 3       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1829                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1830                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[2]                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~1828                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1193                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[4]~211                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[2]~210                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1197                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|BA~40                                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|LRETI                                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|AG~78                                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1854                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1853                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~1852                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~1086                                                                                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~718                                                                                                                                                                                                                   ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|AF                                                                                                                                                                                                                                          ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s007bo:U6|C_TRUE                                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~484                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s010bo:U8|PC_INCR                                                                                                                                                                                                                                     ; 3       ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1]                                                                                                                                                                                                                             ; 3       ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0]                                                                                                                                                                                                                           ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_IE[0]                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[0]                                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[0]~COMBOUT                                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LTCON0                                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|OLD_INT0                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[1]                                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_IE[1]                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LTMOD[2]                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_IE[2]                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[2]                                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PSWDAT[2]                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~197                                                                                                                                                                                                                          ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[3]                                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LTMOD[3]                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LTCON2                                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|OLD_INT1                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s028bo:U15|L_SCON[3]                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_IE[3]                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PSWDAT[3]                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[4]~COMBOUT                                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LTCON4                                                                                                                                                                                                                                      ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]                                                                                                                                                                                                                          ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]                                                                                                                                                                                                                          ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s019bo:U11|L_IE[4]                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[4]                                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|PSWDAT[4]                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|TCON[5]                                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[5]                                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1196                                                                                                                                                                                                                 ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LTMOD[6]                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[6]                                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2057                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|IMMB3~503                                                                                                                                                                                                                                   ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~782                                                                                                                                                                                                                   ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|TCON[7]                                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s015bo:U9|LTMOD[7]                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|BREG[7]                                                                                                                                                                                                                                     ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~436                                                                                                                                                                                                                             ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~956                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[4]~788                                                                                                                                                                                                                   ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~385                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[6]                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[7]~COMBOUT                                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[6]~COMBOUT                                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[5]~COMBOUT                                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[3]~COMBOUT                                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[1]~COMBOUT                                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|IMMDAT[2]~COMBOUT                                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|GOCYC2~382                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|GOCYC2~380                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|GOCYC2~389                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1211                                                                                                                                                                                                                         ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s005bo:U4|ACC0                                                                                                                                                                                                                                        ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|QCI~0                                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~279                                                                                                                                                                                                                           ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO                                                                                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~279                                                                                                                                                                                                                           ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2045                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|IMMB4~68                                                                                                                                                                                                                                    ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~958                                                                                                                                                                                                                       ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AC~88                                                                                                                                                                                                                           ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]                                                                                                                                                                                                                                  ; 3       ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                                                                                                                                         ; 3       ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                                                                                                                                         ; 3       ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst15                                                                                                                                                                                                                                         ; 3       ;
; CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|RTYY:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                                                                                                                                                                         ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|OA[0]~1956                                                                                                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|OA[1]~1952                                                                                                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|OA[2]~1948                                                                                                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|OA[3]~1944                                                                                                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|OA[4]~1940                                                                                                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|OA[5]~1936                                                                                                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|OA[6]~1932                                                                                                                                                                                                                                              ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]                                                                                                                                                                                                                               ; 3       ;
; CPU8051V1:inst2|MCU80512:inst3|m3s008bo:U7|L_FA[7]                                                                                                                                                                                                                                     ; 3       ;
; P3I[0]~input                                                                                                                                                                                                                                                                           ; 2       ;
; P3I[2]~input                                                                                                                                                                                                                                                                           ; 2       ;
; P3I[3]~input                                                                                                                                                                                                                                                                           ; 2       ;
; P3I[4]~input                                                                                                                                                                                                                                                                           ; 2       ;
; P3I[5]~input                                                                                                                                                                                                                                                                           ; 2       ;
; P0I[0]~input                                                                                                                                                                                                                                                                           ; 2       ;
; P0I[4]~input                                                                                                                                                                                                                                                                           ; 2       ;
; P0I[7]~input                                                                                                                                                                                                                                                                           ; 2       ;
; P0I[6]~input                                                                                                                                                                                                                                                                           ; 2       ;
; P0I[5]~input                                                                                                                                                                                                                                                                           ; 2       ;
; P0I[3]~input                                                                                                                                                                                                                                                                           ; 2       ;
; P0I[1]~input                                                                                                                                                                                                                                                                           ; 2       ;
; P0I[2]~input                                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                             ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                                               ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                               ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]                                                                                                                                                      ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                      ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                      ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                       ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                      ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                       ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                      ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                       ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                       ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                       ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                       ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                       ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                       ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                       ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                       ; 2       ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                ; 2       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|altsyncram_ni72:altsyncram1|ALTSYNCRAM                                                                           ; AUTO ; True Dual Port   ; Dual Clocks ; 4096         ; 8            ; 4096         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 4096                        ; 8                           ; 4096                        ; 8                           ; 32768               ; 4    ; None ; M9K_X15_Y9_N0, M9K_X15_Y10_N0, M9K_X15_Y7_N0, M9K_X15_Y8_N0                                                                    ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|altsyncram_tl82:altsyncram1|ALTSYNCRAM                                                                         ; AUTO ; True Dual Port   ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; None ; M9K_X15_Y6_N0                                                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ur14:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Dual Clocks ; 4096         ; 16           ; 4096         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 4096                        ; 16                          ; 4096                        ; 16                          ; 65536               ; 8    ; None ; M9K_X27_Y16_N0, M9K_X27_Y15_N0, M9K_X27_Y14_N0, M9K_X27_Y13_N0, M9K_X15_Y14_N0, M9K_X15_Y13_N0, M9K_X15_Y16_N0, M9K_X15_Y15_N0 ; Don't care           ; Old data        ; Old data        ; Yes           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,613 / 32,401 ( 11 % ) ;
; C16 interconnects     ; 22 / 1,326 ( 2 % )      ;
; C4 interconnects      ; 1,533 / 21,816 ( 7 % )  ;
; Direct links          ; 672 / 32,401 ( 2 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 1,734 / 10,320 ( 17 % ) ;
; R24 interconnects     ; 34 / 1,289 ( 3 % )      ;
; R4 interconnects      ; 1,656 / 28,186 ( 6 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.98) ; Number of LABs  (Total = 210) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 5                             ;
; 3                                           ; 2                             ;
; 4                                           ; 3                             ;
; 5                                           ; 5                             ;
; 6                                           ; 3                             ;
; 7                                           ; 5                             ;
; 8                                           ; 3                             ;
; 9                                           ; 9                             ;
; 10                                          ; 3                             ;
; 11                                          ; 6                             ;
; 12                                          ; 8                             ;
; 13                                          ; 6                             ;
; 14                                          ; 15                            ;
; 15                                          ; 23                            ;
; 16                                          ; 105                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.82) ; Number of LABs  (Total = 210) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 81                            ;
; 1 Clock                            ; 159                           ;
; 1 Clock enable                     ; 34                            ;
; 1 Sync. clear                      ; 40                            ;
; 1 Sync. load                       ; 29                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 16                            ;
; 2 Clocks                           ; 21                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.83) ; Number of LABs  (Total = 210) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 3                             ;
; 2                                            ; 8                             ;
; 3                                            ; 0                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 0                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 7                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 2                             ;
; 13                                           ; 6                             ;
; 14                                           ; 3                             ;
; 15                                           ; 5                             ;
; 16                                           ; 23                            ;
; 17                                           ; 10                            ;
; 18                                           ; 11                            ;
; 19                                           ; 13                            ;
; 20                                           ; 14                            ;
; 21                                           ; 15                            ;
; 22                                           ; 13                            ;
; 23                                           ; 13                            ;
; 24                                           ; 6                             ;
; 25                                           ; 8                             ;
; 26                                           ; 5                             ;
; 27                                           ; 2                             ;
; 28                                           ; 6                             ;
; 29                                           ; 5                             ;
; 30                                           ; 5                             ;
; 31                                           ; 1                             ;
; 32                                           ; 12                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.43) ; Number of LABs  (Total = 210) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 15                            ;
; 2                                               ; 12                            ;
; 3                                               ; 14                            ;
; 4                                               ; 17                            ;
; 5                                               ; 13                            ;
; 6                                               ; 18                            ;
; 7                                               ; 19                            ;
; 8                                               ; 19                            ;
; 9                                               ; 30                            ;
; 10                                              ; 5                             ;
; 11                                              ; 13                            ;
; 12                                              ; 10                            ;
; 13                                              ; 9                             ;
; 14                                              ; 2                             ;
; 15                                              ; 3                             ;
; 16                                              ; 8                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.21) ; Number of LABs  (Total = 210) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 10                            ;
; 3                                            ; 4                             ;
; 4                                            ; 10                            ;
; 5                                            ; 9                             ;
; 6                                            ; 6                             ;
; 7                                            ; 6                             ;
; 8                                            ; 5                             ;
; 9                                            ; 6                             ;
; 10                                           ; 8                             ;
; 11                                           ; 9                             ;
; 12                                           ; 5                             ;
; 13                                           ; 11                            ;
; 14                                           ; 12                            ;
; 15                                           ; 5                             ;
; 16                                           ; 10                            ;
; 17                                           ; 5                             ;
; 18                                           ; 6                             ;
; 19                                           ; 7                             ;
; 20                                           ; 6                             ;
; 21                                           ; 13                            ;
; 22                                           ; 10                            ;
; 23                                           ; 7                             ;
; 24                                           ; 5                             ;
; 25                                           ; 6                             ;
; 26                                           ; 5                             ;
; 27                                           ; 6                             ;
; 28                                           ; 3                             ;
; 29                                           ; 2                             ;
; 30                                           ; 2                             ;
; 31                                           ; 3                             ;
; 32                                           ; 4                             ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 46           ; 0            ; 46           ; 0            ; 0            ; 56        ; 46           ; 0            ; 56        ; 56        ; 0            ; 32           ; 0            ; 0            ; 20           ; 0            ; 32           ; 20           ; 0            ; 0            ; 0            ; 32           ; 0            ; 0            ; 0            ; 0            ; 0            ; 56        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 10           ; 56           ; 10           ; 56           ; 56           ; 0         ; 10           ; 56           ; 0         ; 0         ; 56           ; 24           ; 56           ; 56           ; 36           ; 56           ; 24           ; 36           ; 56           ; 56           ; 56           ; 24           ; 56           ; 56           ; 56           ; 56           ; 56           ; 0         ; 56           ; 56           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; P0O[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0O[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0O[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0O[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0O[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0O[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0O[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0O[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P1O[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P1O[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P1O[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P1O[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P1O[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P1O[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P1O[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P1O[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P2O[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P2O[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P2O[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P2O[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P2O[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P2O[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P2O[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P2O[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; POE[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; POE[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; POE[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; POE[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; POE[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; POE[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; POE[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; POE[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0I[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0I[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0I[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0I[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0I[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0I[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0I[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P0I[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MT                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NO                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P3I[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P3I[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P3I[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P3I[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P3I[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P3I[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P3I[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P3I[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 2.9               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                ; Destination Register                                                                                                                                                                                             ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                        ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|altsyncram_ni72:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; 0.188             ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                        ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|altsyncram_ni72:altsyncram1|ram_block3a0~portb_address_reg0                                                                            ; 0.188             ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]  ; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ur14:auto_generated|ram_block1a11~portb_address_reg0 ; 0.167             ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10] ; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ur14:auto_generated|ram_block1a11~portb_address_reg0 ; 0.166             ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]  ; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ur14:auto_generated|ram_block1a11~portb_address_reg0 ; 0.166             ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]  ; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ur14:auto_generated|ram_block1a11~portb_address_reg0 ; 0.166             ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]  ; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ur14:auto_generated|ram_block1a11~portb_address_reg0 ; 0.166             ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]  ; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ur14:auto_generated|ram_block1a11~portb_address_reg0 ; 0.166             ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]  ; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ur14:auto_generated|ram_block1a11~portb_address_reg0 ; 0.166             ;
; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11] ; sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ur14:auto_generated|ram_block1a11~portb_address_reg0 ; 0.166             ;
; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                        ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_qt51:auto_generated|altsyncram_ni72:altsyncram1|ram_block3a2~portb_datain_reg0                                                                             ; 0.146             ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                      ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|altsyncram_tl82:altsyncram1|ram_block3a0~portb_address_reg0                                                                          ; 0.103             ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                      ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|altsyncram_tl82:altsyncram1|ram_block3a7~portb_datain_reg0                                                                           ; 0.101             ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                      ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|altsyncram_tl82:altsyncram1|ram_block3a6~portb_datain_reg0                                                                           ; 0.101             ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                      ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|altsyncram_tl82:altsyncram1|ram_block3a5~portb_datain_reg0                                                                           ; 0.101             ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                      ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|altsyncram_tl82:altsyncram1|ram_block3a4~portb_datain_reg0                                                                           ; 0.101             ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                      ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|altsyncram_tl82:altsyncram1|ram_block3a3~portb_datain_reg0                                                                           ; 0.101             ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                      ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|altsyncram_tl82:altsyncram1|ram_block3a2~portb_datain_reg0                                                                           ; 0.101             ;
; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                      ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_m9a1:auto_generated|altsyncram_tl82:altsyncram1|ram_block3a1~portb_datain_reg0                                                                           ; 0.101             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 19 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Critical Warning (12473): User specified to use only one processors but 4 processors were detected which could be used to decrease run time.
Info (119006): Selected device EP4CE6E22C6 for design "MCU8951"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll50:inst8|altpll:altpll_component|altpll_bo72:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll50:inst8|altpll:altpll_component|altpll_bo72:auto_generated|clk[0] port
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C6 is compatible
    Info (176445): Device EP4CE15E22C6 is compatible
    Info (176445): Device EP4CE22E22C6 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 6 pins of 52 total pins
    Info (169086): Pin POE[7] not assigned to an exact location on the device
    Info (169086): Pin POE[6] not assigned to an exact location on the device
    Info (169086): Pin POE[5] not assigned to an exact location on the device
    Info (169086): Pin POE[4] not assigned to an exact location on the device
    Info (169086): Pin POE[3] not assigned to an exact location on the device
    Info (169086): Pin POE[1] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MCU8951.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: MT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst10 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU8051V1:inst2|inst19 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU8051V1:inst2|inst9 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst5 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst8|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLK~input (placed in PIN 25 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node pll50:inst8|altpll:altpll_component|altpll_bo72:auto_generated|clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU8051V1:inst2|inst19 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst15~I
        Info (176357): Destination node CPU8051V1:inst2|inst19~0
Info (176353): Automatically promoted node CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst15 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst24~I
        Info (176357): Destination node CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst26~I
        Info (176357): Destination node POE[2]~output
Info (176353): Automatically promoted node CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst26 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst24 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|START:inst1|inst3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:HELLO|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176353): Automatically promoted node CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst28 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  11 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.11 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file E:/51shiliprojectok/quartusbasic_90/MCU8951.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 5115 megabytes
    Info: Processing ended: Sat Jan 20 11:14:08 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/51shiliprojectok/quartusbasic_90/MCU8951.fit.smsg.


