<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › clock-sh7734.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>clock-sh7734.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/kernel/cpu/sh4a/clock-sh7734.c</span>
<span class="cm"> *</span>
<span class="cm"> * Clock framework for SH7734</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011, 2012 Nobuhiro Iwamatsu &lt;nobuhiro.iwamatsu.yj@renesas.com&gt;</span>
<span class="cm"> * Copyright (C) 2011, 2012 Renesas Solutions Corp.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;asm/clock.h&gt;</span>
<span class="cp">#include &lt;asm/freq.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">33333333</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define MODEMR          (0xFFCC0020)</span>
<span class="cp">#define MODEMR_MASK     (0x6)</span>
<span class="cp">#define MODEMR_533MHZ   (0x2)</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pll_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">mode</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">MODEMR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">r</span> <span class="o">&amp;</span> <span class="n">MODEMR_MASK</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MODEMR_533MHZ</span><span class="p">)</span>
		<span class="n">mode</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="n">mode</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">pll_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">pll_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>        <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>     <span class="o">=</span> <span class="o">&amp;</span><span class="n">extal_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>      <span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">main_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">extal_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pll_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">multipliers</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">divisors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">24</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div_mult_table</span> <span class="n">div4_div_mult_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">divisors</span> <span class="o">=</span> <span class="n">divisors</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_divisors</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">divisors</span><span class="p">),</span>
	<span class="p">.</span><span class="n">multipliers</span> <span class="o">=</span> <span class="n">multipliers</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_multipliers</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">multipliers</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div4_table</span> <span class="n">div4_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">div_mult_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div4_div_mult_table</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">DIV4_I</span><span class="p">,</span> <span class="n">DIV4_S</span><span class="p">,</span> <span class="n">DIV4_B</span><span class="p">,</span> <span class="n">DIV4_M</span><span class="p">,</span> <span class="n">DIV4_S1</span><span class="p">,</span> <span class="n">DIV4_P</span><span class="p">,</span> <span class="n">DIV4_NR</span> <span class="p">};</span>

<span class="cp">#define DIV4(_reg, _bit, _mask, _flags) \</span>
<span class="cp">	SH_CLK_DIV4(&amp;pll_clk, _reg, _bit, _mask, _flags)</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV4_I</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQMR1</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mh">0x0003</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_S</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQMR1</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x000C</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_B</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQMR1</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x0140</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_M</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQMR1</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x0004</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_S1</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQMR1</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x0030</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_P</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQMR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x0140</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#define MSTPCR0	0xFFC80030</span>
<span class="cp">#define MSTPCR1	0xFFC80034</span>
<span class="cp">#define MSTPCR3	0xFFC8003C</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MSTP030</span><span class="p">,</span> <span class="n">MSTP029</span><span class="p">,</span> <span class="cm">/* IIC */</span>
	<span class="n">MSTP026</span><span class="p">,</span> <span class="n">MSTP025</span><span class="p">,</span> <span class="n">MSTP024</span><span class="p">,</span> <span class="cm">/* SCIF */</span>
	<span class="n">MSTP023</span><span class="p">,</span>
	<span class="n">MSTP022</span><span class="p">,</span> <span class="n">MSTP021</span><span class="p">,</span>
	<span class="n">MSTP019</span><span class="p">,</span> <span class="cm">/* HSCIF */</span>
	<span class="n">MSTP016</span><span class="p">,</span> <span class="n">MSTP015</span><span class="p">,</span> <span class="n">MSTP014</span><span class="p">,</span> <span class="cm">/* TMU / TIMER */</span>
	<span class="n">MSTP012</span><span class="p">,</span> <span class="n">MSTP011</span><span class="p">,</span> <span class="n">MSTP010</span><span class="p">,</span> <span class="n">MSTP009</span><span class="p">,</span> <span class="n">MSTP008</span><span class="p">,</span> <span class="cm">/* SSI */</span>
	<span class="n">MSTP007</span><span class="p">,</span> <span class="cm">/* HSPI */</span>
	<span class="n">MSTP115</span><span class="p">,</span> <span class="cm">/* ADMAC */</span>
	<span class="n">MSTP114</span><span class="p">,</span> <span class="cm">/* GETHER */</span>
	<span class="n">MSTP111</span><span class="p">,</span> <span class="cm">/* DMAC */</span>
	<span class="n">MSTP109</span><span class="p">,</span> <span class="cm">/* VIDEOIN1 */</span>
	<span class="n">MSTP108</span><span class="p">,</span> <span class="cm">/* VIDEOIN0 */</span>
	<span class="n">MSTP107</span><span class="p">,</span> <span class="cm">/* RGPVBG */</span>
	<span class="n">MSTP106</span><span class="p">,</span> <span class="cm">/* 2DG */</span>
	<span class="n">MSTP103</span><span class="p">,</span> <span class="cm">/* VIEW */</span>
	<span class="n">MSTP100</span><span class="p">,</span> <span class="cm">/* USB */</span>
	<span class="n">MSTP331</span><span class="p">,</span> <span class="cm">/* MMC */</span>
	<span class="n">MSTP330</span><span class="p">,</span> <span class="cm">/* MIMLB */</span>
	<span class="n">MSTP323</span><span class="p">,</span> <span class="cm">/* SDHI0 */</span>
	<span class="n">MSTP322</span><span class="p">,</span> <span class="cm">/* SDHI1 */</span>
	<span class="n">MSTP321</span><span class="p">,</span> <span class="cm">/* SDHI2 */</span>
	<span class="n">MSTP320</span><span class="p">,</span> <span class="cm">/* RQSPI */</span>
	<span class="n">MSTP319</span><span class="p">,</span> <span class="cm">/* SRC0 */</span>
	<span class="n">MSTP318</span><span class="p">,</span> <span class="cm">/* SRC1 */</span>
	<span class="n">MSTP317</span><span class="p">,</span> <span class="cm">/* RSPI */</span>
	<span class="n">MSTP316</span><span class="p">,</span> <span class="cm">/* RCAN0 */</span>
	<span class="n">MSTP315</span><span class="p">,</span> <span class="cm">/* RCAN1 */</span>
	<span class="n">MSTP314</span><span class="p">,</span> <span class="cm">/* FLTCL */</span>
	<span class="n">MSTP313</span><span class="p">,</span> <span class="cm">/* ADC */</span>
	<span class="n">MSTP312</span><span class="p">,</span> <span class="cm">/* MTU */</span>
	<span class="n">MSTP304</span><span class="p">,</span> <span class="cm">/* IE-BUS */</span>
	<span class="n">MSTP303</span><span class="p">,</span> <span class="cm">/* RTC */</span>
	<span class="n">MSTP302</span><span class="p">,</span> <span class="cm">/* HIF */</span>
	<span class="n">MSTP301</span><span class="p">,</span> <span class="cm">/* STIF0 */</span>
	<span class="n">MSTP300</span><span class="p">,</span> <span class="cm">/* STIF1 */</span>
	<span class="n">MSTP_NR</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* MSTPCR0 */</span>
	<span class="p">[</span><span class="n">MSTP030</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP029</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP026</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP025</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP024</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP023</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP022</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP021</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP019</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP016</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP015</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP014</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP012</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP011</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP010</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP009</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP008</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP007</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="cm">/* MSTPCR1 */</span>
	<span class="p">[</span><span class="n">MSTP115</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP114</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP111</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP109</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP108</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP107</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP106</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP103</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP100</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="cm">/* MSTPCR3 */</span>
	<span class="p">[</span><span class="n">MSTP331</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP330</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP323</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP322</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP321</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP320</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP319</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP318</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP317</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP316</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP315</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP314</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP313</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP312</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP304</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP303</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span>  <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP302</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP301</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span>  <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">MSTP300</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR3</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">lookups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* main clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">extal_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pll_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll_clk</span><span class="p">),</span>

	<span class="cm">/* clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;cpu_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_I</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;shyway_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_S</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;ddr_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_M</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;bus_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;shyway_clk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_S1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;peripheral_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">]),</span>

	<span class="cm">/* MSTP32 clocks */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh7734.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP030</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh7734.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP029</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;sci_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh-sci.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP026</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;sci_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh-sci.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP025</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;sci_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh-sci.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP024</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;sci_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh-sci.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP023</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;sci_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh-sci.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP022</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;sci_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh-sci.5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP021</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;hscif&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP019</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP016</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP016</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP016</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP015</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP015</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP015</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.6&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP014</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.7&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP014</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;tmu_fck&quot;</span><span class="p">,</span> <span class="s">&quot;sh_tmu.8&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP014</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;ssi0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP012</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;ssi1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP011</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;ssi2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP010</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;ssi3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP009</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sss&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP008</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;hspi&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP007</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;usb_fck&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP100</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;videoin0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP109</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;videoin1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP108</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;rgpvg&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP107</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;2dg&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP106</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;view&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP103</span><span class="p">]),</span>

	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;mmc0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP331</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;mimlb0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP330</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sdhi0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP323</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sdhi1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP322</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sdhi2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP321</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;rqspi0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP320</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;src0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP319</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;src1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP318</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;rsp0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP317</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;rcan0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP316</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;rcan1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP315</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;fltcl0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP314</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;adc0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP313</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;mtu0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP312</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;iebus0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP304</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-eth.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP114</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;rtc0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP303</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;hif0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP302</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;stif0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP301</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;stif1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP300</span><span class="p">]),</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">arch_clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">main_clks</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">main_clks</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lookups</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">clkdev_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lookups</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div4_register</span><span class="p">(</span><span class="n">div4_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">div4_clks</span><span class="p">),</span>
			<span class="o">&amp;</span><span class="n">div4_table</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_mstp_register</span><span class="p">(</span><span class="n">mstp_clks</span><span class="p">,</span> <span class="n">MSTP_NR</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
