Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jul 10 12:29:36 2024
| Host         : DESKTOP-511BTAF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_controller_timing_summary_routed.rpt -pb traffic_light_controller_timing_summary_routed.pb -rpx traffic_light_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light_controller
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Gb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.867ns  (logic 2.977ns (61.159%)  route 1.890ns (38.841%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  state_reg_reg[3]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.246     0.246 r  state_reg_reg[3]/Q
                         net (fo=10, routed)          0.592     0.838    state_reg[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.168     1.006 r  Gb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.298     2.304    Gb_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.563     4.867 r  Gb_OBUF_inst/O
                         net (fo=0)                   0.000     4.867    Gb
    P18                                                               r  Gb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ra
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.840ns  (logic 2.850ns (58.887%)  route 1.990ns (41.113%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  state_reg_reg[3]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.246     0.246 r  state_reg_reg[3]/Q
                         net (fo=10, routed)          0.742     0.988    state_reg[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.158     1.146 r  Ra_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.248     2.394    Ra_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     4.840 r  Ra_OBUF_inst/O
                         net (fo=0)                   0.000     4.840    Ra
    R18                                                               r  Ra (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Yb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.759ns  (logic 2.914ns (61.227%)  route 1.845ns (38.773%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  state_reg_reg[2]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  state_reg_reg[2]/Q
                         net (fo=10, routed)          0.606     0.875    state_reg[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.068     0.943 r  Yb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.239     2.182    Yb_OBUF
    M19                  OBUF (Prop_obuf_I_O)         2.577     4.759 r  Yb_OBUF_inst/O
                         net (fo=0)                   0.000     4.759    Yb
    M19                                                               r  Yb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ga
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.716ns  (logic 2.838ns (60.164%)  route 1.879ns (39.836%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  state_reg_reg[3]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.246     0.246 f  state_reg_reg[3]/Q
                         net (fo=10, routed)          0.590     0.836    state_reg[3]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.158     0.994 r  Ga_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.289     2.283    Ga_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434     4.716 r  Ga_OBUF_inst/O
                         net (fo=0)                   0.000     4.716    Ga
    U16                                                               r  Ga (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ya
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.650ns  (logic 2.821ns (60.681%)  route 1.828ns (39.319%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  state_reg_reg[3]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.246     0.246 f  state_reg_reg[3]/Q
                         net (fo=10, routed)          0.592     0.838    state_reg[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.158     0.996 r  Ya_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.236     2.232    Ya_OBUF
    U17                  OBUF (Prop_obuf_I_O)         2.417     4.650 r  Ya_OBUF_inst/O
                         net (fo=0)                   0.000     4.650    Ya
    U17                                                               r  Ya (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Rb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.617ns  (logic 2.741ns (59.375%)  route 1.876ns (40.625%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  state_reg_reg[2]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.269     0.269 f  state_reg_reg[2]/Q
                         net (fo=10, routed)          0.606     0.875    state_reg[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.053     0.928 r  Rb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.270     2.198    Rb_OBUF
    T17                  OBUF (Prop_obuf_I_O)         2.419     4.617 r  Rb_OBUF_inst/O
                         net (fo=0)                   0.000     4.617    Rb
    T17                                                               r  Rb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.475ns  (logic 0.865ns (34.944%)  route 1.610ns (65.056%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.053     1.865    reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.053     1.918 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.557     2.475    state_reg[3]_i_2_n_0
    SLICE_X0Y5           FDCE                                         f  state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.475ns  (logic 0.865ns (34.944%)  route 1.610ns (65.056%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.053     1.865    reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.053     1.918 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.557     2.475    state_reg[3]_i_2_n_0
    SLICE_X0Y5           FDCE                                         f  state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.475ns  (logic 0.865ns (34.944%)  route 1.610ns (65.056%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.053     1.865    reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.053     1.918 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.557     2.475    state_reg[3]_i_2_n_0
    SLICE_X0Y5           FDCE                                         f  state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.475ns  (logic 0.865ns (34.944%)  route 1.610ns (65.056%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.053     1.865    reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.053     1.918 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.557     2.475    state_reg[3]_i_2_n_0
    SLICE_X0Y5           FDCE                                         f  state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.157ns (64.301%)  route 0.087ns (35.699%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  state_reg_reg[3]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.091     0.091 f  state_reg_reg[3]/Q
                         net (fo=10, routed)          0.087     0.178    state_reg[3]
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.066     0.244 r  state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.244    state_next[2]
    SLICE_X0Y5           FDCE                                         r  state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.157ns (64.038%)  route 0.088ns (35.962%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  state_reg_reg[3]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.091     0.091 r  state_reg_reg[3]/Q
                         net (fo=10, routed)          0.088     0.179    state_reg[3]
    SLICE_X0Y5           LUT6 (Prop_lut6_I1_O)        0.066     0.245 r  state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.245    state_next[1]
    SLICE_X0Y5           FDCE                                         r  state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.157ns (50.947%)  route 0.151ns (49.053%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  state_reg_reg[3]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.091     0.091 r  state_reg_reg[3]/Q
                         net (fo=10, routed)          0.151     0.242    state_reg[3]
    SLICE_X0Y5           LUT6 (Prop_lut6_I1_O)        0.066     0.308 r  state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    state_next[0]
    SLICE_X0Y5           FDCE                                         r  state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.130ns (28.569%)  route 0.325ns (71.431%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  state_reg_reg[2]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  state_reg_reg[2]/Q
                         net (fo=10, routed)          0.222     0.322    state_reg[2]
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.030     0.352 r  state_reg[3]_i_1/O
                         net (fo=1, routed)           0.103     0.455    state_next[3]
    SLICE_X0Y5           FDCE                                         r  state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.104ns (12.747%)  route 0.713ns (87.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.446     0.522    reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.028     0.550 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.267     0.818    state_reg[3]_i_2_n_0
    SLICE_X0Y5           FDCE                                         f  state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.104ns (12.747%)  route 0.713ns (87.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.446     0.522    reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.028     0.550 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.267     0.818    state_reg[3]_i_2_n_0
    SLICE_X0Y5           FDCE                                         f  state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.104ns (12.747%)  route 0.713ns (87.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.446     0.522    reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.028     0.550 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.267     0.818    state_reg[3]_i_2_n_0
    SLICE_X0Y5           FDCE                                         f  state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.818ns  (logic 0.104ns (12.747%)  route 0.713ns (87.253%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.446     0.522    reset_IBUF
    SLICE_X0Y6           LUT1 (Prop_lut1_I0_O)        0.028     0.550 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.267     0.818    state_reg[3]_i_2_n_0
    SLICE_X0Y5           FDCE                                         f  state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ya
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.375ns (74.260%)  route 0.477ns (25.740%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  state_reg_reg[0]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  state_reg_reg[0]/Q
                         net (fo=9, routed)           0.168     0.268    state_reg[0]
    SLICE_X0Y4           LUT4 (Prop_lut4_I1_O)        0.028     0.296 r  Ya_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.309     0.605    Ya_OBUF
    U17                  OBUF (Prop_obuf_I_O)         1.247     1.852 r  Ya_OBUF_inst/O
                         net (fo=0)                   0.000     1.852    Ya
    U17                                                               r  Ya (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Ga
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.391ns (73.601%)  route 0.499ns (26.399%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE                         0.000     0.000 r  state_reg_reg[2]/C
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  state_reg_reg[2]/Q
                         net (fo=10, routed)          0.158     0.258    state_reg[2]
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.028     0.286 r  Ga_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.341     0.627    Ga_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.263     1.890 r  Ga_OBUF_inst/O
                         net (fo=0)                   0.000     1.890    Ga
    U16                                                               r  Ga (OUT)
  -------------------------------------------------------------------    -------------------





