DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
libraryRefs [
"ieee"
]
)
version "25.1"
appVersion "2010.2a (Build 7)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 340,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 1088,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 2
suid 333,0
)
)
uid 10393,0
)
*15 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 1
suid 334,0
)
)
uid 10395,0
)
*16 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 3
suid 335,0
)
)
uid 10397,0
)
*17 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 7
suid 336,0
)
)
uid 10399,0
)
*18 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mgt0b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 8
suid 337,0
)
)
uid 10401,0
)
*19 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 6
suid 338,0
)
)
uid 10566,0
)
*20 (LogPort
port (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 4
suid 339,0
)
)
uid 10568,0
)
*21 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 5
suid 340,0
)
)
uid 10603,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1101,0
optionalChildren [
*22 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *23 (MRCItem
litem &1
pos 71
dimension 20
)
uid 1103,0
optionalChildren [
*24 (MRCItem
litem &2
pos 0
dimension 20
uid 1104,0
)
*25 (MRCItem
litem &3
pos 1
dimension 23
uid 1105,0
)
*26 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 1106,0
)
*27 (MRCItem
litem &14
pos 0
dimension 20
uid 10392,0
)
*28 (MRCItem
litem &15
pos 1
dimension 20
uid 10394,0
)
*29 (MRCItem
litem &16
pos 2
dimension 20
uid 10396,0
)
*30 (MRCItem
litem &17
pos 6
dimension 20
uid 10398,0
)
*31 (MRCItem
litem &18
pos 7
dimension 20
uid 10400,0
)
*32 (MRCItem
litem &19
pos 5
dimension 20
uid 10565,0
)
*33 (MRCItem
litem &20
pos 4
dimension 20
uid 10567,0
)
*34 (MRCItem
litem &21
pos 3
dimension 20
uid 10602,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1107,0
optionalChildren [
*35 (MRCItem
litem &5
pos 0
dimension 20
uid 1108,0
)
*36 (MRCItem
litem &7
pos 1
dimension 50
uid 1109,0
)
*37 (MRCItem
litem &8
pos 2
dimension 100
uid 1110,0
)
*38 (MRCItem
litem &9
pos 3
dimension 50
uid 1111,0
)
*39 (MRCItem
litem &10
pos 4
dimension 100
uid 1112,0
)
*40 (MRCItem
litem &11
pos 5
dimension 100
uid 1113,0
)
*41 (MRCItem
litem &12
pos 6
dimension 50
uid 1114,0
)
*42 (MRCItem
litem &13
pos 7
dimension 80
uid 1115,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1102,0
vaOverrides [
]
)
]
)
uid 1087,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *43 (LEmptyRow
)
uid 1117,0
optionalChildren [
*44 (RefLabelRowHdr
)
*45 (TitleRowHdr
)
*46 (FilterRowHdr
)
*47 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*48 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*49 (GroupColHdr
tm "GroupColHdrMgr"
)
*50 (NameColHdr
tm "GenericNameColHdrMgr"
)
*51 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*52 (InitColHdr
tm "GenericValueColHdrMgr"
)
*53 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*54 (EolColHdr
tm "GenericEolColHdrMgr"
)
*55 (LogGeneric
generic (GiElement
name "SIM_MODE"
type "integer"
value "0"
)
uid 3765,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1129,0
optionalChildren [
*56 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *57 (MRCItem
litem &43
pos 1
dimension 20
)
uid 1131,0
optionalChildren [
*58 (MRCItem
litem &44
pos 0
dimension 20
uid 1132,0
)
*59 (MRCItem
litem &45
pos 1
dimension 23
uid 1133,0
)
*60 (MRCItem
litem &46
pos 2
hidden 1
dimension 20
uid 1134,0
)
*61 (MRCItem
litem &55
pos 0
dimension 20
uid 3764,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1135,0
optionalChildren [
*62 (MRCItem
litem &47
pos 0
dimension 20
uid 1136,0
)
*63 (MRCItem
litem &49
pos 1
dimension 50
uid 1137,0
)
*64 (MRCItem
litem &50
pos 2
dimension 100
uid 1138,0
)
*65 (MRCItem
litem &51
pos 3
dimension 100
uid 1139,0
)
*66 (MRCItem
litem &52
pos 4
dimension 50
uid 1140,0
)
*67 (MRCItem
litem &53
pos 5
dimension 50
uid 1141,0
)
*68 (MRCItem
litem &54
pos 6
dimension 80
uid 1142,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1130,0
vaOverrides [
]
)
]
)
uid 1116,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/reset_test_top/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/reset_test_top/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/reset_test_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/reset_test_top"
)
(vvPair
variable "date"
value "06/30/11"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "30"
)
(vvPair
variable "entity_name"
value "reset_test_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "reset_test_top"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "June"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/reset_test_top/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/reset_test_top/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:14:59"
)
(vvPair
variable "unit"
value "reset_test_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1086,0
optionalChildren [
*69 (SymbolBody
uid 8,0
optionalChildren [
*70 (CptPort
uid 10402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,53625,81000,54375"
)
tg (CPTG
uid 10404,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10405,0
va (VaSet
)
xt "82000,53500,88600,54500"
st "clk_xtal_125_pi"
blo "82000,54300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10406,0
va (VaSet
)
xt "2000,10900,23000,11900"
st "clk_xtal_125_pi : in     std_logic  ; --CRYSTAL_CLK_P"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_pi"
t "std_logic"
eolc "--CRYSTAL_CLK_P"
preAdd 0
posAdd 0
o 2
suid 333,0
)
)
)
*71 (CptPort
uid 10407,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10408,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,54625,81000,55375"
)
tg (CPTG
uid 10409,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10410,0
va (VaSet
)
xt "82000,54500,88700,55500"
st "clk_xtal_125_mi"
blo "82000,55300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10411,0
va (VaSet
)
xt "2000,8900,23200,10900"
st "-- CLOCKS
clk_xtal_125_mi : in     std_logic  ; --CRYSTAL_CLK_M"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_xtal_125_mi"
t "std_logic"
prec "-- CLOCKS"
eolc "--CRYSTAL_CLK_M"
preAdd 0
posAdd 0
o 1
suid 334,0
)
)
)
*72 (CptPort
uid 10412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,55625,81000,56375"
)
tg (CPTG
uid 10414,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10415,0
va (VaSet
)
xt "82000,55500,88500,56500"
st "rst_poweron_ni"
blo "82000,56300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10416,0
va (VaSet
)
xt "2000,11900,21000,12900"
st "rst_poweron_ni  : in     std_logic  ; --PORESET_N"
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 3
suid 335,0
)
)
)
*73 (CptPort
uid 10417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,56625,81000,57375"
)
tg (CPTG
uid 10419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10420,0
va (VaSet
)
xt "82000,56500,87700,57500"
st "clk_mgt0b_mi"
blo "82000,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10421,0
va (VaSet
)
xt "2000,15900,21200,16900"
st "clk_mgt0b_mi    : in     std_logic  ; --MGTCLK0A_M"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mgt0b_mi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 7
suid 336,0
)
)
)
*74 (CptPort
uid 10422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "80250,57625,81000,58375"
)
tg (CPTG
uid 10424,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10425,0
va (VaSet
)
xt "82000,57500,87600,58500"
st "clk_mgt0b_pi"
blo "82000,58300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10426,0
va (VaSet
)
xt "2000,16900,20700,17900"
st "clk_mgt0b_pi    : in     std_logic  --MGTCLK0A_M"
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk_mgt0b_pi"
t "std_logic"
eolc "--MGTCLK0A_M"
preAdd 0
posAdd 0
o 8
suid 337,0
)
)
)
*75 (CptPort
uid 10569,0
ps "OnEdgeStrategy"
shape (Diamond
uid 10570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,53625,114750,54375"
)
tg (CPTG
uid 10571,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10572,0
va (VaSet
)
xt "107500,53500,113000,54500"
st "sma_io : (8:1)"
ju 2
blo "113000,54300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10573,0
va (VaSet
)
xt "2000,14900,25500,15900"
st "sma_io          : inout  std_logic_vector (8 downto 1) ; --IDC_P5"
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 6
suid 338,0
)
)
)
*76 (CptPort
uid 10574,0
ps "OnEdgeStrategy"
shape (Diamond
uid 10575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,54625,114750,55375"
)
tg (CPTG
uid 10576,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10577,0
va (VaSet
)
xt "105800,54500,113000,55500"
st "idc_p4_io : (31:0)"
ju 2
blo "113000,55300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10578,0
va (VaSet
)
xt "2000,12900,26600,13900"
st "idc_p4_io       : inout  std_logic_vector (31 downto 0) ; --IDC_P4"
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 4
suid 339,0
)
)
)
*77 (CptPort
uid 10604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,55625,114750,56375"
)
tg (CPTG
uid 10606,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10607,0
va (VaSet
)
xt "107700,55500,113000,56500"
st "led_status_o"
ju 2
blo "113000,56300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 10608,0
va (VaSet
)
xt "2000,13900,23600,14900"
st "led_status_o    : out    std_logic  ; --LED_FPGA_STATUS"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 5
suid 340,0
)
)
)
]
shape (Rectangle
uid 6434,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "81000,53000,114000,190000"
)
oxt "81000,53000,114000,161000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "93350,67000,95050,68000"
st "hsio"
blo "93350,67800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "93350,68000,99850,69000"
st "reset_test_top"
blo "93350,68800"
)
)
gi *78 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "92000,48000,100900,51000"
st "Generic Declarations

SIM_MODE integer 0  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
portVis (PortSigDisplay
)
)
*79 (Grouping
uid 16,0
optionalChildren [
*80 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,181000,56000,182000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,181000,49400,182000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*81 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,177000,60000,178000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,177000,59100,178000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*82 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,179000,56000,180000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,179000,49100,180000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*83 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,179000,39000,180000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,179000,36900,180000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*84 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,178000,76000,182000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,178200,65300,179200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*85 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,177000,76000,178000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,177000,61800,178000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*86 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,177000,56000,179000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "42050,177500,48950,178500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*87 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,180000,39000,181000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,180000,37200,181000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*88 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,181000,39000,182000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,181000,37900,182000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*89 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,180000,56000,181000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,180000,49800,181000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "35000,177000,76000,182000"
)
oxt "14000,66000,55000,71000"
)
*90 (CommentText
uid 783,0
shape (Rectangle
uid 784,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,-6000,33000,0"
)
text (MLText
uid 785,0
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "200,-5800,30200,-1000"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 14:12:21 06/02/09
from - /home/warren/slhc/hdldesigner/../hsio/hdldesigner/hdl/hsio_top_rtl.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *91 (PackageList
uid 1083,0
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
uid 1084,0
va (VaSet
font "courier,8,1"
)
xt "0,1000,6500,1900"
st "Package List"
blo "0,1700"
)
*93 (MLText
uid 1085,0
va (VaSet
)
xt "0,1900,12100,5900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
windowSize "1596,3,3204,1201"
viewArea "-2876,-8799,238720,170523"
cachedDiagramExtent "0,-6000,114750,182000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-7000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *94 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *95 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "0,6900,5500,7900"
st "Declarations"
blo "0,7700"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "0,7900,2400,8900"
st "Ports:"
blo "0,8700"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "0,17900,2100,18900"
st "User:"
blo "0,18700"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,6900,5800,7900"
st "Internal User:"
blo "0,7700"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "2000,18900,2000,18900"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "0,6900,0,6900"
tm "SyDeclarativeTextMgr"
)
)
lastUid 11114,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol:GEN"
)
