Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 52bc68101dce4e68a02ada34d3a44cd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_file_test_behav xil_defaultlib.register_file_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable' [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp7/exp7.srcs/sources_1/new/modules.v:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable' [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp7/exp7.srcs/sources_1/new/modules.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.register_line
Compiling module xil_defaultlib.tri_state_buffer
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.register_file_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_file_test_behav
