// Seed: 711476787
module module_0;
  reg id_2, id_3;
  assign id_1 = id_1 - -1;
  always id_2 <= -1;
endmodule
module module_0 (
    id_1
);
  output wire id_1;
  tri id_2;
  module_0 modCall_1 ();
  wire id_3, id_4;
  tri1 id_5;
  wire id_6;
  assign id_2 = 1;
  assign id_2 = id_5;
  wire id_7;
  supply0 id_8 = id_5;
  wire id_9, id_10, id_11 = module_1;
endmodule
module module_2 (
    input wor  id_0,
    input wand id_1
);
  initial id_3 <= {~id_1, id_3, {id_3{~1}} && id_1};
  always $display(id_1);
  wire id_4, id_5;
  int id_6;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  wire id_7;
endmodule
