#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec  4 15:54:23 2023
# Process ID: 680
# Current directory: C:/Users/13151/Desktop/CPU3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5112 C:\Users\13151\Desktop\CPU3\CPU.xpr
# Log file: C:/Users/13151/Desktop/CPU3/vivado.log
# Journal file: C:/Users/13151/Desktop/CPU3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/13151/Desktop/CPU3/CPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/13151/Desktop/CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:127]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:87]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 859.992 ; gain = 19.566
import_files -norecurse C:/Users/13151/Desktop/step_into_mips-master/step_into_mips-master/src/lab_4/floprc.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:92]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:137]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 908.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:92]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:137]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 908.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:81]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:92]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:130]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:137]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 908.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port zero on this module [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v:33]
ERROR: [VRFC 10-2063] Module <Controller> not found while processing module instance <controller> [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v:18]
ERROR: [VRFC 10-2063] Module <datapath> not found while processing module instance <datapath> [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port zero on this module [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v:33]
ERROR: [VRFC 10-2063] Module <Controller> not found while processing module instance <controller> [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v:18]
ERROR: [VRFC 10-2063] Module <datapath> not found while processing module instance <datapath> [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:131]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:138]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 914.168 ; gain = 0.543
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:93]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:131]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:138]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:165]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 916.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:142]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:94]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:132]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:139]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:166]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 919.875 ; gain = 2.301
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:95]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:133]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:140]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 924.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol PC_plus4E, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port PC_plus4E on this module [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v:44]
ERROR: [VRFC 10-2063] Module <Controller> not found while processing module instance <controller> [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v:20]
ERROR: [VRFC 10-2063] Module <datapath> not found while processing module instance <datapath> [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:95]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:133]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:140]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 924.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:133]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:140]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 924.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:143]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:133]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:140]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 928.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:144]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [VRFC 10-2458] undeclared symbol PC_plus4D, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port PC_plus4D [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:141]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 928.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:144]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:141]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 929.461 ; gain = 1.461
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:144]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:141]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 949.691 ; gain = 0.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:144]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:85]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:134]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:141]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 950.871 ; gain = 0.430
import_files -norecurse C:/Users/13151/Desktop/step_into_mips-master/step_into_mips-master/src/lab_4/mux3.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/13151/Desktop/step_into_mips-master/step_into_mips-master/src/lab_4/hazard.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/13151/Desktop/step_into_mips-master/step_into_mips-master/src/lab_4/flopenrc.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:166]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol memtoregE, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:64]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:157]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:163]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallF [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:198]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallD [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:199]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flushE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:200]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 977.859 ; gain = 1.172
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol memtoregE, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:65]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:109]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:158]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:164]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallF [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:199]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallD [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flushE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 983.363 ; gain = 1.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol memtoregE, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:65]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:109]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:158]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:164]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallF [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:199]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallD [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flushE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 994.426 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol memtoregE, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:65]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:109]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:158]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:164]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallF [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:199]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallD [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flushE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 994.426 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:167]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol memtoregE, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:65]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:109]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:158]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:164]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallF [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:199]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallD [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:200]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flushE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 994.426 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:170]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:68]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:112]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:161]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallF [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:202]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallD [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:203]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flushE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:204]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port writeregE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:210]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.406 ; gain = 0.953
import_files -norecurse C:/Users/13151/Desktop/step_into_mips-master/step_into_mips-master/src/lab_4/eqcmp.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:176]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:70]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:90]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:91]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port a [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:118]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallF [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:208]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallD [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:209]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flushE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:210]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port writeregE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.984 ; gain = 1.090
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:176]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:70]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:90]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:91]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port a [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:92]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:118]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:167]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallF [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:208]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallD [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:209]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flushE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:210]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port writeregE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1009.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pcsrc, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:39]
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:71]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:91]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port y [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:92]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port a [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:93]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:119]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:168]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallF [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:209]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallD [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:210]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flushE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:211]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port writeregE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:217]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1011.277 ; gain = 0.066
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pcsrc, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:40]
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:178]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:72]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:120]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port q [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:169]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port WriteData [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallF [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:210]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallD [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:211]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flushE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:212]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port writeregE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:218]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pcsrc, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:41]
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallF [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:211]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port stallD [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:212]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port flushE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:213]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port writeregE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:219]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pcsrc, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:41]
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port writeregE [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:219]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pcsrc, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:41]
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pcsrc, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:41]
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pcsrc, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:41]
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.691 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_CPU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/ALUDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/IMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/MainDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/v/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pcsrc, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:41]
INFO: [VRFC 10-2458] undeclared symbol R_W, assumed default net type wire [C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/datapath.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_4/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/imports/lab_3/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13151/Desktop/CPU3/CPU.srcs/sources_1/new/sim_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_CPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.RAM_default
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_CPU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/13151/Desktop/CPU3/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_CPU_behav -key {Behavioral:sim_1:Functional:sim_CPU} -tclbatch {sim_CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file C:/Users/13151/Desktop/v/ram.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.969 ; gain = 0.277
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 23:38:32 2023...
