<ns0:entry xmlns:ns0="http://www.w3.org/2005/Atom" xmlns:ns1="http://schemas.google.com/g/2005" xmlns:ns2="http://schemas.google.com/projecthosting/issues/2009" ns1:etag="W/&quot;DUcEQX47eCl7ImA9WxBbEEo.&quot;">
		<ns0:id>http://code.google.com/feeds/issues/p/nativeclient/issues/full/321</ns0:id><ns0:author>
			<ns0:name>cbiffle@google.com</ns0:name><ns0:uri>/u/cbiffle@google.com/</ns0:uri></ns0:author><ns0:content type="html">The ARM validator currently rejects vector load/store instructions that use 
writeback, when the base addressing register is a guarded data-addressing 
register (such as SP).  For example,
  vld1.8 {d3-d6}, [sp]!
  vst1.8 {d3-d6}, [sp]!

Need to
1. Prove that the maximum base-address displacement is smaller than our 
guard regions, and (assuming this holds),
2. Extend the validator's model of these instructions to express this.

This is a validator false-positive and thus has no security impact.</ns0:content><ns0:updated>2010-03-08T19:36:40.000Z</ns0:updated><ns0:published>2010-02-26T21:20:47.000Z</ns0:published><ns2:status>Fixed</ns2:status><ns2:owner>
			<ns2:uri>/u/cbiffle@google.com/</ns2:uri><ns2:username>cbiffle@google.com</ns2:username></ns2:owner><ns2:state>closed</ns2:state><ns0:title>ARM validator incorrectly rejects vector load/store with writeback</ns0:title><ns2:label>Type-Defect</ns2:label><ns2:label>Pri-1</ns2:label><ns2:label>Component-TrustedRT</ns2:label><ns2:label>Milestone-Chromium-ARM</ns2:label><ns2:label>Arch-ARM</ns2:label><ns0:link href="http://code.google.com/feeds/issues/p/nativeclient/issues/321/comments/full" rel="replies" type="application/atom+xml" /><ns0:link href="http://code.google.com/p/nativeclient/issues/detail?id=321" rel="alternate" type="text/html" /><ns0:link href="https://code.google.com/feeds/issues/p/nativeclient/issues/full/321" rel="self" type="application/atom+xml" /><ns2:stars>2</ns2:stars><ns2:closedDate>2010-03-08T19:36:40.000Z</ns2:closedDate><ns2:id>321</ns2:id></ns0:entry>