# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exercise_3_universalCounter.srcs/sources_1/new/UniversalCounter.vhd" \
"../../../../exercise_3_universalCounter.srcs/sim_1/new/universal_counter_tb.vhd" \

# Do not sort compile order
nosort
