Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Oct  4 14:22:01 2018
| Host         : LAPTOP-1651HT6I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file boardTop_control_sets_placed.rpt
| Design       : boardTop
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             260 |           85 |
| No           | No                    | Yes                    |              24 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------------------------------------------------------+---------------------+------------------+----------------+
|        Clock Signal       |                                    Enable Signal                                    |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------------------------------------------------------------------+---------------------+------------------+----------------+
|  clock_scaler/out_BUFG[0] |                                                                                     | pushButtons_IBUF[3] |                2 |              8 |
|  clock_scaler/out_BUFG[0] | sineMaker/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr |                     |                5 |             16 |
|  clk100mhz_IBUF_BUFG      |                                                                                     | pushButtons_IBUF[3] |                4 |             16 |
|  clock_scaler/out_BUFG[0] |                                                                                     |                     |               87 |            264 |
+---------------------------+-------------------------------------------------------------------------------------+---------------------+------------------+----------------+


