###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4991   # Number of WRITE/WRITEP commands
num_reads_done                 =       268907   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       223807   # Number of read row buffer hits
num_read_cmds                  =       268907   # Number of READ/READP commands
num_writes_done                =         4991   # Number of read requests issued
num_write_row_hits             =         3495   # Number of write row buffer hits
num_act_cmds                   =        46679   # Number of ACT commands
num_pre_cmds                   =        46652   # Number of PRE commands
num_ondemand_pres              =        29041   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8934195   # Cyles of rank active rank.0
rank_active_cycles.1           =      8488474   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1065805   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1511526   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       247731   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          849   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          337   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          565   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1203   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2193   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5976   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          784   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           28   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           20   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14212   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =           14   # Write cmd latency (cycles)
write_latency[80-99]           =           56   # Write cmd latency (cycles)
write_latency[100-119]         =           87   # Write cmd latency (cycles)
write_latency[120-139]         =          117   # Write cmd latency (cycles)
write_latency[140-159]         =          140   # Write cmd latency (cycles)
write_latency[160-179]         =          194   # Write cmd latency (cycles)
write_latency[180-199]         =          210   # Write cmd latency (cycles)
write_latency[200-]            =         4170   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       147429   # Read request latency (cycles)
read_latency[40-59]            =        45283   # Read request latency (cycles)
read_latency[60-79]            =        31151   # Read request latency (cycles)
read_latency[80-99]            =         7721   # Read request latency (cycles)
read_latency[100-119]          =         6687   # Read request latency (cycles)
read_latency[120-139]          =         4553   # Read request latency (cycles)
read_latency[140-159]          =         2362   # Read request latency (cycles)
read_latency[160-179]          =         1868   # Read request latency (cycles)
read_latency[180-199]          =         1545   # Read request latency (cycles)
read_latency[200-]             =        20308   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.49151e+07   # Write energy
read_energy                    =  1.08423e+09   # Read energy
act_energy                     =  1.27714e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.11586e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.25532e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.57494e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.29681e+09   # Active standby energy rank.1
average_read_latency           =      75.4611   # Average read request latency (cycles)
average_interarrival           =      36.5088   # Average request interarrival latency (cycles)
total_energy                   =  1.40504e+10   # Total energy (pJ)
average_power                  =      1405.04   # Average power (mW)
average_bandwidth              =      2.33726   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4281   # Number of WRITE/WRITEP commands
num_reads_done                 =       274469   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       227509   # Number of read row buffer hits
num_read_cmds                  =       274469   # Number of READ/READP commands
num_writes_done                =         4281   # Number of read requests issued
num_write_row_hits             =         3145   # Number of write row buffer hits
num_act_cmds                   =        48203   # Number of ACT commands
num_pre_cmds                   =        48175   # Number of PRE commands
num_ondemand_pres              =        30020   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8606391   # Cyles of rank active rank.0
rank_active_cycles.1           =      8633032   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1393609   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1366968   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       252653   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          901   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          308   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          552   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1168   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2224   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5907   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          790   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           23   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           22   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14202   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =            8   # Write cmd latency (cycles)
write_latency[60-79]           =           14   # Write cmd latency (cycles)
write_latency[80-99]           =           40   # Write cmd latency (cycles)
write_latency[100-119]         =           78   # Write cmd latency (cycles)
write_latency[120-139]         =          103   # Write cmd latency (cycles)
write_latency[140-159]         =          181   # Write cmd latency (cycles)
write_latency[160-179]         =          233   # Write cmd latency (cycles)
write_latency[180-199]         =          211   # Write cmd latency (cycles)
write_latency[200-]            =         3406   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       147732   # Read request latency (cycles)
read_latency[40-59]            =        45748   # Read request latency (cycles)
read_latency[60-79]            =        32923   # Read request latency (cycles)
read_latency[80-99]            =         8231   # Read request latency (cycles)
read_latency[100-119]          =         6864   # Read request latency (cycles)
read_latency[120-139]          =         5023   # Read request latency (cycles)
read_latency[140-159]          =         2427   # Read request latency (cycles)
read_latency[160-179]          =         1890   # Read request latency (cycles)
read_latency[180-199]          =         1596   # Read request latency (cycles)
read_latency[200-]             =        22035   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.13708e+07   # Write energy
read_energy                    =  1.10666e+09   # Read energy
act_energy                     =  1.31883e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.68932e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.56145e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.37039e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.38701e+09   # Active standby energy rank.1
average_read_latency           =      78.0529   # Average read request latency (cycles)
average_interarrival           =      35.8733   # Average request interarrival latency (cycles)
total_energy                   =   1.4047e+10   # Total energy (pJ)
average_power                  =       1404.7   # Average power (mW)
average_bandwidth              =      2.37867   # Average bandwidth
