
STM-AD7606.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000511c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a4  080052bc  080052bc  000062bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005660  08005660  0000706c  2**0
                  CONTENTS
  4 .ARM          00000008  08005660  08005660  00006660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005668  08005668  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005668  08005668  00006668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800566c  0800566c  0000666c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005670  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000057c  2000006c  080056dc  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005e8  080056dc  000075e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001069f  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002719  00000000  00000000  0001773b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001058  00000000  00000000  00019e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c87  00000000  00000000  0001aeb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018083  00000000  00000000  0001bb37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012716  00000000  00000000  00033bba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093c5c  00000000  00000000  000462d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d9f2c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004be0  00000000  00000000  000d9f70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000001f  00000000  00000000  000deb50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  000deb6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080052a4 	.word	0x080052a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	080052a4 	.word	0x080052a4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <ad7606_spi_reg_read>:
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_spi_reg_read(struct ad7606_dev *dev,
			    uint8_t reg_addr,
			    uint8_t *reg_data)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b088      	sub	sp, #32
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	460b      	mov	r3, r1
 800057a:	607a      	str	r2, [r7, #4]
 800057c:	72fb      	strb	r3, [r7, #11]
	uint8_t buf[3];
	uint8_t crc;
	uint32_t sz = 2;
 800057e:	2302      	movs	r3, #2
 8000580:	61fb      	str	r3, [r7, #28]
	int32_t ret;

	if (!dev->sw_mode)
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000588:	f083 0301 	eor.w	r3, r3, #1
 800058c:	b2db      	uxtb	r3, r3
 800058e:	2b00      	cmp	r3, #0
 8000590:	d002      	beq.n	8000598 <ad7606_spi_reg_read+0x28>
		return -ENOTSUP;
 8000592:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8000596:	e081      	b.n	800069c <ad7606_spi_reg_read+0x12c>

	buf[0] = AD7606_RD_FLAG_MSK(reg_addr);
 8000598:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800059c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80005a0:	b25b      	sxtb	r3, r3
 80005a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80005a6:	b25b      	sxtb	r3, r3
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	743b      	strb	r3, [r7, #16]
	buf[1] = 0x00;
 80005ac:	2300      	movs	r3, #0
 80005ae:	747b      	strb	r3, [r7, #17]
	if (dev->digital_diag_enable.int_crc_err_en) {
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80005b6:	f003 0304 	and.w	r3, r3, #4
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d00d      	beq.n	80005dc <ad7606_spi_reg_read+0x6c>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 80005c0:	f107 0110 	add.w	r1, r7, #16
 80005c4:	2300      	movs	r3, #0
 80005c6:	2202      	movs	r2, #2
 80005c8:	4836      	ldr	r0, [pc, #216]	@ (80006a4 <ad7606_spi_reg_read+0x134>)
 80005ca:	f001 fe2e 	bl	800222a <no_os_crc8>
 80005ce:	4603      	mov	r3, r0
 80005d0:	76fb      	strb	r3, [r7, #27]
		buf[2] = crc;
 80005d2:	7efb      	ldrb	r3, [r7, #27]
 80005d4:	74bb      	strb	r3, [r7, #18]
		sz += 1;
 80005d6:	69fb      	ldr	r3, [r7, #28]
 80005d8:	3301      	adds	r3, #1
 80005da:	61fb      	str	r3, [r7, #28]
	}
	ret = no_os_spi_write_and_read(dev->spi_desc, buf, sz);
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	69fa      	ldr	r2, [r7, #28]
 80005e2:	b292      	uxth	r2, r2
 80005e4:	f107 0110 	add.w	r1, r7, #16
 80005e8:	4618      	mov	r0, r3
 80005ea:	f002 f84d 	bl	8002688 <no_os_spi_write_and_read>
 80005ee:	6178      	str	r0, [r7, #20]
	if (ret < 0)
 80005f0:	697b      	ldr	r3, [r7, #20]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	da01      	bge.n	80005fa <ad7606_spi_reg_read+0x8a>
		return ret;
 80005f6:	697b      	ldr	r3, [r7, #20]
 80005f8:	e050      	b.n	800069c <ad7606_spi_reg_read+0x12c>

	dev->reg_mode = true;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	2201      	movs	r2, #1
 80005fe:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

	buf[0] = AD7606_RD_FLAG_MSK(reg_addr);
 8000602:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000606:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800060a:	b25b      	sxtb	r3, r3
 800060c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000610:	b25b      	sxtb	r3, r3
 8000612:	b2db      	uxtb	r3, r3
 8000614:	743b      	strb	r3, [r7, #16]
	buf[1] = 0x00;
 8000616:	2300      	movs	r3, #0
 8000618:	747b      	strb	r3, [r7, #17]
	if (dev->digital_diag_enable.int_crc_err_en) {
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000620:	f003 0304 	and.w	r3, r3, #4
 8000624:	b2db      	uxtb	r3, r3
 8000626:	2b00      	cmp	r3, #0
 8000628:	d00a      	beq.n	8000640 <ad7606_spi_reg_read+0xd0>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 800062a:	f107 0110 	add.w	r1, r7, #16
 800062e:	2300      	movs	r3, #0
 8000630:	2202      	movs	r2, #2
 8000632:	481c      	ldr	r0, [pc, #112]	@ (80006a4 <ad7606_spi_reg_read+0x134>)
 8000634:	f001 fdf9 	bl	800222a <no_os_crc8>
 8000638:	4603      	mov	r3, r0
 800063a:	76fb      	strb	r3, [r7, #27]
		buf[2] = crc;
 800063c:	7efb      	ldrb	r3, [r7, #27]
 800063e:	74bb      	strb	r3, [r7, #18]
	}
	ret = no_os_spi_write_and_read(dev->spi_desc, buf, sz);
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	69fa      	ldr	r2, [r7, #28]
 8000646:	b292      	uxth	r2, r2
 8000648:	f107 0110 	add.w	r1, r7, #16
 800064c:	4618      	mov	r0, r3
 800064e:	f002 f81b 	bl	8002688 <no_os_spi_write_and_read>
 8000652:	6178      	str	r0, [r7, #20]
	if (ret < 0)
 8000654:	697b      	ldr	r3, [r7, #20]
 8000656:	2b00      	cmp	r3, #0
 8000658:	da01      	bge.n	800065e <ad7606_spi_reg_read+0xee>
		return ret;
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	e01e      	b.n	800069c <ad7606_spi_reg_read+0x12c>

	if (dev->digital_diag_enable.int_crc_err_en) {
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000664:	f003 0304 	and.w	r3, r3, #4
 8000668:	b2db      	uxtb	r3, r3
 800066a:	2b00      	cmp	r3, #0
 800066c:	d00f      	beq.n	800068e <ad7606_spi_reg_read+0x11e>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 800066e:	f107 0110 	add.w	r1, r7, #16
 8000672:	2300      	movs	r3, #0
 8000674:	2202      	movs	r2, #2
 8000676:	480b      	ldr	r0, [pc, #44]	@ (80006a4 <ad7606_spi_reg_read+0x134>)
 8000678:	f001 fdd7 	bl	800222a <no_os_crc8>
 800067c:	4603      	mov	r3, r0
 800067e:	76fb      	strb	r3, [r7, #27]
		if (crc != buf[2])
 8000680:	7cbb      	ldrb	r3, [r7, #18]
 8000682:	7efa      	ldrb	r2, [r7, #27]
 8000684:	429a      	cmp	r2, r3
 8000686:	d002      	beq.n	800068e <ad7606_spi_reg_read+0x11e>
			return -EBADMSG;
 8000688:	f06f 034c 	mvn.w	r3, #76	@ 0x4c
 800068c:	e006      	b.n	800069c <ad7606_spi_reg_read+0x12c>
	}

	if (reg_data)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d002      	beq.n	800069a <ad7606_spi_reg_read+0x12a>
		*reg_data = buf[1];
 8000694:	7c7a      	ldrb	r2, [r7, #17]
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	701a      	strb	r2, [r3, #0]

	return ret;
 800069a:	697b      	ldr	r3, [r7, #20]
}
 800069c:	4618      	mov	r0, r3
 800069e:	3720      	adds	r7, #32
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000088 	.word	0x20000088

080006a8 <ad7606_spi_reg_write>:
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_spi_reg_write(struct ad7606_dev *dev,
			     uint8_t reg_addr,
			     uint8_t reg_data)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b086      	sub	sp, #24
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	460b      	mov	r3, r1
 80006b2:	70fb      	strb	r3, [r7, #3]
 80006b4:	4613      	mov	r3, r2
 80006b6:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[3];
	int32_t ret;
	uint8_t crc;
	uint32_t sz = 2;
 80006b8:	2302      	movs	r3, #2
 80006ba:	617b      	str	r3, [r7, #20]

	if (!dev->sw_mode)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80006c2:	f083 0301 	eor.w	r3, r3, #1
 80006c6:	b2db      	uxtb	r3, r3
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d002      	beq.n	80006d2 <ad7606_spi_reg_write+0x2a>
		return -ENOTSUP;
 80006cc:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 80006d0:	e040      	b.n	8000754 <ad7606_spi_reg_write+0xac>

	/* Dummy read to place the chip in register mode. */
	if (!dev->reg_mode) {
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80006d8:	f083 0301 	eor.w	r3, r3, #1
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d00b      	beq.n	80006fa <ad7606_spi_reg_write+0x52>
		ret = ad7606_spi_reg_read(dev, reg_addr, NULL);
 80006e2:	78fb      	ldrb	r3, [r7, #3]
 80006e4:	2200      	movs	r2, #0
 80006e6:	4619      	mov	r1, r3
 80006e8:	6878      	ldr	r0, [r7, #4]
 80006ea:	f7ff ff41 	bl	8000570 <ad7606_spi_reg_read>
 80006ee:	6138      	str	r0, [r7, #16]
		if (ret < 0)
 80006f0:	693b      	ldr	r3, [r7, #16]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	da01      	bge.n	80006fa <ad7606_spi_reg_write+0x52>
			return ret;
 80006f6:	693b      	ldr	r3, [r7, #16]
 80006f8:	e02c      	b.n	8000754 <ad7606_spi_reg_write+0xac>
	}

	buf[0] = AD7606_WR_FLAG_MSK(reg_addr);
 80006fa:	78fb      	ldrb	r3, [r7, #3]
 80006fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000700:	b2db      	uxtb	r3, r3
 8000702:	733b      	strb	r3, [r7, #12]
	buf[1] = reg_data;
 8000704:	78bb      	ldrb	r3, [r7, #2]
 8000706:	737b      	strb	r3, [r7, #13]
	if (dev->digital_diag_enable.int_crc_err_en) {
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800070e:	f003 0304 	and.w	r3, r3, #4
 8000712:	b2db      	uxtb	r3, r3
 8000714:	2b00      	cmp	r3, #0
 8000716:	d00d      	beq.n	8000734 <ad7606_spi_reg_write+0x8c>
		crc = no_os_crc8(ad7606_crc8, buf, 2, 0);
 8000718:	f107 010c 	add.w	r1, r7, #12
 800071c:	2300      	movs	r3, #0
 800071e:	2202      	movs	r2, #2
 8000720:	480e      	ldr	r0, [pc, #56]	@ (800075c <ad7606_spi_reg_write+0xb4>)
 8000722:	f001 fd82 	bl	800222a <no_os_crc8>
 8000726:	4603      	mov	r3, r0
 8000728:	73fb      	strb	r3, [r7, #15]
		buf[2] = crc;
 800072a:	7bfb      	ldrb	r3, [r7, #15]
 800072c:	73bb      	strb	r3, [r7, #14]
		sz += 1;
 800072e:	697b      	ldr	r3, [r7, #20]
 8000730:	3301      	adds	r3, #1
 8000732:	617b      	str	r3, [r7, #20]
	}

	ret = no_os_spi_write_and_read(dev->spi_desc, buf, sz);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	697a      	ldr	r2, [r7, #20]
 800073a:	b292      	uxth	r2, r2
 800073c:	f107 010c 	add.w	r1, r7, #12
 8000740:	4618      	mov	r0, r3
 8000742:	f001 ffa1 	bl	8002688 <no_os_spi_write_and_read>
 8000746:	6138      	str	r0, [r7, #16]
	if (ret < 0)
 8000748:	693b      	ldr	r3, [r7, #16]
 800074a:	2b00      	cmp	r3, #0
 800074c:	da01      	bge.n	8000752 <ad7606_spi_reg_write+0xaa>
		return ret;
 800074e:	693b      	ldr	r3, [r7, #16]
 8000750:	e000      	b.n	8000754 <ad7606_spi_reg_write+0xac>

	return ret;
 8000752:	693b      	ldr	r3, [r7, #16]
}
 8000754:	4618      	mov	r0, r3
 8000756:	3718      	adds	r7, #24
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	20000088 	.word	0x20000088

08000760 <ad7606_spi_write_mask>:
*******************************************************************************/
int32_t ad7606_spi_write_mask(struct ad7606_dev *dev,
			      uint32_t addr,
			      uint32_t mask,
			      uint32_t val)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b086      	sub	sp, #24
 8000764:	af00      	add	r7, sp, #0
 8000766:	60f8      	str	r0, [r7, #12]
 8000768:	60b9      	str	r1, [r7, #8]
 800076a:	607a      	str	r2, [r7, #4]
 800076c:	603b      	str	r3, [r7, #0]
	uint8_t reg_data;
	int ret;

	ret = ad7606_spi_reg_read(dev, addr, &reg_data);
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	b2db      	uxtb	r3, r3
 8000772:	f107 0213 	add.w	r2, r7, #19
 8000776:	4619      	mov	r1, r3
 8000778:	68f8      	ldr	r0, [r7, #12]
 800077a:	f7ff fef9 	bl	8000570 <ad7606_spi_reg_read>
 800077e:	6178      	str	r0, [r7, #20]
	if (ret < 0)
 8000780:	697b      	ldr	r3, [r7, #20]
 8000782:	2b00      	cmp	r3, #0
 8000784:	da01      	bge.n	800078a <ad7606_spi_write_mask+0x2a>
		return ret;
 8000786:	697b      	ldr	r3, [r7, #20]
 8000788:	e015      	b.n	80007b6 <ad7606_spi_write_mask+0x56>

	reg_data &= ~mask;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	b2db      	uxtb	r3, r3
 800078e:	43db      	mvns	r3, r3
 8000790:	b2da      	uxtb	r2, r3
 8000792:	7cfb      	ldrb	r3, [r7, #19]
 8000794:	4013      	ands	r3, r2
 8000796:	b2db      	uxtb	r3, r3
 8000798:	74fb      	strb	r3, [r7, #19]
	reg_data |= val;
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	b2da      	uxtb	r2, r3
 800079e:	7cfb      	ldrb	r3, [r7, #19]
 80007a0:	4313      	orrs	r3, r2
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	74fb      	strb	r3, [r7, #19]

	return ad7606_spi_reg_write(dev, addr, reg_data);
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	7cfa      	ldrb	r2, [r7, #19]
 80007ac:	4619      	mov	r1, r3
 80007ae:	68f8      	ldr	r0, [r7, #12]
 80007b0:	f7ff ff7a 	bl	80006a8 <ad7606_spi_reg_write>
 80007b4:	4603      	mov	r3, r0
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3718      	adds	r7, #24
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
	...

080007c0 <cpy18b32b>:

/* Internal function to copy the content of a buffer in 18-bit chunks to a 32-bit buffer by
 * extending the chunks to 32-bit size. */
static int32_t cpy18b32b(uint8_t *psrc, uint32_t srcsz, uint32_t *pdst)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b087      	sub	sp, #28
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	60f8      	str	r0, [r7, #12]
 80007c8:	60b9      	str	r1, [r7, #8]
 80007ca:	607a      	str	r2, [r7, #4]
	unsigned int i, j;

	if (srcsz % 9)
 80007cc:	68b9      	ldr	r1, [r7, #8]
 80007ce:	4b4c      	ldr	r3, [pc, #304]	@ (8000900 <cpy18b32b+0x140>)
 80007d0:	fba3 2301 	umull	r2, r3, r3, r1
 80007d4:	085a      	lsrs	r2, r3, #1
 80007d6:	4613      	mov	r3, r2
 80007d8:	00db      	lsls	r3, r3, #3
 80007da:	4413      	add	r3, r2
 80007dc:	1aca      	subs	r2, r1, r3
 80007de:	2a00      	cmp	r2, #0
 80007e0:	d002      	beq.n	80007e8 <cpy18b32b+0x28>
		return -EINVAL;
 80007e2:	f06f 0315 	mvn.w	r3, #21
 80007e6:	e084      	b.n	80008f2 <cpy18b32b+0x132>

	for(i = 0; i < srcsz; i += 9) {
 80007e8:	2300      	movs	r3, #0
 80007ea:	617b      	str	r3, [r7, #20]
 80007ec:	e07b      	b.n	80008e6 <cpy18b32b+0x126>
		j = 4 * (i / 9);
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	4a43      	ldr	r2, [pc, #268]	@ (8000900 <cpy18b32b+0x140>)
 80007f2:	fba2 2303 	umull	r2, r3, r2, r3
 80007f6:	085b      	lsrs	r3, r3, #1
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	613b      	str	r3, [r7, #16]
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 10) | ((uint32_t)psrc[i+1] << 2)
 80007fc:	68fa      	ldr	r2, [r7, #12]
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	4413      	add	r3, r2
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	029a      	lsls	r2, r3, #10
 8000806:	697b      	ldr	r3, [r7, #20]
 8000808:	3301      	adds	r3, #1
 800080a:	68f9      	ldr	r1, [r7, #12]
 800080c:	440b      	add	r3, r1
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+2] >> 6);
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	3302      	adds	r3, #2
 8000818:	68f9      	ldr	r1, [r7, #12]
 800081a:	440b      	add	r3, r1
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	099b      	lsrs	r3, r3, #6
 8000820:	b2db      	uxtb	r3, r3
 8000822:	4618      	mov	r0, r3
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 10) | ((uint32_t)psrc[i+1] << 2)
 8000824:	693b      	ldr	r3, [r7, #16]
 8000826:	009b      	lsls	r3, r3, #2
 8000828:	6879      	ldr	r1, [r7, #4]
 800082a:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+2] >> 6);
 800082c:	4302      	orrs	r2, r0
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 10) | ((uint32_t)psrc[i+1] << 2)
 800082e:	601a      	str	r2, [r3, #0]
		pdst[j+1] = ((uint32_t)(psrc[i+2] & 0x3f) << 12) | ((uint32_t)psrc[i+3] << 4)
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	3302      	adds	r3, #2
 8000834:	68fa      	ldr	r2, [r7, #12]
 8000836:	4413      	add	r3, r2
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	031b      	lsls	r3, r3, #12
 800083c:	f403 327c 	and.w	r2, r3, #258048	@ 0x3f000
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	3303      	adds	r3, #3
 8000844:	68f9      	ldr	r1, [r7, #12]
 8000846:	440b      	add	r3, r1
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	011b      	lsls	r3, r3, #4
 800084c:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+4] >> 4);
 800084e:	697b      	ldr	r3, [r7, #20]
 8000850:	3304      	adds	r3, #4
 8000852:	68f9      	ldr	r1, [r7, #12]
 8000854:	440b      	add	r3, r1
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	091b      	lsrs	r3, r3, #4
 800085a:	b2db      	uxtb	r3, r3
 800085c:	4618      	mov	r0, r3
		pdst[j+1] = ((uint32_t)(psrc[i+2] & 0x3f) << 12) | ((uint32_t)psrc[i+3] << 4)
 800085e:	693b      	ldr	r3, [r7, #16]
 8000860:	3301      	adds	r3, #1
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	6879      	ldr	r1, [r7, #4]
 8000866:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+4] >> 4);
 8000868:	4302      	orrs	r2, r0
		pdst[j+1] = ((uint32_t)(psrc[i+2] & 0x3f) << 12) | ((uint32_t)psrc[i+3] << 4)
 800086a:	601a      	str	r2, [r3, #0]
		pdst[j+2] = ((uint32_t)(psrc[i+4] & 0x0f) << 14) | ((uint32_t)psrc[i+5] << 6)
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	3304      	adds	r3, #4
 8000870:	68fa      	ldr	r2, [r7, #12]
 8000872:	4413      	add	r3, r2
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	039b      	lsls	r3, r3, #14
 8000878:	f403 3270 	and.w	r2, r3, #245760	@ 0x3c000
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	3305      	adds	r3, #5
 8000880:	68f9      	ldr	r1, [r7, #12]
 8000882:	440b      	add	r3, r1
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	019b      	lsls	r3, r3, #6
 8000888:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+6] >> 2);
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	3306      	adds	r3, #6
 800088e:	68f9      	ldr	r1, [r7, #12]
 8000890:	440b      	add	r3, r1
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	089b      	lsrs	r3, r3, #2
 8000896:	b2db      	uxtb	r3, r3
 8000898:	4618      	mov	r0, r3
		pdst[j+2] = ((uint32_t)(psrc[i+4] & 0x0f) << 14) | ((uint32_t)psrc[i+5] << 6)
 800089a:	693b      	ldr	r3, [r7, #16]
 800089c:	3302      	adds	r3, #2
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	6879      	ldr	r1, [r7, #4]
 80008a2:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+6] >> 2);
 80008a4:	4302      	orrs	r2, r0
		pdst[j+2] = ((uint32_t)(psrc[i+4] & 0x0f) << 14) | ((uint32_t)psrc[i+5] << 6)
 80008a6:	601a      	str	r2, [r3, #0]
		pdst[j+3] = ((uint32_t)(psrc[i+6] & 0x03) << 16) | ((uint32_t)psrc[i+7] << 8)
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	3306      	adds	r3, #6
 80008ac:	68fa      	ldr	r2, [r7, #12]
 80008ae:	4413      	add	r3, r2
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	041b      	lsls	r3, r3, #16
 80008b4:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	3307      	adds	r3, #7
 80008bc:	68f9      	ldr	r1, [r7, #12]
 80008be:	440b      	add	r3, r1
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	021b      	lsls	r3, r3, #8
 80008c4:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+8] >> 0);
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	3308      	adds	r3, #8
 80008ca:	68f9      	ldr	r1, [r7, #12]
 80008cc:	440b      	add	r3, r1
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	4618      	mov	r0, r3
		pdst[j+3] = ((uint32_t)(psrc[i+6] & 0x03) << 16) | ((uint32_t)psrc[i+7] << 8)
 80008d2:	693b      	ldr	r3, [r7, #16]
 80008d4:	3303      	adds	r3, #3
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	6879      	ldr	r1, [r7, #4]
 80008da:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+8] >> 0);
 80008dc:	4302      	orrs	r2, r0
		pdst[j+3] = ((uint32_t)(psrc[i+6] & 0x03) << 16) | ((uint32_t)psrc[i+7] << 8)
 80008de:	601a      	str	r2, [r3, #0]
	for(i = 0; i < srcsz; i += 9) {
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	3309      	adds	r3, #9
 80008e4:	617b      	str	r3, [r7, #20]
 80008e6:	697a      	ldr	r2, [r7, #20]
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	429a      	cmp	r2, r3
 80008ec:	f4ff af7f 	bcc.w	80007ee <cpy18b32b+0x2e>
	}
	return 0;
 80008f0:	2300      	movs	r3, #0
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	371c      	adds	r7, #28
 80008f6:	46bd      	mov	sp, r7
 80008f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	38e38e39 	.word	0x38e38e39

08000904 <cpy26b32b>:

/* Internal function to copy the content of a buffer in 26-bit chunks to a 32-bit buffer by
 * extending the chunks to 32-bit size. */
static int32_t cpy26b32b(uint8_t *psrc, uint32_t srcsz, uint32_t *pdst)
{
 8000904:	b480      	push	{r7}
 8000906:	b087      	sub	sp, #28
 8000908:	af00      	add	r7, sp, #0
 800090a:	60f8      	str	r0, [r7, #12]
 800090c:	60b9      	str	r1, [r7, #8]
 800090e:	607a      	str	r2, [r7, #4]
	unsigned int i, j;

	if (srcsz % 13)
 8000910:	68b9      	ldr	r1, [r7, #8]
 8000912:	4b5b      	ldr	r3, [pc, #364]	@ (8000a80 <cpy26b32b+0x17c>)
 8000914:	fba3 2301 	umull	r2, r3, r3, r1
 8000918:	089a      	lsrs	r2, r3, #2
 800091a:	4613      	mov	r3, r2
 800091c:	005b      	lsls	r3, r3, #1
 800091e:	4413      	add	r3, r2
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	4413      	add	r3, r2
 8000924:	1aca      	subs	r2, r1, r3
 8000926:	2a00      	cmp	r2, #0
 8000928:	d002      	beq.n	8000930 <cpy26b32b+0x2c>
		return -EINVAL;
 800092a:	f06f 0315 	mvn.w	r3, #21
 800092e:	e0a0      	b.n	8000a72 <cpy26b32b+0x16e>

	for(i = 0; i < srcsz; i += 13) {
 8000930:	2300      	movs	r3, #0
 8000932:	617b      	str	r3, [r7, #20]
 8000934:	e097      	b.n	8000a66 <cpy26b32b+0x162>
		j = 4 * (i / 13);
 8000936:	697b      	ldr	r3, [r7, #20]
 8000938:	4a51      	ldr	r2, [pc, #324]	@ (8000a80 <cpy26b32b+0x17c>)
 800093a:	fba2 2303 	umull	r2, r3, r2, r3
 800093e:	089b      	lsrs	r3, r3, #2
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	613b      	str	r3, [r7, #16]
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 18) | ((uint32_t)psrc[i+1] << 10)
 8000944:	68fa      	ldr	r2, [r7, #12]
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	4413      	add	r3, r2
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	049a      	lsls	r2, r3, #18
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	3301      	adds	r3, #1
 8000952:	68f9      	ldr	r1, [r7, #12]
 8000954:	440b      	add	r3, r1
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	029b      	lsls	r3, r3, #10
 800095a:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+2] << 2) | ((uint32_t)psrc[i+3] >> 6);
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	3302      	adds	r3, #2
 8000960:	68f9      	ldr	r1, [r7, #12]
 8000962:	440b      	add	r3, r1
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	009b      	lsls	r3, r3, #2
 8000968:	431a      	orrs	r2, r3
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	3303      	adds	r3, #3
 800096e:	68f9      	ldr	r1, [r7, #12]
 8000970:	440b      	add	r3, r1
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	099b      	lsrs	r3, r3, #6
 8000976:	b2db      	uxtb	r3, r3
 8000978:	4618      	mov	r0, r3
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 18) | ((uint32_t)psrc[i+1] << 10)
 800097a:	693b      	ldr	r3, [r7, #16]
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	6879      	ldr	r1, [r7, #4]
 8000980:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+2] << 2) | ((uint32_t)psrc[i+3] >> 6);
 8000982:	4302      	orrs	r2, r0
		pdst[j+0] = ((uint32_t)(psrc[i+0] & 0xff) << 18) | ((uint32_t)psrc[i+1] << 10)
 8000984:	601a      	str	r2, [r3, #0]
		pdst[j+1] = ((uint32_t)(psrc[i+3] & 0x3f) << 20) | ((uint32_t)psrc[i+4] << 12)
 8000986:	697b      	ldr	r3, [r7, #20]
 8000988:	3303      	adds	r3, #3
 800098a:	68fa      	ldr	r2, [r7, #12]
 800098c:	4413      	add	r3, r2
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	051b      	lsls	r3, r3, #20
 8000992:	f003 727c 	and.w	r2, r3, #66060288	@ 0x3f00000
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	3304      	adds	r3, #4
 800099a:	68f9      	ldr	r1, [r7, #12]
 800099c:	440b      	add	r3, r1
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	031b      	lsls	r3, r3, #12
 80009a2:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+5] << 4) | ((uint32_t)psrc[i+6] >> 4);
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	3305      	adds	r3, #5
 80009a8:	68f9      	ldr	r1, [r7, #12]
 80009aa:	440b      	add	r3, r1
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	011b      	lsls	r3, r3, #4
 80009b0:	431a      	orrs	r2, r3
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	3306      	adds	r3, #6
 80009b6:	68f9      	ldr	r1, [r7, #12]
 80009b8:	440b      	add	r3, r1
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	091b      	lsrs	r3, r3, #4
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	4618      	mov	r0, r3
		pdst[j+1] = ((uint32_t)(psrc[i+3] & 0x3f) << 20) | ((uint32_t)psrc[i+4] << 12)
 80009c2:	693b      	ldr	r3, [r7, #16]
 80009c4:	3301      	adds	r3, #1
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	6879      	ldr	r1, [r7, #4]
 80009ca:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+5] << 4) | ((uint32_t)psrc[i+6] >> 4);
 80009cc:	4302      	orrs	r2, r0
		pdst[j+1] = ((uint32_t)(psrc[i+3] & 0x3f) << 20) | ((uint32_t)psrc[i+4] << 12)
 80009ce:	601a      	str	r2, [r3, #0]
		pdst[j+2] = ((uint32_t)(psrc[i+6] & 0x0f) << 22) | ((uint32_t)psrc[i+7] << 14)
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	3306      	adds	r3, #6
 80009d4:	68fa      	ldr	r2, [r7, #12]
 80009d6:	4413      	add	r3, r2
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	059b      	lsls	r3, r3, #22
 80009dc:	f003 7270 	and.w	r2, r3, #62914560	@ 0x3c00000
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	3307      	adds	r3, #7
 80009e4:	68f9      	ldr	r1, [r7, #12]
 80009e6:	440b      	add	r3, r1
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	039b      	lsls	r3, r3, #14
 80009ec:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+8] << 6) | ((uint32_t)psrc[i+9] >> 2);
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	3308      	adds	r3, #8
 80009f2:	68f9      	ldr	r1, [r7, #12]
 80009f4:	440b      	add	r3, r1
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	019b      	lsls	r3, r3, #6
 80009fa:	431a      	orrs	r2, r3
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	3309      	adds	r3, #9
 8000a00:	68f9      	ldr	r1, [r7, #12]
 8000a02:	440b      	add	r3, r1
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	089b      	lsrs	r3, r3, #2
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	4618      	mov	r0, r3
		pdst[j+2] = ((uint32_t)(psrc[i+6] & 0x0f) << 22) | ((uint32_t)psrc[i+7] << 14)
 8000a0c:	693b      	ldr	r3, [r7, #16]
 8000a0e:	3302      	adds	r3, #2
 8000a10:	009b      	lsls	r3, r3, #2
 8000a12:	6879      	ldr	r1, [r7, #4]
 8000a14:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+8] << 6) | ((uint32_t)psrc[i+9] >> 2);
 8000a16:	4302      	orrs	r2, r0
		pdst[j+2] = ((uint32_t)(psrc[i+6] & 0x0f) << 22) | ((uint32_t)psrc[i+7] << 14)
 8000a18:	601a      	str	r2, [r3, #0]
		pdst[j+3] = ((uint32_t)(psrc[i+9] & 0x03) << 24) | ((uint32_t)psrc[i+10] << 16)
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	3309      	adds	r3, #9
 8000a1e:	68fa      	ldr	r2, [r7, #12]
 8000a20:	4413      	add	r3, r2
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	061b      	lsls	r3, r3, #24
 8000a26:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	330a      	adds	r3, #10
 8000a2e:	68f9      	ldr	r1, [r7, #12]
 8000a30:	440b      	add	r3, r1
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	041b      	lsls	r3, r3, #16
 8000a36:	431a      	orrs	r2, r3
			    | ((uint32_t)psrc[i+11] << 8) | ((uint32_t)psrc[i+12] >> 0);
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	330b      	adds	r3, #11
 8000a3c:	68f9      	ldr	r1, [r7, #12]
 8000a3e:	440b      	add	r3, r1
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	021b      	lsls	r3, r3, #8
 8000a44:	431a      	orrs	r2, r3
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	330c      	adds	r3, #12
 8000a4a:	68f9      	ldr	r1, [r7, #12]
 8000a4c:	440b      	add	r3, r1
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	4618      	mov	r0, r3
		pdst[j+3] = ((uint32_t)(psrc[i+9] & 0x03) << 24) | ((uint32_t)psrc[i+10] << 16)
 8000a52:	693b      	ldr	r3, [r7, #16]
 8000a54:	3303      	adds	r3, #3
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	6879      	ldr	r1, [r7, #4]
 8000a5a:	440b      	add	r3, r1
			    | ((uint32_t)psrc[i+11] << 8) | ((uint32_t)psrc[i+12] >> 0);
 8000a5c:	4302      	orrs	r2, r0
		pdst[j+3] = ((uint32_t)(psrc[i+9] & 0x03) << 24) | ((uint32_t)psrc[i+10] << 16)
 8000a5e:	601a      	str	r2, [r3, #0]
	for(i = 0; i < srcsz; i += 13) {
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	330d      	adds	r3, #13
 8000a64:	617b      	str	r3, [r7, #20]
 8000a66:	697a      	ldr	r2, [r7, #20]
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	429a      	cmp	r2, r3
 8000a6c:	f4ff af63 	bcc.w	8000936 <cpy26b32b+0x32>
	}
	return 0;
 8000a70:	2300      	movs	r3, #0
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	371c      	adds	r7, #28
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	4ec4ec4f 	.word	0x4ec4ec4f

08000a84 <ad7606_convst>:
 *         Example: -EIO - SPI communication error.
 *                  -EIO - CONVST GPIO not available.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_convst(struct ad7606_dev *dev)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
	int32_t ret;

	if (dev->reg_mode) {
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d00e      	beq.n	8000ab4 <ad7606_convst+0x30>
		/* Enter ADC reading mode by writing at address zero. */
		ret = ad7606_spi_reg_write(dev, 0, 0);
 8000a96:	2200      	movs	r2, #0
 8000a98:	2100      	movs	r1, #0
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f7ff fe04 	bl	80006a8 <ad7606_spi_reg_write>
 8000aa0:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	da01      	bge.n	8000aac <ad7606_convst+0x28>
			return ret;
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	e019      	b.n	8000ae0 <ad7606_convst+0x5c>

		dev->reg_mode = false;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2200      	movs	r2, #0
 8000ab0:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	}

	ret = no_os_gpio_set_value(dev->gpio_convst, 0);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4618      	mov	r0, r3
 8000abc:	f001 fc78 	bl	80023b0 <no_os_gpio_set_value>
 8000ac0:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	da01      	bge.n	8000acc <ad7606_convst+0x48>
		return ret;
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	e009      	b.n	8000ae0 <ad7606_convst+0x5c>

	/* wait LP_CNV time */
	no_os_udelay(1);
 8000acc:	2001      	movs	r0, #1
 8000ace:	f001 fe51 	bl	8002774 <no_os_udelay>

	return no_os_gpio_set_value(dev->gpio_convst, 1);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	689b      	ldr	r3, [r3, #8]
 8000ad6:	2101      	movs	r1, #1
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f001 fc69 	bl	80023b0 <no_os_gpio_set_value>
 8000ade:	4603      	mov	r3, r0
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3710      	adds	r7, #16
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}

08000ae8 <ad7606_spi_data_read>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  -ENOTSUP - Device bits per sample not supported.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_spi_data_read(struct ad7606_dev *dev, uint32_t *data)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b088      	sub	sp, #32
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	6039      	str	r1, [r7, #0]
	uint32_t sz;
	int32_t ret, i;
	uint16_t crc, icrc;
	uint8_t bits = ad7606_chip_info_tbl[dev->device_id].bits;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000af8:	4619      	mov	r1, r3
 8000afa:	4a86      	ldr	r2, [pc, #536]	@ (8000d14 <ad7606_spi_data_read+0x22c>)
 8000afc:	460b      	mov	r3, r1
 8000afe:	005b      	lsls	r3, r3, #1
 8000b00:	440b      	add	r3, r1
 8000b02:	00db      	lsls	r3, r3, #3
 8000b04:	4413      	add	r3, r2
 8000b06:	3301      	adds	r3, #1
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	74fb      	strb	r3, [r7, #19]
	uint8_t sbits = dev->config.status_header ? 8 : 0;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <ad7606_spi_data_read+0x32>
 8000b16:	2308      	movs	r3, #8
 8000b18:	e000      	b.n	8000b1c <ad7606_spi_data_read+0x34>
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	74bb      	strb	r3, [r7, #18]
	uint8_t nchannels = ad7606_chip_info_tbl[dev->device_id].num_channels;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000b24:	4619      	mov	r1, r3
 8000b26:	4a7b      	ldr	r2, [pc, #492]	@ (8000d14 <ad7606_spi_data_read+0x22c>)
 8000b28:	460b      	mov	r3, r1
 8000b2a:	005b      	lsls	r3, r3, #1
 8000b2c:	440b      	add	r3, r1
 8000b2e:	00db      	lsls	r3, r3, #3
 8000b30:	4413      	add	r3, r2
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	747b      	strb	r3, [r7, #17]

	sz = nchannels * (bits + sbits);
 8000b36:	7c7b      	ldrb	r3, [r7, #17]
 8000b38:	7cf9      	ldrb	r1, [r7, #19]
 8000b3a:	7cba      	ldrb	r2, [r7, #18]
 8000b3c:	440a      	add	r2, r1
 8000b3e:	fb02 f303 	mul.w	r3, r2, r3
 8000b42:	61fb      	str	r3, [r7, #28]
	 *  - multiply 8 channels * bits per sample
	 *  - multiply 4 channels * bits per sample (always multiple of 2)
	 * Therefore, due to design reasons, we don't check for the
	 * remainder of this division because it is zero by design.
	 */
	sz /= 8;
 8000b44:	69fb      	ldr	r3, [r7, #28]
 8000b46:	08db      	lsrs	r3, r3, #3
 8000b48:	61fb      	str	r3, [r7, #28]

	if (dev->digital_diag_enable.int_crc_err_en) {
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000b50:	f003 0304 	and.w	r3, r3, #4
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d002      	beq.n	8000b60 <ad7606_spi_data_read+0x78>
		sz += 2;
 8000b5a:	69fb      	ldr	r3, [r7, #28]
 8000b5c:	3302      	adds	r3, #2
 8000b5e:	61fb      	str	r3, [r7, #28]
	}

	memset(dev->data, 0, sz);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	33ac      	adds	r3, #172	@ 0xac
 8000b64:	69fa      	ldr	r2, [r7, #28]
 8000b66:	2100      	movs	r1, #0
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f003 fec5 	bl	80048f8 <memset>
	ret = no_os_spi_write_and_read(dev->spi_desc, dev->data, sz);
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6818      	ldr	r0, [r3, #0]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	33ac      	adds	r3, #172	@ 0xac
 8000b76:	69fa      	ldr	r2, [r7, #28]
 8000b78:	b292      	uxth	r2, r2
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	f001 fd84 	bl	8002688 <no_os_spi_write_and_read>
 8000b80:	61b8      	str	r0, [r7, #24]
	if (ret < 0)
 8000b82:	69bb      	ldr	r3, [r7, #24]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	da01      	bge.n	8000b8c <ad7606_spi_data_read+0xa4>
		return ret;
 8000b88:	69bb      	ldr	r3, [r7, #24]
 8000b8a:	e0be      	b.n	8000d0a <ad7606_spi_data_read+0x222>

	if (dev->digital_diag_enable.int_crc_err_en) {
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000b92:	f003 0304 	and.w	r3, r3, #4
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d024      	beq.n	8000be6 <ad7606_spi_data_read+0xfe>
		sz -= 2;
 8000b9c:	69fb      	ldr	r3, [r7, #28]
 8000b9e:	3b02      	subs	r3, #2
 8000ba0:	61fb      	str	r3, [r7, #28]
		crc = no_os_crc16(ad7606_crc16, dev->data, sz, 0);
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	f103 01ac 	add.w	r1, r3, #172	@ 0xac
 8000ba8:	2300      	movs	r3, #0
 8000baa:	69fa      	ldr	r2, [r7, #28]
 8000bac:	485a      	ldr	r0, [pc, #360]	@ (8000d18 <ad7606_spi_data_read+0x230>)
 8000bae:	f001 fad3 	bl	8002158 <no_os_crc16>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	81fb      	strh	r3, [r7, #14]
		icrc = ((uint16_t)dev->data[sz] << 8) |
 8000bb6:	687a      	ldr	r2, [r7, #4]
 8000bb8:	69fb      	ldr	r3, [r7, #28]
 8000bba:	4413      	add	r3, r2
 8000bbc:	33ac      	adds	r3, #172	@ 0xac
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	021b      	lsls	r3, r3, #8
 8000bc2:	b21a      	sxth	r2, r3
		       dev->data[sz+1];
 8000bc4:	69fb      	ldr	r3, [r7, #28]
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	6879      	ldr	r1, [r7, #4]
 8000bca:	440b      	add	r3, r1
 8000bcc:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000bd0:	b21b      	sxth	r3, r3
		icrc = ((uint16_t)dev->data[sz] << 8) |
 8000bd2:	4313      	orrs	r3, r2
 8000bd4:	b21b      	sxth	r3, r3
 8000bd6:	81bb      	strh	r3, [r7, #12]
		if (icrc != crc)
 8000bd8:	89ba      	ldrh	r2, [r7, #12]
 8000bda:	89fb      	ldrh	r3, [r7, #14]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d002      	beq.n	8000be6 <ad7606_spi_data_read+0xfe>
			return -EBADMSG;
 8000be0:	f06f 034c 	mvn.w	r3, #76	@ 0x4c
 8000be4:	e091      	b.n	8000d0a <ad7606_spi_data_read+0x222>
	}

	switch(bits) {
 8000be6:	7cfb      	ldrb	r3, [r7, #19]
 8000be8:	2b10      	cmp	r3, #16
 8000bea:	d01d      	beq.n	8000c28 <ad7606_spi_data_read+0x140>
 8000bec:	2b12      	cmp	r3, #18
 8000bee:	f040 8086 	bne.w	8000cfe <ad7606_spi_data_read+0x216>
	case 18:
		if (dev->config.status_header)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d008      	beq.n	8000c0e <ad7606_spi_data_read+0x126>
			ret = cpy26b32b(dev->data, sz, data);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	33ac      	adds	r3, #172	@ 0xac
 8000c00:	683a      	ldr	r2, [r7, #0]
 8000c02:	69f9      	ldr	r1, [r7, #28]
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff fe7d 	bl	8000904 <cpy26b32b>
 8000c0a:	61b8      	str	r0, [r7, #24]
 8000c0c:	e007      	b.n	8000c1e <ad7606_spi_data_read+0x136>
		else
			ret = cpy18b32b(dev->data, sz, data);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	33ac      	adds	r3, #172	@ 0xac
 8000c12:	683a      	ldr	r2, [r7, #0]
 8000c14:	69f9      	ldr	r1, [r7, #28]
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff fdd2 	bl	80007c0 <cpy18b32b>
 8000c1c:	61b8      	str	r0, [r7, #24]
		if (ret < 0)
 8000c1e:	69bb      	ldr	r3, [r7, #24]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	da70      	bge.n	8000d06 <ad7606_spi_data_read+0x21e>
			return ret;
 8000c24:	69bb      	ldr	r3, [r7, #24]
 8000c26:	e070      	b.n	8000d0a <ad7606_spi_data_read+0x222>
		break;
	case 16:
		for(i = 0; i < nchannels; i++) {
 8000c28:	2300      	movs	r3, #0
 8000c2a:	617b      	str	r3, [r7, #20]
 8000c2c:	e062      	b.n	8000cf4 <ad7606_spi_data_read+0x20c>
			if (dev->config.status_header) {
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d03a      	beq.n	8000cae <ad7606_spi_data_read+0x1c6>
				data[i] = (uint32_t)dev->data[i*3] << 16;
 8000c38:	697a      	ldr	r2, [r7, #20]
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	005b      	lsls	r3, r3, #1
 8000c3e:	4413      	add	r3, r2
 8000c40:	687a      	ldr	r2, [r7, #4]
 8000c42:	4413      	add	r3, r2
 8000c44:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000c48:	4619      	mov	r1, r3
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	683a      	ldr	r2, [r7, #0]
 8000c50:	4413      	add	r3, r2
 8000c52:	040a      	lsls	r2, r1, #16
 8000c54:	601a      	str	r2, [r3, #0]
				data[i] |= (uint32_t)dev->data[i*3+1] << 8;
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	009b      	lsls	r3, r3, #2
 8000c5a:	683a      	ldr	r2, [r7, #0]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	6819      	ldr	r1, [r3, #0]
 8000c60:	697a      	ldr	r2, [r7, #20]
 8000c62:	4613      	mov	r3, r2
 8000c64:	005b      	lsls	r3, r3, #1
 8000c66:	4413      	add	r3, r2
 8000c68:	3301      	adds	r3, #1
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000c72:	021a      	lsls	r2, r3, #8
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	6838      	ldr	r0, [r7, #0]
 8000c7a:	4403      	add	r3, r0
 8000c7c:	430a      	orrs	r2, r1
 8000c7e:	601a      	str	r2, [r3, #0]
				data[i] |= (uint32_t)dev->data[i*3+2];
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	683a      	ldr	r2, [r7, #0]
 8000c86:	4413      	add	r3, r2
 8000c88:	6819      	ldr	r1, [r3, #0]
 8000c8a:	697a      	ldr	r2, [r7, #20]
 8000c8c:	4613      	mov	r3, r2
 8000c8e:	005b      	lsls	r3, r3, #1
 8000c90:	4413      	add	r3, r2
 8000c92:	3302      	adds	r3, #2
 8000c94:	687a      	ldr	r2, [r7, #4]
 8000c96:	4413      	add	r3, r2
 8000c98:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	683a      	ldr	r2, [r7, #0]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	ea41 0200 	orr.w	r2, r1, r0
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	e01f      	b.n	8000cee <ad7606_spi_data_read+0x206>
			} else {
				data[i] = (uint32_t)dev->data[i*2] << 8;
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	005b      	lsls	r3, r3, #1
 8000cb2:	687a      	ldr	r2, [r7, #4]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000cba:	4619      	mov	r1, r3
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	683a      	ldr	r2, [r7, #0]
 8000cc2:	4413      	add	r3, r2
 8000cc4:	020a      	lsls	r2, r1, #8
 8000cc6:	601a      	str	r2, [r3, #0]
				data[i] |= (uint32_t)dev->data[i*2+1];
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	009b      	lsls	r3, r3, #2
 8000ccc:	683a      	ldr	r2, [r7, #0]
 8000cce:	4413      	add	r3, r2
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	005b      	lsls	r3, r3, #1
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	6879      	ldr	r1, [r7, #4]
 8000cda:	440b      	add	r3, r1
 8000cdc:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	009b      	lsls	r3, r3, #2
 8000ce6:	6839      	ldr	r1, [r7, #0]
 8000ce8:	440b      	add	r3, r1
 8000cea:	4302      	orrs	r2, r0
 8000cec:	601a      	str	r2, [r3, #0]
		for(i = 0; i < nchannels; i++) {
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	7c7b      	ldrb	r3, [r7, #17]
 8000cf6:	697a      	ldr	r2, [r7, #20]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	db98      	blt.n	8000c2e <ad7606_spi_data_read+0x146>
			}
		}
		break;
 8000cfc:	e004      	b.n	8000d08 <ad7606_spi_data_read+0x220>
	default:
		ret = -ENOTSUP;
 8000cfe:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8000d02:	61bb      	str	r3, [r7, #24]
		break;
 8000d04:	e000      	b.n	8000d08 <ad7606_spi_data_read+0x220>
		break;
 8000d06:	bf00      	nop
	};

	return ret;
 8000d08:	69bb      	ldr	r3, [r7, #24]
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3720      	adds	r7, #32
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	08005528 	.word	0x08005528
 8000d18:	20000188 	.word	0x20000188

08000d1c <ad7606_read>:
 *                  -ETIME - Timeout while waiting for the BUSY signal.
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_read(struct ad7606_dev *dev, uint32_t * data)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t busy;
	uint32_t timeout = tconv_max[AD7606_OSR_256];
 8000d26:	f44f 73a2 	mov.w	r3, #324	@ 0x144
 8000d2a:	617b      	str	r3, [r7, #20]

	ret = ad7606_convst(dev);
 8000d2c:	6878      	ldr	r0, [r7, #4]
 8000d2e:	f7ff fea9 	bl	8000a84 <ad7606_convst>
 8000d32:	6138      	str	r0, [r7, #16]
	if (ret < 0)
 8000d34:	693b      	ldr	r3, [r7, #16]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	da01      	bge.n	8000d3e <ad7606_read+0x22>
		return ret;
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	e038      	b.n	8000db0 <ad7606_read+0x94>

	if (dev->gpio_busy) {
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	68db      	ldr	r3, [r3, #12]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d022      	beq.n	8000d8c <ad7606_read+0x70>
		/* Wait for BUSY falling edge */
		while(timeout) {
 8000d46:	e016      	b.n	8000d76 <ad7606_read+0x5a>
			ret = no_os_gpio_get_value(dev->gpio_busy, &busy);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	f107 020f 	add.w	r2, r7, #15
 8000d50:	4611      	mov	r1, r2
 8000d52:	4618      	mov	r0, r3
 8000d54:	f001 fb52 	bl	80023fc <no_os_gpio_get_value>
 8000d58:	6138      	str	r0, [r7, #16]
			if (ret < 0)
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	da01      	bge.n	8000d64 <ad7606_read+0x48>
				return ret;
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	e025      	b.n	8000db0 <ad7606_read+0x94>

			if (busy == 0)
 8000d64:	7bfb      	ldrb	r3, [r7, #15]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d009      	beq.n	8000d7e <ad7606_read+0x62>
				break;

			no_os_udelay(1);
 8000d6a:	2001      	movs	r0, #1
 8000d6c:	f001 fd02 	bl	8002774 <no_os_udelay>
			timeout--;
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	3b01      	subs	r3, #1
 8000d74:	617b      	str	r3, [r7, #20]
		while(timeout) {
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d1e5      	bne.n	8000d48 <ad7606_read+0x2c>
 8000d7c:	e000      	b.n	8000d80 <ad7606_read+0x64>
				break;
 8000d7e:	bf00      	nop
		}

		if (timeout == 0)
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d10f      	bne.n	8000da6 <ad7606_read+0x8a>
			return -ETIME;
 8000d86:	f06f 033d 	mvn.w	r3, #61	@ 0x3d
 8000d8a:	e011      	b.n	8000db0 <ad7606_read+0x94>
	} else {
		/* wait CONV time */
		no_os_udelay(tconv_max[dev->oversampling.os_ratio]);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8000d92:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4b07      	ldr	r3, [pc, #28]	@ (8000db8 <ad7606_read+0x9c>)
 8000d9c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f001 fce7 	bl	8002774 <no_os_udelay>
	}

	return ad7606_spi_data_read(dev, data);
 8000da6:	6839      	ldr	r1, [r7, #0]
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f7ff fe9d 	bl	8000ae8 <ad7606_spi_data_read>
 8000dae:	4603      	mov	r3, r0
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	3718      	adds	r7, #24
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	08005600 	.word	0x08005600

08000dbc <ad7606_reset_settings>:

/* Internal function to reset device settings to default state after chip reset. */
static inline void ad7606_reset_settings(struct ad7606_dev *dev)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
	int i;
	const struct ad7606_range *rt = dev->sw_mode ?
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d00c      	beq.n	8000de8 <ad7606_reset_settings+0x2c>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4a5c      	ldr	r2, [pc, #368]	@ (8000f48 <ad7606_reset_settings+0x18c>)
 8000dd8:	460b      	mov	r3, r1
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	440b      	add	r3, r1
 8000dde:	00db      	lsls	r3, r3, #3
 8000de0:	4413      	add	r3, r2
 8000de2:	3310      	adds	r3, #16
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	e00b      	b.n	8000e00 <ad7606_reset_settings+0x44>
						ad7606_chip_info_tbl[dev->device_id].hw_range_table;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000dee:	4619      	mov	r1, r3
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8000df0:	4a55      	ldr	r2, [pc, #340]	@ (8000f48 <ad7606_reset_settings+0x18c>)
 8000df2:	460b      	mov	r3, r1
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	440b      	add	r3, r1
 8000df8:	00db      	lsls	r3, r3, #3
 8000dfa:	4413      	add	r3, r2
 8000dfc:	3308      	adds	r3, #8
 8000dfe:	681b      	ldr	r3, [r3, #0]
	const struct ad7606_range *rt = dev->sw_mode ?
 8000e00:	60bb      	str	r3, [r7, #8]

	for(i = 0; i < dev->num_channels; i++) {
 8000e02:	2300      	movs	r3, #0
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	e037      	b.n	8000e78 <ad7606_reset_settings+0xbc>
		if (dev->sw_mode)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d010      	beq.n	8000e34 <ad7606_reset_settings+0x78>
			dev->range_ch[i] = rt[3];
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8000e18:	6879      	ldr	r1, [r7, #4]
 8000e1a:	68fa      	ldr	r2, [r7, #12]
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	4413      	add	r3, r2
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	440b      	add	r3, r1
 8000e26:	3348      	adds	r3, #72	@ 0x48
 8000e28:	3304      	adds	r3, #4
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e2e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000e32:	e00c      	b.n	8000e4e <ad7606_reset_settings+0x92>
		else
			dev->range_ch[i] = rt[0];
 8000e34:	6879      	ldr	r1, [r7, #4]
 8000e36:	68fa      	ldr	r2, [r7, #12]
 8000e38:	4613      	mov	r3, r2
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	4413      	add	r3, r2
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	440b      	add	r3, r1
 8000e42:	3348      	adds	r3, #72	@ 0x48
 8000e44:	68ba      	ldr	r2, [r7, #8]
 8000e46:	3304      	adds	r3, #4
 8000e48:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e4a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

		dev->offset_ch[i] = 0;
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	4413      	add	r3, r2
 8000e54:	3333      	adds	r3, #51	@ 0x33
 8000e56:	2200      	movs	r2, #0
 8000e58:	701a      	strb	r2, [r3, #0]
		dev->phase_ch[i] = 0;
 8000e5a:	687a      	ldr	r2, [r7, #4]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	4413      	add	r3, r2
 8000e60:	333b      	adds	r3, #59	@ 0x3b
 8000e62:	2200      	movs	r2, #0
 8000e64:	701a      	strb	r2, [r3, #0]
		dev->gain_ch[i] = 0;
 8000e66:	687a      	ldr	r2, [r7, #4]
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	3343      	adds	r3, #67	@ 0x43
 8000e6e:	2200      	movs	r2, #0
 8000e70:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < dev->num_channels; i++) {
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	3301      	adds	r3, #1
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8000e7e:	461a      	mov	r2, r3
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	4293      	cmp	r3, r2
 8000e84:	dbc0      	blt.n	8000e08 <ad7606_reset_settings+0x4c>
	}

	dev->oversampling.os_ratio = AD7606_OSR_1;
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 8000e8c:	f36f 1307 	bfc	r3, #4, #4
 8000e90:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
	dev->oversampling.os_pad = 0;
 8000e94:	687a      	ldr	r2, [r7, #4]
 8000e96:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 8000e9a:	f36f 0303 	bfc	r3, #0, #4
 8000e9e:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
	dev->config.op_mode = AD7606_NORMAL;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
	dev->config.dout_format = AD7606_2_DOUT;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	2201      	movs	r2, #1
 8000eae:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	dev->config.ext_os_clock = false;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	dev->config.status_header = false;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	dev->digital_diag_enable.rom_crc_err_en = true;
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000ec8:	f043 0301 	orr.w	r3, r3, #1
 8000ecc:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.mm_crc_err_en = false;
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000ed6:	f36f 0341 	bfc	r3, #1, #1
 8000eda:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.int_crc_err_en = false;
 8000ede:	687a      	ldr	r2, [r7, #4]
 8000ee0:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000ee4:	f36f 0382 	bfc	r3, #2, #1
 8000ee8:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.spi_write_err_en = false;
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000ef2:	f36f 03c3 	bfc	r3, #3, #1
 8000ef6:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.spi_read_err_en = false;
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f00:	f36f 1304 	bfc	r3, #4, #1
 8000f04:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.busy_stuck_high_err_en = false;
 8000f08:	687a      	ldr	r2, [r7, #4]
 8000f0a:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f0e:	f36f 1345 	bfc	r3, #5, #1
 8000f12:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.clk_fs_os_counter_en = false;
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f1c:	f36f 1386 	bfc	r3, #6, #1
 8000f20:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->digital_diag_enable.interface_check_en = false;
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	f892 3031 	ldrb.w	r3, [r2, #49]	@ 0x31
 8000f2a:	f36f 13c7 	bfc	r3, #7, #1
 8000f2e:	f882 3031 	strb.w	r3, [r2, #49]	@ 0x31
	dev->reg_mode = false;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2200      	movs	r2, #0
 8000f36:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
}
 8000f3a:	bf00      	nop
 8000f3c:	3714      	adds	r7, #20
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	08005528 	.word	0x08005528

08000f4c <ad7606_reset>:
 * @return ret - return code.
 *         Example: -EIO - Reset GPIO not available.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_reset(struct ad7606_dev *dev)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	int32_t ret;

	ret = no_os_gpio_set_value(dev->gpio_reset, 1);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	2101      	movs	r1, #1
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fa28 	bl	80023b0 <no_os_gpio_set_value>
 8000f60:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	da01      	bge.n	8000f6c <ad7606_reset+0x20>
		return ret;
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	e012      	b.n	8000f92 <ad7606_reset+0x46>

	no_os_udelay(3);
 8000f6c:	2003      	movs	r0, #3
 8000f6e:	f001 fc01 	bl	8002774 <no_os_udelay>

	ret = no_os_gpio_set_value(dev->gpio_reset, 0);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	2100      	movs	r1, #0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f001 fa19 	bl	80023b0 <no_os_gpio_set_value>
 8000f7e:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	da01      	bge.n	8000f8a <ad7606_reset+0x3e>
		return ret;
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	e003      	b.n	8000f92 <ad7606_reset+0x46>

	ad7606_reset_settings(dev);
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f7ff ff16 	bl	8000dbc <ad7606_reset_settings>

	return ret;
 8000f90:	68fb      	ldr	r3, [r7, #12]
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
	...

08000f9c <ad7606_request_gpios>:

/* Internal function that initializes GPIOs. */
static int32_t ad7606_request_gpios(struct ad7606_dev *dev,
				    struct ad7606_init_param *init_param)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
	int32_t ret;

	ret = no_os_gpio_get_optional(&dev->gpio_reset, init_param->gpio_reset);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	1d1a      	adds	r2, r3, #4
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	6a1b      	ldr	r3, [r3, #32]
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4610      	mov	r0, r2
 8000fb2:	f001 f95c 	bl	800226e <no_os_gpio_get_optional>
 8000fb6:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	da01      	bge.n	8000fc2 <ad7606_request_gpios+0x26>
		return ret;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	e11a      	b.n	80011f8 <ad7606_request_gpios+0x25c>

	if (dev->gpio_reset) {
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d00b      	beq.n	8000fe2 <ad7606_request_gpios+0x46>
		ret = no_os_gpio_direction_output(dev->gpio_reset, NO_OS_GPIO_LOW);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f001 f9c7 	bl	8002364 <no_os_gpio_direction_output>
 8000fd6:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	da01      	bge.n	8000fe2 <ad7606_request_gpios+0x46>
			return ret;
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	e10a      	b.n	80011f8 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_convst, init_param->gpio_convst);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	f103 0208 	add.w	r2, r3, #8
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fec:	4619      	mov	r1, r3
 8000fee:	4610      	mov	r0, r2
 8000ff0:	f001 f93d 	bl	800226e <no_os_gpio_get_optional>
 8000ff4:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	da01      	bge.n	8001000 <ad7606_request_gpios+0x64>
		return ret;
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	e0fb      	b.n	80011f8 <ad7606_request_gpios+0x25c>

	if (dev->gpio_convst) {
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d00b      	beq.n	8001020 <ad7606_request_gpios+0x84>
		ret = no_os_gpio_direction_output(dev->gpio_convst, NO_OS_GPIO_LOW);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	689b      	ldr	r3, [r3, #8]
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f001 f9a8 	bl	8002364 <no_os_gpio_direction_output>
 8001014:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	2b00      	cmp	r3, #0
 800101a:	da01      	bge.n	8001020 <ad7606_request_gpios+0x84>
			return ret;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	e0eb      	b.n	80011f8 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_busy, init_param->gpio_busy);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f103 020c 	add.w	r2, r3, #12
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800102a:	4619      	mov	r1, r3
 800102c:	4610      	mov	r0, r2
 800102e:	f001 f91e 	bl	800226e <no_os_gpio_get_optional>
 8001032:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	2b00      	cmp	r3, #0
 8001038:	da01      	bge.n	800103e <ad7606_request_gpios+0xa2>
		return ret;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	e0dc      	b.n	80011f8 <ad7606_request_gpios+0x25c>

	if (dev->gpio_busy) {
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	68db      	ldr	r3, [r3, #12]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00a      	beq.n	800105c <ad7606_request_gpios+0xc0>
		ret = no_os_gpio_direction_input(dev->gpio_busy);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	4618      	mov	r0, r3
 800104c:	f001 f968 	bl	8002320 <no_os_gpio_direction_input>
 8001050:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	2b00      	cmp	r3, #0
 8001056:	da01      	bge.n	800105c <ad7606_request_gpios+0xc0>
			return ret;
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	e0cd      	b.n	80011f8 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_stby_n, init_param->gpio_stby_n);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	f103 0210 	add.w	r2, r3, #16
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001066:	4619      	mov	r1, r3
 8001068:	4610      	mov	r0, r2
 800106a:	f001 f900 	bl	800226e <no_os_gpio_get_optional>
 800106e:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2b00      	cmp	r3, #0
 8001074:	da01      	bge.n	800107a <ad7606_request_gpios+0xde>
		return ret;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	e0be      	b.n	80011f8 <ad7606_request_gpios+0x25c>

	if (dev->gpio_stby_n) {
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	691b      	ldr	r3, [r3, #16]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d00b      	beq.n	800109a <ad7606_request_gpios+0xfe>
		ret = no_os_gpio_direction_output(dev->gpio_stby_n, NO_OS_GPIO_HIGH);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	691b      	ldr	r3, [r3, #16]
 8001086:	2101      	movs	r1, #1
 8001088:	4618      	mov	r0, r3
 800108a:	f001 f96b 	bl	8002364 <no_os_gpio_direction_output>
 800108e:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	2b00      	cmp	r3, #0
 8001094:	da01      	bge.n	800109a <ad7606_request_gpios+0xfe>
			return ret;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	e0ae      	b.n	80011f8 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_range, init_param->gpio_range);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	f103 0214 	add.w	r2, r3, #20
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a4:	4619      	mov	r1, r3
 80010a6:	4610      	mov	r0, r2
 80010a8:	f001 f8e1 	bl	800226e <no_os_gpio_get_optional>
 80010ac:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	da01      	bge.n	80010b8 <ad7606_request_gpios+0x11c>
		return ret;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	e09f      	b.n	80011f8 <ad7606_request_gpios+0x25c>

	if (dev->gpio_range) {
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d00b      	beq.n	80010d8 <ad7606_request_gpios+0x13c>
		ret = no_os_gpio_direction_output(dev->gpio_range, NO_OS_GPIO_LOW);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	695b      	ldr	r3, [r3, #20]
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f001 f94c 	bl	8002364 <no_os_gpio_direction_output>
 80010cc:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	da01      	bge.n	80010d8 <ad7606_request_gpios+0x13c>
			return ret;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	e08f      	b.n	80011f8 <ad7606_request_gpios+0x25c>
	}

	if (!ad7606_chip_info_tbl[dev->device_id].has_oversampling)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80010de:	4619      	mov	r1, r3
 80010e0:	4a47      	ldr	r2, [pc, #284]	@ (8001200 <ad7606_request_gpios+0x264>)
 80010e2:	460b      	mov	r3, r1
 80010e4:	005b      	lsls	r3, r3, #1
 80010e6:	440b      	add	r3, r1
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	4413      	add	r3, r2
 80010ec:	3303      	adds	r3, #3
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	f083 0301 	eor.w	r3, r3, #1
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <ad7606_request_gpios+0x162>
		return ret;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	e07c      	b.n	80011f8 <ad7606_request_gpios+0x25c>

	ret = no_os_gpio_get_optional(&dev->gpio_os0, init_param->gpio_os0);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f103 0218 	add.w	r2, r3, #24
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001108:	4619      	mov	r1, r3
 800110a:	4610      	mov	r0, r2
 800110c:	f001 f8af 	bl	800226e <no_os_gpio_get_optional>
 8001110:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	2b00      	cmp	r3, #0
 8001116:	da01      	bge.n	800111c <ad7606_request_gpios+0x180>
		return ret;
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	e06d      	b.n	80011f8 <ad7606_request_gpios+0x25c>

	if (dev->gpio_os0) {
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d00b      	beq.n	800113c <ad7606_request_gpios+0x1a0>
		ret = no_os_gpio_direction_output(dev->gpio_os0, NO_OS_GPIO_LOW);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	699b      	ldr	r3, [r3, #24]
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f001 f91a 	bl	8002364 <no_os_gpio_direction_output>
 8001130:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	2b00      	cmp	r3, #0
 8001136:	da01      	bge.n	800113c <ad7606_request_gpios+0x1a0>
			return ret;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	e05d      	b.n	80011f8 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_os1, init_param->gpio_os1);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f103 021c 	add.w	r2, r3, #28
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001146:	4619      	mov	r1, r3
 8001148:	4610      	mov	r0, r2
 800114a:	f001 f890 	bl	800226e <no_os_gpio_get_optional>
 800114e:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	2b00      	cmp	r3, #0
 8001154:	da01      	bge.n	800115a <ad7606_request_gpios+0x1be>
		return ret;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	e04e      	b.n	80011f8 <ad7606_request_gpios+0x25c>

	if (dev->gpio_os1) {
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d00b      	beq.n	800117a <ad7606_request_gpios+0x1de>
		ret = no_os_gpio_direction_output(dev->gpio_os1, NO_OS_GPIO_LOW);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	69db      	ldr	r3, [r3, #28]
 8001166:	2100      	movs	r1, #0
 8001168:	4618      	mov	r0, r3
 800116a:	f001 f8fb 	bl	8002364 <no_os_gpio_direction_output>
 800116e:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	2b00      	cmp	r3, #0
 8001174:	da01      	bge.n	800117a <ad7606_request_gpios+0x1de>
			return ret;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	e03e      	b.n	80011f8 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_os2, init_param->gpio_os2);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	f103 0220 	add.w	r2, r3, #32
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001184:	4619      	mov	r1, r3
 8001186:	4610      	mov	r0, r2
 8001188:	f001 f871 	bl	800226e <no_os_gpio_get_optional>
 800118c:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	2b00      	cmp	r3, #0
 8001192:	da01      	bge.n	8001198 <ad7606_request_gpios+0x1fc>
		return ret;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	e02f      	b.n	80011f8 <ad7606_request_gpios+0x25c>

	if (dev->gpio_os2) {
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6a1b      	ldr	r3, [r3, #32]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d00b      	beq.n	80011b8 <ad7606_request_gpios+0x21c>
		ret = no_os_gpio_direction_output(dev->gpio_os2, NO_OS_GPIO_LOW);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6a1b      	ldr	r3, [r3, #32]
 80011a4:	2100      	movs	r1, #0
 80011a6:	4618      	mov	r0, r3
 80011a8:	f001 f8dc 	bl	8002364 <no_os_gpio_direction_output>
 80011ac:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	da01      	bge.n	80011b8 <ad7606_request_gpios+0x21c>
			return ret;
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	e01f      	b.n	80011f8 <ad7606_request_gpios+0x25c>
	}

	ret = no_os_gpio_get_optional(&dev->gpio_par_ser, init_param->gpio_par_ser);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011c2:	4619      	mov	r1, r3
 80011c4:	4610      	mov	r0, r2
 80011c6:	f001 f852 	bl	800226e <no_os_gpio_get_optional>
 80011ca:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	da01      	bge.n	80011d6 <ad7606_request_gpios+0x23a>
		return ret;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	e010      	b.n	80011f8 <ad7606_request_gpios+0x25c>

	if (dev->gpio_par_ser) {
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d00b      	beq.n	80011f6 <ad7606_request_gpios+0x25a>
		/* Driver currently supports only serial interface, therefore,
		 * if available, pull the GPIO HIGH. */
		ret = no_os_gpio_direction_output(dev->gpio_par_ser, NO_OS_GPIO_HIGH);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011e2:	2101      	movs	r1, #1
 80011e4:	4618      	mov	r0, r3
 80011e6:	f001 f8bd 	bl	8002364 <no_os_gpio_direction_output>
 80011ea:	60f8      	str	r0, [r7, #12]
		if (ret < 0)
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	da01      	bge.n	80011f6 <ad7606_request_gpios+0x25a>
			return ret;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	e000      	b.n	80011f8 <ad7606_request_gpios+0x25c>
	}

	return ret;
 80011f6:	68fb      	ldr	r3, [r7, #12]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3710      	adds	r7, #16
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	08005528 	.word	0x08005528

08001204 <ad7606_set_oversampling>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_oversampling(struct ad7606_dev *dev,
				struct ad7606_oversampling oversampling)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	7039      	strb	r1, [r7, #0]
	int32_t ret;
	uint8_t val;

	if (dev->sw_mode) {
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001214:	2b00      	cmp	r3, #0
 8001216:	d036      	beq.n	8001286 <ad7606_set_oversampling+0x82>
		val = no_os_field_prep(AD7606_OS_RATIO_MSK, oversampling.os_ratio);
 8001218:	f04f 33ff 	mov.w	r3, #4294967295
 800121c:	613b      	str	r3, [r7, #16]
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	071b      	lsls	r3, r3, #28
 8001222:	613b      	str	r3, [r7, #16]
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	0f1b      	lsrs	r3, r3, #28
 8001228:	613b      	str	r3, [r7, #16]
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	783b      	ldrb	r3, [r7, #0]
 800122e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001232:	b2db      	uxtb	r3, r3
 8001234:	4619      	mov	r1, r3
 8001236:	4610      	mov	r0, r2
 8001238:	f001 fa76 	bl	8002728 <no_os_field_prep>
 800123c:	4603      	mov	r3, r0
 800123e:	73fb      	strb	r3, [r7, #15]
		val |= no_os_field_prep(AD7606_OS_PAD_MSK, oversampling.os_pad);
 8001240:	f04f 33ff 	mov.w	r3, #4294967295
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	071b      	lsls	r3, r3, #28
 800124a:	60bb      	str	r3, [r7, #8]
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	0e1b      	lsrs	r3, r3, #24
 8001250:	60bb      	str	r3, [r7, #8]
 8001252:	68ba      	ldr	r2, [r7, #8]
 8001254:	783b      	ldrb	r3, [r7, #0]
 8001256:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800125a:	b2db      	uxtb	r3, r3
 800125c:	4619      	mov	r1, r3
 800125e:	4610      	mov	r0, r2
 8001260:	f001 fa62 	bl	8002728 <no_os_field_prep>
 8001264:	4603      	mov	r3, r0
 8001266:	b2da      	uxtb	r2, r3
 8001268:	7bfb      	ldrb	r3, [r7, #15]
 800126a:	4313      	orrs	r3, r2
 800126c:	73fb      	strb	r3, [r7, #15]
		ret = ad7606_spi_reg_write(dev, AD7606_REG_OVERSAMPLING, val);
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	461a      	mov	r2, r3
 8001272:	2108      	movs	r1, #8
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff fa17 	bl	80006a8 <ad7606_spi_reg_write>
 800127a:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	2b00      	cmp	r3, #0
 8001280:	da49      	bge.n	8001316 <ad7606_set_oversampling+0x112>
			return ret;
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	e04c      	b.n	8001320 <ad7606_set_oversampling+0x11c>
	} else {
		/* In hardware mode, OSR 128 and 256 are not avaialable */
		if (oversampling.os_ratio > AD7606_OSR_64)
 8001286:	783b      	ldrb	r3, [r7, #0]
 8001288:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800128c:	b2db      	uxtb	r3, r3
 800128e:	2b06      	cmp	r3, #6
 8001290:	d904      	bls.n	800129c <ad7606_set_oversampling+0x98>
			oversampling.os_ratio = AD7606_OSR_64;
 8001292:	783b      	ldrb	r3, [r7, #0]
 8001294:	2206      	movs	r2, #6
 8001296:	f362 1307 	bfi	r3, r2, #4, #4
 800129a:	703b      	strb	r3, [r7, #0]

		ret = no_os_gpio_set_value(dev->gpio_os0,
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	699a      	ldr	r2, [r3, #24]
					   ((oversampling.os_ratio & 0x01) >> 0));
 80012a0:	783b      	ldrb	r3, [r7, #0]
 80012a2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80012a6:	b2db      	uxtb	r3, r3
		ret = no_os_gpio_set_value(dev->gpio_os0,
 80012a8:	f003 0301 	and.w	r3, r3, #1
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	4619      	mov	r1, r3
 80012b0:	4610      	mov	r0, r2
 80012b2:	f001 f87d 	bl	80023b0 <no_os_gpio_set_value>
 80012b6:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	da01      	bge.n	80012c2 <ad7606_set_oversampling+0xbe>
			return ret;
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	e02e      	b.n	8001320 <ad7606_set_oversampling+0x11c>

		ret = no_os_gpio_set_value(dev->gpio_os1,
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	69da      	ldr	r2, [r3, #28]
					   ((oversampling.os_ratio & 0x02) >> 1));
 80012c6:	783b      	ldrb	r3, [r7, #0]
 80012c8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	105b      	asrs	r3, r3, #1
 80012d0:	b2db      	uxtb	r3, r3
		ret = no_os_gpio_set_value(dev->gpio_os1,
 80012d2:	f003 0301 	and.w	r3, r3, #1
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	4619      	mov	r1, r3
 80012da:	4610      	mov	r0, r2
 80012dc:	f001 f868 	bl	80023b0 <no_os_gpio_set_value>
 80012e0:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	da01      	bge.n	80012ec <ad7606_set_oversampling+0xe8>
			return ret;
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	e019      	b.n	8001320 <ad7606_set_oversampling+0x11c>

		ret = no_os_gpio_set_value(dev->gpio_os2,
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6a1a      	ldr	r2, [r3, #32]
					   ((oversampling.os_ratio & 0x04) >> 2));
 80012f0:	783b      	ldrb	r3, [r7, #0]
 80012f2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	109b      	asrs	r3, r3, #2
 80012fa:	b2db      	uxtb	r3, r3
		ret = no_os_gpio_set_value(dev->gpio_os2,
 80012fc:	f003 0301 	and.w	r3, r3, #1
 8001300:	b2db      	uxtb	r3, r3
 8001302:	4619      	mov	r1, r3
 8001304:	4610      	mov	r0, r2
 8001306:	f001 f853 	bl	80023b0 <no_os_gpio_set_value>
 800130a:	6178      	str	r0, [r7, #20]
		if (ret < 0)
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	2b00      	cmp	r3, #0
 8001310:	da01      	bge.n	8001316 <ad7606_set_oversampling+0x112>
			return ret;
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	e004      	b.n	8001320 <ad7606_set_oversampling+0x11c>
	}

	dev->oversampling = oversampling;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	783a      	ldrb	r2, [r7, #0]
 800131a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

	return 0;
 800131e:	2300      	movs	r3, #0
}
 8001320:	4618      	mov	r0, r3
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <ad7606_find_range>:

/* Internal function to find the index of a given operation range in the
 * operation range table specific to a device. */
static int8_t ad7606_find_range(struct ad7606_dev *dev,
				struct ad7606_range range)
{
 8001328:	b480      	push	{r7}
 800132a:	b089      	sub	sp, #36	@ 0x24
 800132c:	af00      	add	r7, sp, #0
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	4638      	mov	r0, r7
 8001332:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	uint8_t i;
	int8_t v = -1;
 8001336:	23ff      	movs	r3, #255	@ 0xff
 8001338:	77bb      	strb	r3, [r7, #30]
	const struct ad7606_range *rt = dev->sw_mode ?
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8001340:	2b00      	cmp	r3, #0
 8001342:	d00c      	beq.n	800135e <ad7606_find_range+0x36>
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800134a:	4619      	mov	r1, r3
 800134c:	4a39      	ldr	r2, [pc, #228]	@ (8001434 <ad7606_find_range+0x10c>)
 800134e:	460b      	mov	r3, r1
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	440b      	add	r3, r1
 8001354:	00db      	lsls	r3, r3, #3
 8001356:	4413      	add	r3, r2
 8001358:	3310      	adds	r3, #16
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	e00b      	b.n	8001376 <ad7606_find_range+0x4e>
						ad7606_chip_info_tbl[dev->device_id].hw_range_table;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001364:	4619      	mov	r1, r3
						ad7606_chip_info_tbl[dev->device_id].sw_range_table:
 8001366:	4a33      	ldr	r2, [pc, #204]	@ (8001434 <ad7606_find_range+0x10c>)
 8001368:	460b      	mov	r3, r1
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	440b      	add	r3, r1
 800136e:	00db      	lsls	r3, r3, #3
 8001370:	4413      	add	r3, r2
 8001372:	3308      	adds	r3, #8
 8001374:	681b      	ldr	r3, [r3, #0]
	const struct ad7606_range *rt = dev->sw_mode ?
 8001376:	61bb      	str	r3, [r7, #24]

	uint32_t rtsz = dev->sw_mode ?
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
			ad7606_chip_info_tbl[dev->device_id].sw_range_table_sz:
 800137e:	2b00      	cmp	r3, #0
 8001380:	d00c      	beq.n	800139c <ad7606_find_range+0x74>
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001388:	4619      	mov	r1, r3
 800138a:	4a2a      	ldr	r2, [pc, #168]	@ (8001434 <ad7606_find_range+0x10c>)
 800138c:	460b      	mov	r3, r1
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	440b      	add	r3, r1
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	4413      	add	r3, r2
 8001396:	3314      	adds	r3, #20
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	e00b      	b.n	80013b4 <ad7606_find_range+0x8c>
			ad7606_chip_info_tbl[dev->device_id].hw_range_table_sz;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80013a2:	4619      	mov	r1, r3
			ad7606_chip_info_tbl[dev->device_id].sw_range_table_sz:
 80013a4:	4a23      	ldr	r2, [pc, #140]	@ (8001434 <ad7606_find_range+0x10c>)
 80013a6:	460b      	mov	r3, r1
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	440b      	add	r3, r1
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	4413      	add	r3, r2
 80013b0:	330c      	adds	r3, #12
 80013b2:	681b      	ldr	r3, [r3, #0]
	uint32_t rtsz = dev->sw_mode ?
 80013b4:	617b      	str	r3, [r7, #20]

	for (i = 0; i < rtsz; i++) {
 80013b6:	2300      	movs	r3, #0
 80013b8:	77fb      	strb	r3, [r7, #31]
 80013ba:	e02e      	b.n	800141a <ad7606_find_range+0xf2>
		if (range.min != rt[i].min)
 80013bc:	6839      	ldr	r1, [r7, #0]
 80013be:	7ffa      	ldrb	r2, [r7, #31]
 80013c0:	4613      	mov	r3, r2
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	4413      	add	r3, r2
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	461a      	mov	r2, r3
 80013ca:	69bb      	ldr	r3, [r7, #24]
 80013cc:	4413      	add	r3, r2
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4299      	cmp	r1, r3
 80013d2:	d11a      	bne.n	800140a <ad7606_find_range+0xe2>
			continue;
		if (range.max != rt[i].max)
 80013d4:	6879      	ldr	r1, [r7, #4]
 80013d6:	7ffa      	ldrb	r2, [r7, #31]
 80013d8:	4613      	mov	r3, r2
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	4413      	add	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	461a      	mov	r2, r3
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	4413      	add	r3, r2
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	4299      	cmp	r1, r3
 80013ea:	d110      	bne.n	800140e <ad7606_find_range+0xe6>
			continue;
		if (range.differential != rt[i].differential)
 80013ec:	7a39      	ldrb	r1, [r7, #8]
 80013ee:	7ffa      	ldrb	r2, [r7, #31]
 80013f0:	4613      	mov	r3, r2
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	4413      	add	r3, r2
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	461a      	mov	r2, r3
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	4413      	add	r3, r2
 80013fe:	7a1b      	ldrb	r3, [r3, #8]
 8001400:	4299      	cmp	r1, r3
 8001402:	d106      	bne.n	8001412 <ad7606_find_range+0xea>
			continue;
		v = i;
 8001404:	7ffb      	ldrb	r3, [r7, #31]
 8001406:	77bb      	strb	r3, [r7, #30]
		break;
 8001408:	e00b      	b.n	8001422 <ad7606_find_range+0xfa>
			continue;
 800140a:	bf00      	nop
 800140c:	e002      	b.n	8001414 <ad7606_find_range+0xec>
			continue;
 800140e:	bf00      	nop
 8001410:	e000      	b.n	8001414 <ad7606_find_range+0xec>
			continue;
 8001412:	bf00      	nop
	for (i = 0; i < rtsz; i++) {
 8001414:	7ffb      	ldrb	r3, [r7, #31]
 8001416:	3301      	adds	r3, #1
 8001418:	77fb      	strb	r3, [r7, #31]
 800141a:	7ffb      	ldrb	r3, [r7, #31]
 800141c:	697a      	ldr	r2, [r7, #20]
 800141e:	429a      	cmp	r2, r3
 8001420:	d8cc      	bhi.n	80013bc <ad7606_find_range+0x94>
	}

	return v;
 8001422:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 8001426:	4618      	mov	r0, r3
 8001428:	3724      	adds	r7, #36	@ 0x24
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	08005528 	.word	0x08005528

08001438 <ad7606_set_ch_range>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_range(struct ad7606_dev *dev, uint8_t ch,
			    struct ad7606_range range)
{
 8001438:	b082      	sub	sp, #8
 800143a:	b580      	push	{r7, lr}
 800143c:	b086      	sub	sp, #24
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
 8001442:	f107 0020 	add.w	r0, r7, #32
 8001446:	e880 000c 	stmia.w	r0, {r2, r3}
 800144a:	460b      	mov	r3, r1
 800144c:	70fb      	strb	r3, [r7, #3]
	int value;
	int32_t ret;

	if (range.min > range.max)
 800144e:	6a3a      	ldr	r2, [r7, #32]
 8001450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001452:	429a      	cmp	r2, r3
 8001454:	dd02      	ble.n	800145c <ad7606_set_ch_range+0x24>
		return -EINVAL;
 8001456:	f06f 0315 	mvn.w	r3, #21
 800145a:	e066      	b.n	800152a <ad7606_set_ch_range+0xf2>

	if (ch >= dev->num_channels)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001462:	78fa      	ldrb	r2, [r7, #3]
 8001464:	429a      	cmp	r2, r3
 8001466:	d302      	bcc.n	800146e <ad7606_set_ch_range+0x36>
		return -EINVAL;
 8001468:	f06f 0315 	mvn.w	r3, #21
 800146c:	e05d      	b.n	800152a <ad7606_set_ch_range+0xf2>

	value = ad7606_find_range(dev, range);
 800146e:	f107 0320 	add.w	r3, r7, #32
 8001472:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f7ff ff57 	bl	8001328 <ad7606_find_range>
 800147a:	4603      	mov	r3, r0
 800147c:	613b      	str	r3, [r7, #16]
	if (value < 0)
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	2b00      	cmp	r3, #0
 8001482:	da02      	bge.n	800148a <ad7606_set_ch_range+0x52>
		return -EINVAL;
 8001484:	f06f 0315 	mvn.w	r3, #21
 8001488:	e04f      	b.n	800152a <ad7606_set_ch_range+0xf2>

	if (dev->sw_mode)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001490:	2b00      	cmp	r3, #0
 8001492:	d02d      	beq.n	80014f0 <ad7606_set_ch_range+0xb8>
		ret = ad7606_spi_write_mask(dev, AD7606_REG_RANGE_CH_ADDR(ch),
 8001494:	78fb      	ldrb	r3, [r7, #3]
 8001496:	085b      	lsrs	r3, r3, #1
 8001498:	b2db      	uxtb	r3, r3
 800149a:	3303      	adds	r3, #3
 800149c:	4618      	mov	r0, r3
					    AD7606_RANGE_CH_MSK(ch),
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	071b      	lsls	r3, r3, #28
 80014a8:	60fb      	str	r3, [r7, #12]
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	0f1b      	lsrs	r3, r3, #28
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fa      	ldr	r2, [r7, #12]
 80014b2:	78fb      	ldrb	r3, [r7, #3]
 80014b4:	f003 0301 	and.w	r3, r3, #1
 80014b8:	009b      	lsls	r3, r3, #2
		ret = ad7606_spi_write_mask(dev, AD7606_REG_RANGE_CH_ADDR(ch),
 80014ba:	fa02 f103 	lsl.w	r1, r2, r3
					    AD7606_RANGE_CH_MODE(ch, value));
 80014be:	f04f 33ff 	mov.w	r3, #4294967295
 80014c2:	60bb      	str	r3, [r7, #8]
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	071b      	lsls	r3, r3, #28
 80014c8:	60bb      	str	r3, [r7, #8]
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	0f1b      	lsrs	r3, r3, #28
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68ba      	ldr	r2, [r7, #8]
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	401a      	ands	r2, r3
 80014d6:	78fb      	ldrb	r3, [r7, #3]
 80014d8:	f003 0301 	and.w	r3, r3, #1
 80014dc:	009b      	lsls	r3, r3, #2
		ret = ad7606_spi_write_mask(dev, AD7606_REG_RANGE_CH_ADDR(ch),
 80014de:	fa02 f303 	lsl.w	r3, r2, r3
 80014e2:	460a      	mov	r2, r1
 80014e4:	4601      	mov	r1, r0
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f7ff f93a 	bl	8000760 <ad7606_spi_write_mask>
 80014ec:	6178      	str	r0, [r7, #20]
 80014ee:	e008      	b.n	8001502 <ad7606_set_ch_range+0xca>
	else
		ret = no_os_gpio_set_value(dev->gpio_range, value);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	695b      	ldr	r3, [r3, #20]
 80014f4:	693a      	ldr	r2, [r7, #16]
 80014f6:	b2d2      	uxtb	r2, r2
 80014f8:	4611      	mov	r1, r2
 80014fa:	4618      	mov	r0, r3
 80014fc:	f000 ff58 	bl	80023b0 <no_os_gpio_set_value>
 8001500:	6178      	str	r0, [r7, #20]

	if (ret)
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <ad7606_set_ch_range+0xd4>
		return ret;
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	e00e      	b.n	800152a <ad7606_set_ch_range+0xf2>

	dev->range_ch[ch] = range;
 800150c:	78fa      	ldrb	r2, [r7, #3]
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	4613      	mov	r3, r2
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	4413      	add	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	440b      	add	r3, r1
 800151a:	3348      	adds	r3, #72	@ 0x48
 800151c:	3304      	adds	r3, #4
 800151e:	f107 0220 	add.w	r2, r7, #32
 8001522:	ca07      	ldmia	r2, {r0, r1, r2}
 8001524:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	return ret;
 8001528:	697b      	ldr	r3, [r7, #20]
}
 800152a:	4618      	mov	r0, r3
 800152c:	3718      	adds	r7, #24
 800152e:	46bd      	mov	sp, r7
 8001530:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001534:	b002      	add	sp, #8
 8001536:	4770      	bx	lr

08001538 <ad7606_set_ch_offset>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_offset(struct ad7606_dev *dev, uint8_t ch,
			     int8_t offset)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	460b      	mov	r3, r1
 8001542:	70fb      	strb	r3, [r7, #3]
 8001544:	4613      	mov	r3, r2
 8001546:	70bb      	strb	r3, [r7, #2]
	int ret;
	uint8_t value = (uint8_t)(offset - 0x80);
 8001548:	78bb      	ldrb	r3, [r7, #2]
 800154a:	3b80      	subs	r3, #128	@ 0x80
 800154c:	73fb      	strb	r3, [r7, #15]

	if (ch >= dev->num_channels)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001554:	78fa      	ldrb	r2, [r7, #3]
 8001556:	429a      	cmp	r2, r3
 8001558:	d302      	bcc.n	8001560 <ad7606_set_ch_offset+0x28>
		return -EINVAL;
 800155a:	f06f 0315 	mvn.w	r3, #21
 800155e:	e01f      	b.n	80015a0 <ad7606_set_ch_offset+0x68>

	if (!dev->sw_mode)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001566:	f083 0301 	eor.w	r3, r3, #1
 800156a:	b2db      	uxtb	r3, r3
 800156c:	2b00      	cmp	r3, #0
 800156e:	d002      	beq.n	8001576 <ad7606_set_ch_offset+0x3e>
		return -ENOTSUP;
 8001570:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8001574:	e014      	b.n	80015a0 <ad7606_set_ch_offset+0x68>

	ret = ad7606_spi_reg_write(dev, AD7606_REG_OFFSET_CH(ch), value);
 8001576:	78fb      	ldrb	r3, [r7, #3]
 8001578:	3311      	adds	r3, #17
 800157a:	b2db      	uxtb	r3, r3
 800157c:	7bfa      	ldrb	r2, [r7, #15]
 800157e:	4619      	mov	r1, r3
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7ff f891 	bl	80006a8 <ad7606_spi_reg_write>
 8001586:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	2b00      	cmp	r3, #0
 800158c:	da01      	bge.n	8001592 <ad7606_set_ch_offset+0x5a>
		return ret;
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	e006      	b.n	80015a0 <ad7606_set_ch_offset+0x68>

	dev->offset_ch[ch] = offset;
 8001592:	78fb      	ldrb	r3, [r7, #3]
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	4413      	add	r3, r2
 8001598:	78ba      	ldrb	r2, [r7, #2]
 800159a:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

	return ret;
 800159e:	68bb      	ldr	r3, [r7, #8]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3710      	adds	r7, #16
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <ad7606_set_ch_phase>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_phase(struct ad7606_dev *dev, uint8_t ch,
			    uint8_t phase)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	460b      	mov	r3, r1
 80015b2:	70fb      	strb	r3, [r7, #3]
 80015b4:	4613      	mov	r3, r2
 80015b6:	70bb      	strb	r3, [r7, #2]
	int ret;

	if (ch >= dev->num_channels)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80015be:	78fa      	ldrb	r2, [r7, #3]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d302      	bcc.n	80015ca <ad7606_set_ch_phase+0x22>
		return -EINVAL;
 80015c4:	f06f 0315 	mvn.w	r3, #21
 80015c8:	e01f      	b.n	800160a <ad7606_set_ch_phase+0x62>

	if (!dev->sw_mode)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80015d0:	f083 0301 	eor.w	r3, r3, #1
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d002      	beq.n	80015e0 <ad7606_set_ch_phase+0x38>
		return -ENOTSUP;
 80015da:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 80015de:	e014      	b.n	800160a <ad7606_set_ch_phase+0x62>

	ret = ad7606_spi_reg_write(dev, AD7606_REG_PHASE_CH(ch), phase);
 80015e0:	78fb      	ldrb	r3, [r7, #3]
 80015e2:	3319      	adds	r3, #25
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	78ba      	ldrb	r2, [r7, #2]
 80015e8:	4619      	mov	r1, r3
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff f85c 	bl	80006a8 <ad7606_spi_reg_write>
 80015f0:	60f8      	str	r0, [r7, #12]
	if (ret < 0)
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	da01      	bge.n	80015fc <ad7606_set_ch_phase+0x54>
		return ret;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	e006      	b.n	800160a <ad7606_set_ch_phase+0x62>

	dev->phase_ch[ch] = phase;
 80015fc:	78fb      	ldrb	r3, [r7, #3]
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	4413      	add	r3, r2
 8001602:	78ba      	ldrb	r2, [r7, #2]
 8001604:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

	return ret;
 8001608:	68fb      	ldr	r3, [r7, #12]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <ad7606_set_ch_gain>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_ch_gain(struct ad7606_dev *dev, uint8_t ch,
			   uint8_t gain)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b084      	sub	sp, #16
 8001616:	af00      	add	r7, sp, #0
 8001618:	6078      	str	r0, [r7, #4]
 800161a:	460b      	mov	r3, r1
 800161c:	70fb      	strb	r3, [r7, #3]
 800161e:	4613      	mov	r3, r2
 8001620:	70bb      	strb	r3, [r7, #2]
	int ret;

	if (ch >= dev->num_channels)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001628:	78fa      	ldrb	r2, [r7, #3]
 800162a:	429a      	cmp	r2, r3
 800162c:	d302      	bcc.n	8001634 <ad7606_set_ch_gain+0x22>
		return -EINVAL;
 800162e:	f06f 0315 	mvn.w	r3, #21
 8001632:	e030      	b.n	8001696 <ad7606_set_ch_gain+0x84>

	if (!dev->sw_mode)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800163a:	f083 0301 	eor.w	r3, r3, #1
 800163e:	b2db      	uxtb	r3, r3
 8001640:	2b00      	cmp	r3, #0
 8001642:	d002      	beq.n	800164a <ad7606_set_ch_gain+0x38>
		return -ENOTSUP;
 8001644:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8001648:	e025      	b.n	8001696 <ad7606_set_ch_gain+0x84>

	gain = no_os_field_get(AD7606_GAIN_MSK, gain);
 800164a:	f04f 33ff 	mov.w	r3, #4294967295
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	069b      	lsls	r3, r3, #26
 8001654:	60fb      	str	r3, [r7, #12]
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	0e9b      	lsrs	r3, r3, #26
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	78ba      	ldrb	r2, [r7, #2]
 8001660:	4611      	mov	r1, r2
 8001662:	4618      	mov	r0, r3
 8001664:	f001 f872 	bl	800274c <no_os_field_get>
 8001668:	4603      	mov	r3, r0
 800166a:	70bb      	strb	r3, [r7, #2]
	ret = ad7606_spi_reg_write(dev, AD7606_REG_GAIN_CH(ch), gain);
 800166c:	78fb      	ldrb	r3, [r7, #3]
 800166e:	3309      	adds	r3, #9
 8001670:	b2db      	uxtb	r3, r3
 8001672:	78ba      	ldrb	r2, [r7, #2]
 8001674:	4619      	mov	r1, r3
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f7ff f816 	bl	80006a8 <ad7606_spi_reg_write>
 800167c:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	2b00      	cmp	r3, #0
 8001682:	da01      	bge.n	8001688 <ad7606_set_ch_gain+0x76>
		return ret;
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	e006      	b.n	8001696 <ad7606_set_ch_gain+0x84>

	dev->gain_ch[ch] = gain;
 8001688:	78fb      	ldrb	r3, [r7, #3]
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	4413      	add	r3, r2
 800168e:	78ba      	ldrb	r2, [r7, #2]
 8001690:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	return ret;
 8001694:	68bb      	ldr	r3, [r7, #8]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <ad7606_set_config>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_config(struct ad7606_dev *dev,
			  struct ad7606_config config)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b086      	sub	sp, #24
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
 80016a6:	6039      	str	r1, [r7, #0]
	int32_t ret;
	uint8_t val = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	747b      	strb	r3, [r7, #17]
	uint8_t range_pin, stby_n_pin;

	if (dev->sw_mode) {
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d056      	beq.n	8001764 <ad7606_set_config+0xc6>

		val |= no_os_field_prep(AD7606_CONFIG_OPERATION_MODE_MSK, config.op_mode);
 80016b6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	079b      	lsls	r3, r3, #30
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	0f9b      	lsrs	r3, r3, #30
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	783a      	ldrb	r2, [r7, #0]
 80016cc:	4611      	mov	r1, r2
 80016ce:	4618      	mov	r0, r3
 80016d0:	f001 f82a 	bl	8002728 <no_os_field_prep>
 80016d4:	4603      	mov	r3, r0
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	7c7b      	ldrb	r3, [r7, #17]
 80016da:	4313      	orrs	r3, r2
 80016dc:	747b      	strb	r3, [r7, #17]
		/* This driver currently supports only normal SPI with 1 DOUT line.
		 * TODO: remove this check when implementing multi-line DOUT. */
		if ((uint8_t)config.dout_format > AD7606_1_DOUT)
 80016de:	787b      	ldrb	r3, [r7, #1]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d002      	beq.n	80016ea <ad7606_set_config+0x4c>
			return -EINVAL;
 80016e4:	f06f 0315 	mvn.w	r3, #21
 80016e8:	e078      	b.n	80017dc <ad7606_set_config+0x13e>
		if ((uint8_t)config.dout_format > (uint8_t)dev->max_dout_lines)
 80016ea:	787a      	ldrb	r2, [r7, #1]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d902      	bls.n	80016fc <ad7606_set_config+0x5e>
			return -EINVAL;
 80016f6:	f06f 0315 	mvn.w	r3, #21
 80016fa:	e06f      	b.n	80017dc <ad7606_set_config+0x13e>
		val |= no_os_field_prep(AD7606_CONFIG_DOUT_FORMAT_MSK, config.dout_format);
 80016fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001700:	60bb      	str	r3, [r7, #8]
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	079b      	lsls	r3, r3, #30
 8001706:	60bb      	str	r3, [r7, #8]
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	0edb      	lsrs	r3, r3, #27
 800170c:	60bb      	str	r3, [r7, #8]
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	787a      	ldrb	r2, [r7, #1]
 8001712:	4611      	mov	r1, r2
 8001714:	4618      	mov	r0, r3
 8001716:	f001 f807 	bl	8002728 <no_os_field_prep>
 800171a:	4603      	mov	r3, r0
 800171c:	b2da      	uxtb	r2, r3
 800171e:	7c7b      	ldrb	r3, [r7, #17]
 8001720:	4313      	orrs	r3, r2
 8001722:	747b      	strb	r3, [r7, #17]
		val |= no_os_field_prep(AD7606_CONFIG_EXT_OS_CLOCK_MSK, config.ext_os_clock);
 8001724:	78bb      	ldrb	r3, [r7, #2]
 8001726:	4619      	mov	r1, r3
 8001728:	2020      	movs	r0, #32
 800172a:	f000 fffd 	bl	8002728 <no_os_field_prep>
 800172e:	4603      	mov	r3, r0
 8001730:	b2da      	uxtb	r2, r3
 8001732:	7c7b      	ldrb	r3, [r7, #17]
 8001734:	4313      	orrs	r3, r2
 8001736:	747b      	strb	r3, [r7, #17]
		val |= no_os_field_prep(AD7606_CONFIG_STATUS_HEADER_MSK, config.status_header);
 8001738:	78fb      	ldrb	r3, [r7, #3]
 800173a:	4619      	mov	r1, r3
 800173c:	2040      	movs	r0, #64	@ 0x40
 800173e:	f000 fff3 	bl	8002728 <no_os_field_prep>
 8001742:	4603      	mov	r3, r0
 8001744:	b2da      	uxtb	r2, r3
 8001746:	7c7b      	ldrb	r3, [r7, #17]
 8001748:	4313      	orrs	r3, r2
 800174a:	747b      	strb	r3, [r7, #17]

		ret = ad7606_spi_reg_write(dev, AD7606_REG_CONFIG, val);
 800174c:	7c7b      	ldrb	r3, [r7, #17]
 800174e:	461a      	mov	r2, r3
 8001750:	2102      	movs	r1, #2
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f7fe ffa8 	bl	80006a8 <ad7606_spi_reg_write>
 8001758:	6178      	str	r0, [r7, #20]
		if (ret)
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d037      	beq.n	80017d0 <ad7606_set_config+0x132>
			return ret;
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	e03b      	b.n	80017dc <ad7606_set_config+0x13e>
	} else {
		switch(config.op_mode) {
 8001764:	783b      	ldrb	r3, [r7, #0]
 8001766:	2b03      	cmp	r3, #3
 8001768:	d010      	beq.n	800178c <ad7606_set_config+0xee>
 800176a:	2b03      	cmp	r3, #3
 800176c:	dc13      	bgt.n	8001796 <ad7606_set_config+0xf8>
 800176e:	2b00      	cmp	r3, #0
 8001770:	d002      	beq.n	8001778 <ad7606_set_config+0xda>
 8001772:	2b01      	cmp	r3, #1
 8001774:	d005      	beq.n	8001782 <ad7606_set_config+0xe4>
 8001776:	e00e      	b.n	8001796 <ad7606_set_config+0xf8>
		case AD7606_NORMAL:
			range_pin = NO_OS_GPIO_LOW;
 8001778:	2300      	movs	r3, #0
 800177a:	74fb      	strb	r3, [r7, #19]
			stby_n_pin = NO_OS_GPIO_HIGH;
 800177c:	2301      	movs	r3, #1
 800177e:	74bb      	strb	r3, [r7, #18]
			break;
 8001780:	e00c      	b.n	800179c <ad7606_set_config+0xfe>
		case AD7606_STANDBY:
			range_pin = NO_OS_GPIO_LOW;
 8001782:	2300      	movs	r3, #0
 8001784:	74fb      	strb	r3, [r7, #19]
			stby_n_pin = NO_OS_GPIO_LOW;
 8001786:	2300      	movs	r3, #0
 8001788:	74bb      	strb	r3, [r7, #18]
			break;
 800178a:	e007      	b.n	800179c <ad7606_set_config+0xfe>
		case AD7606_SHUTDOWN:
			range_pin = NO_OS_GPIO_HIGH;
 800178c:	2301      	movs	r3, #1
 800178e:	74fb      	strb	r3, [r7, #19]
			stby_n_pin = NO_OS_GPIO_LOW;
 8001790:	2300      	movs	r3, #0
 8001792:	74bb      	strb	r3, [r7, #18]
			break;
 8001794:	e002      	b.n	800179c <ad7606_set_config+0xfe>
		default:
			return -EINVAL;
 8001796:	f06f 0315 	mvn.w	r3, #21
 800179a:	e01f      	b.n	80017dc <ad7606_set_config+0x13e>
		};

		ret = no_os_gpio_set_value(dev->gpio_stby_n, stby_n_pin);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	691b      	ldr	r3, [r3, #16]
 80017a0:	7cba      	ldrb	r2, [r7, #18]
 80017a2:	4611      	mov	r1, r2
 80017a4:	4618      	mov	r0, r3
 80017a6:	f000 fe03 	bl	80023b0 <no_os_gpio_set_value>
 80017aa:	6178      	str	r0, [r7, #20]
		if (ret)
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <ad7606_set_config+0x118>
			return ret;
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	e012      	b.n	80017dc <ad7606_set_config+0x13e>

		ret = no_os_gpio_set_value(dev->gpio_range, range_pin);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	7cfa      	ldrb	r2, [r7, #19]
 80017bc:	4611      	mov	r1, r2
 80017be:	4618      	mov	r0, r3
 80017c0:	f000 fdf6 	bl	80023b0 <no_os_gpio_set_value>
 80017c4:	6178      	str	r0, [r7, #20]
		if (ret)
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <ad7606_set_config+0x132>
			return ret;
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	e005      	b.n	80017dc <ad7606_set_config+0x13e>
	}

	dev->config = config;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	332d      	adds	r3, #45	@ 0x2d
 80017d4:	463a      	mov	r2, r7
 80017d6:	6810      	ldr	r0, [r2, #0]
 80017d8:	6018      	str	r0, [r3, #0]

	return ret;
 80017da:	697b      	ldr	r3, [r7, #20]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3718      	adds	r7, #24
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <ad7606_set_digital_diag>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_set_digital_diag(struct ad7606_dev *dev,
				struct ad7606_digital_diag diag)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	7039      	strb	r1, [r7, #0]
	int32_t ret;
	uint8_t val = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	73fb      	strb	r3, [r7, #15]

	if (!dev->sw_mode)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80017f8:	f083 0301 	eor.w	r3, r3, #1
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d002      	beq.n	8001808 <ad7606_set_digital_diag+0x24>
		return -ENOTSUP;
 8001802:	f06f 0385 	mvn.w	r3, #133	@ 0x85
 8001806:	e078      	b.n	80018fa <ad7606_set_digital_diag+0x116>

	val |= no_os_field_prep(AD7606_ROM_CRC_ERR_EN_MSK, diag.rom_crc_err_en);
 8001808:	783b      	ldrb	r3, [r7, #0]
 800180a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800180e:	b2db      	uxtb	r3, r3
 8001810:	4619      	mov	r1, r3
 8001812:	2001      	movs	r0, #1
 8001814:	f000 ff88 	bl	8002728 <no_os_field_prep>
 8001818:	4603      	mov	r3, r0
 800181a:	b2da      	uxtb	r2, r3
 800181c:	7bfb      	ldrb	r3, [r7, #15]
 800181e:	4313      	orrs	r3, r2
 8001820:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_MM_CRC_ERR_EN_MSK, diag.mm_crc_err_en);
 8001822:	783b      	ldrb	r3, [r7, #0]
 8001824:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001828:	b2db      	uxtb	r3, r3
 800182a:	4619      	mov	r1, r3
 800182c:	2002      	movs	r0, #2
 800182e:	f000 ff7b 	bl	8002728 <no_os_field_prep>
 8001832:	4603      	mov	r3, r0
 8001834:	b2da      	uxtb	r2, r3
 8001836:	7bfb      	ldrb	r3, [r7, #15]
 8001838:	4313      	orrs	r3, r2
 800183a:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_INT_CRC_ERR_EN_MSK, diag.int_crc_err_en);
 800183c:	783b      	ldrb	r3, [r7, #0]
 800183e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001842:	b2db      	uxtb	r3, r3
 8001844:	4619      	mov	r1, r3
 8001846:	2004      	movs	r0, #4
 8001848:	f000 ff6e 	bl	8002728 <no_os_field_prep>
 800184c:	4603      	mov	r3, r0
 800184e:	b2da      	uxtb	r2, r3
 8001850:	7bfb      	ldrb	r3, [r7, #15]
 8001852:	4313      	orrs	r3, r2
 8001854:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_SPI_WRITE_ERR_EN_MSK, diag.spi_write_err_en);
 8001856:	783b      	ldrb	r3, [r7, #0]
 8001858:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800185c:	b2db      	uxtb	r3, r3
 800185e:	4619      	mov	r1, r3
 8001860:	2008      	movs	r0, #8
 8001862:	f000 ff61 	bl	8002728 <no_os_field_prep>
 8001866:	4603      	mov	r3, r0
 8001868:	b2da      	uxtb	r2, r3
 800186a:	7bfb      	ldrb	r3, [r7, #15]
 800186c:	4313      	orrs	r3, r2
 800186e:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_SPI_READ_ERR_EN_MSK, diag.spi_read_err_en);
 8001870:	783b      	ldrb	r3, [r7, #0]
 8001872:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001876:	b2db      	uxtb	r3, r3
 8001878:	4619      	mov	r1, r3
 800187a:	2010      	movs	r0, #16
 800187c:	f000 ff54 	bl	8002728 <no_os_field_prep>
 8001880:	4603      	mov	r3, r0
 8001882:	b2da      	uxtb	r2, r3
 8001884:	7bfb      	ldrb	r3, [r7, #15]
 8001886:	4313      	orrs	r3, r2
 8001888:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_BUSY_STUCK_HIGH_ERR_EN_MSK,
				diag.busy_stuck_high_err_en);
 800188a:	783b      	ldrb	r3, [r7, #0]
 800188c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001890:	b2db      	uxtb	r3, r3
	val |= no_os_field_prep(AD7606_BUSY_STUCK_HIGH_ERR_EN_MSK,
 8001892:	4619      	mov	r1, r3
 8001894:	2020      	movs	r0, #32
 8001896:	f000 ff47 	bl	8002728 <no_os_field_prep>
 800189a:	4603      	mov	r3, r0
 800189c:	b2da      	uxtb	r2, r3
 800189e:	7bfb      	ldrb	r3, [r7, #15]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_CLK_FS_OS_COUNTER_EN_MSK,
				diag.clk_fs_os_counter_en);
 80018a4:	783b      	ldrb	r3, [r7, #0]
 80018a6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80018aa:	b2db      	uxtb	r3, r3
	val |= no_os_field_prep(AD7606_CLK_FS_OS_COUNTER_EN_MSK,
 80018ac:	4619      	mov	r1, r3
 80018ae:	2040      	movs	r0, #64	@ 0x40
 80018b0:	f000 ff3a 	bl	8002728 <no_os_field_prep>
 80018b4:	4603      	mov	r3, r0
 80018b6:	b2da      	uxtb	r2, r3
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	73fb      	strb	r3, [r7, #15]
	val |= no_os_field_prep(AD7606_INTERFACE_CHECK_EN_MSK, diag.interface_check_en);
 80018be:	783b      	ldrb	r3, [r7, #0]
 80018c0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	4619      	mov	r1, r3
 80018c8:	2080      	movs	r0, #128	@ 0x80
 80018ca:	f000 ff2d 	bl	8002728 <no_os_field_prep>
 80018ce:	4603      	mov	r3, r0
 80018d0:	b2da      	uxtb	r2, r3
 80018d2:	7bfb      	ldrb	r3, [r7, #15]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	73fb      	strb	r3, [r7, #15]

	ret = ad7606_spi_reg_write(dev, AD7606_REG_DIGITAL_DIAG_ENABLE, val);
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	461a      	mov	r2, r3
 80018dc:	2121      	movs	r1, #33	@ 0x21
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7fe fee2 	bl	80006a8 <ad7606_spi_reg_write>
 80018e4:	60b8      	str	r0, [r7, #8]
	if (ret < 0)
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	da01      	bge.n	80018f0 <ad7606_set_digital_diag+0x10c>
		return ret;
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	e004      	b.n	80018fa <ad7606_set_digital_diag+0x116>

	dev->digital_diag_enable = diag;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	783a      	ldrb	r2, [r7, #0]
 80018f4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

	return ret;
 80018f8:	68bb      	ldr	r3, [r7, #8]
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <ad7606_init>:
 *                  -EBADMSG - CRC computation mismatch.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_init(struct ad7606_dev **device,
		    struct ad7606_init_param *init_param)
{
 8001904:	b590      	push	{r4, r7, lr}
 8001906:	b08d      	sub	sp, #52	@ 0x34
 8001908:	af02      	add	r7, sp, #8
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
	struct ad7606_dev *dev;
	uint8_t reg, id;
	int32_t i, ret;

	no_os_crc8_populate_msb(ad7606_crc8, 0x7);
 800190e:	2107      	movs	r1, #7
 8001910:	48a9      	ldr	r0, [pc, #676]	@ (8001bb8 <ad7606_init+0x2b4>)
 8001912:	f000 fc4d 	bl	80021b0 <no_os_crc8_populate_msb>
	no_os_crc16_populate_msb(ad7606_crc16, 0x755b);
 8001916:	f247 515b 	movw	r1, #30043	@ 0x755b
 800191a:	48a8      	ldr	r0, [pc, #672]	@ (8001bbc <ad7606_init+0x2b8>)
 800191c:	f000 fbdd 	bl	80020da <no_os_crc16_populate_msb>

	dev = (struct ad7606_dev *)no_os_calloc(1, sizeof(*dev));
 8001920:	21c8      	movs	r1, #200	@ 0xc8
 8001922:	2001      	movs	r0, #1
 8001924:	f000 fbc0 	bl	80020a8 <no_os_calloc>
 8001928:	61f8      	str	r0, [r7, #28]
	if (!dev)
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d102      	bne.n	8001936 <ad7606_init+0x32>
		return -ENOMEM;
 8001930:	f06f 030b 	mvn.w	r3, #11
 8001934:	e1b9      	b.n	8001caa <ad7606_init+0x3a6>

	dev->device_id = init_param->device_id;
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	dev->num_channels = ad7606_chip_info_tbl[dev->device_id].num_channels;
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001948:	4619      	mov	r1, r3
 800194a:	4a9d      	ldr	r2, [pc, #628]	@ (8001bc0 <ad7606_init+0x2bc>)
 800194c:	460b      	mov	r3, r1
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	440b      	add	r3, r1
 8001952:	00db      	lsls	r3, r3, #3
 8001954:	4413      	add	r3, r2
 8001956:	781a      	ldrb	r2, [r3, #0]
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	dev->max_dout_lines = ad7606_chip_info_tbl[dev->device_id].max_dout_lines;
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001964:	4619      	mov	r1, r3
 8001966:	4a96      	ldr	r2, [pc, #600]	@ (8001bc0 <ad7606_init+0x2bc>)
 8001968:	460b      	mov	r3, r1
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	440b      	add	r3, r1
 800196e:	00db      	lsls	r3, r3, #3
 8001970:	4413      	add	r3, r2
 8001972:	3302      	adds	r3, #2
 8001974:	781a      	ldrb	r2, [r3, #0]
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
	if (ad7606_chip_info_tbl[dev->device_id].has_registers)
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001982:	4619      	mov	r1, r3
 8001984:	4a8e      	ldr	r2, [pc, #568]	@ (8001bc0 <ad7606_init+0x2bc>)
 8001986:	460b      	mov	r3, r1
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	440b      	add	r3, r1
 800198c:	00db      	lsls	r3, r3, #3
 800198e:	4413      	add	r3, r2
 8001990:	3304      	adds	r3, #4
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d005      	beq.n	80019a4 <ad7606_init+0xa0>
		dev->sw_mode = init_param->sw_mode;
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

	ret = ad7606_request_gpios(dev, init_param);
 80019a4:	6839      	ldr	r1, [r7, #0]
 80019a6:	69f8      	ldr	r0, [r7, #28]
 80019a8:	f7ff faf8 	bl	8000f9c <ad7606_request_gpios>
 80019ac:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 80019ae:	6a3b      	ldr	r3, [r7, #32]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	f2c0 8156 	blt.w	8001c62 <ad7606_init+0x35e>
		goto error;

	if (init_param->sw_mode) {
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d020      	beq.n	8001a02 <ad7606_init+0xfe>
		ret = no_os_gpio_set_value(dev->gpio_os0, NO_OS_GPIO_HIGH);
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	2101      	movs	r1, #1
 80019c6:	4618      	mov	r0, r3
 80019c8:	f000 fcf2 	bl	80023b0 <no_os_gpio_set_value>
 80019cc:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 80019ce:	6a3b      	ldr	r3, [r7, #32]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	f2c0 8148 	blt.w	8001c66 <ad7606_init+0x362>
			goto error;

		ret = no_os_gpio_set_value(dev->gpio_os1, NO_OS_GPIO_HIGH);
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	2101      	movs	r1, #1
 80019dc:	4618      	mov	r0, r3
 80019de:	f000 fce7 	bl	80023b0 <no_os_gpio_set_value>
 80019e2:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 80019e4:	6a3b      	ldr	r3, [r7, #32]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f2c0 813f 	blt.w	8001c6a <ad7606_init+0x366>
			goto error;

		ret = no_os_gpio_set_value(dev->gpio_os2, NO_OS_GPIO_HIGH);
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	6a1b      	ldr	r3, [r3, #32]
 80019f0:	2101      	movs	r1, #1
 80019f2:	4618      	mov	r0, r3
 80019f4:	f000 fcdc 	bl	80023b0 <no_os_gpio_set_value>
 80019f8:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 80019fa:	6a3b      	ldr	r3, [r7, #32]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	f2c0 8136 	blt.w	8001c6e <ad7606_init+0x36a>
			goto error;
	}

	ret = ad7606_reset(dev);
 8001a02:	69f8      	ldr	r0, [r7, #28]
 8001a04:	f7ff faa2 	bl	8000f4c <ad7606_reset>
 8001a08:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 8001a0a:	6a3b      	ldr	r3, [r7, #32]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	f2c0 8130 	blt.w	8001c72 <ad7606_init+0x36e>
		goto error;

	/* wait DEVICE_SETUP time */
	no_os_udelay(253);
 8001a12:	20fd      	movs	r0, #253	@ 0xfd
 8001a14:	f000 feae 	bl	8002774 <no_os_udelay>

	ret = no_os_spi_init(&dev->spi_desc, &init_param->spi_init);
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	683a      	ldr	r2, [r7, #0]
 8001a1c:	4611      	mov	r1, r2
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f000 fd38 	bl	8002494 <no_os_spi_init>
 8001a24:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 8001a26:	6a3b      	ldr	r3, [r7, #32]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	f2c0 8124 	blt.w	8001c76 <ad7606_init+0x372>
		goto error;

	if (dev->sw_mode) {
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	f000 80e1 	beq.w	8001bfc <ad7606_init+0x2f8>
		ret = ad7606_spi_reg_read(dev, AD7606_REG_ID, &reg);
 8001a3a:	f107 030f 	add.w	r3, r7, #15
 8001a3e:	461a      	mov	r2, r3
 8001a40:	212f      	movs	r1, #47	@ 0x2f
 8001a42:	69f8      	ldr	r0, [r7, #28]
 8001a44:	f7fe fd94 	bl	8000570 <ad7606_spi_reg_read>
 8001a48:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001a4a:	6a3b      	ldr	r3, [r7, #32]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	f2c0 8114 	blt.w	8001c7a <ad7606_init+0x376>
			goto error;

		id = ad7606_chip_info_tbl[dev->device_id].device_id;
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4a59      	ldr	r2, [pc, #356]	@ (8001bc0 <ad7606_init+0x2bc>)
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	440b      	add	r3, r1
 8001a62:	00db      	lsls	r3, r3, #3
 8001a64:	4413      	add	r3, r2
 8001a66:	3305      	adds	r3, #5
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	76fb      	strb	r3, [r7, #27]
		if (no_os_field_get(AD7606_ID_DEVICE_ID_MSK, reg) != id) {
 8001a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a70:	617b      	str	r3, [r7, #20]
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	071b      	lsls	r3, r3, #28
 8001a76:	617b      	str	r3, [r7, #20]
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	0e1b      	lsrs	r3, r3, #24
 8001a7c:	617b      	str	r3, [r7, #20]
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	7bfa      	ldrb	r2, [r7, #15]
 8001a82:	4611      	mov	r1, r2
 8001a84:	4618      	mov	r0, r3
 8001a86:	f000 fe61 	bl	800274c <no_os_field_get>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	7efb      	ldrb	r3, [r7, #27]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d019      	beq.n	8001ac6 <ad7606_init+0x1c2>
			printf("ad7606: device id mismatch, expected 0x%.2x, got 0x%.2x\n",
 8001a92:	7efc      	ldrb	r4, [r7, #27]
			       id,
			       (int)no_os_field_get(AD7606_ID_DEVICE_ID_MSK, reg));
 8001a94:	f04f 33ff 	mov.w	r3, #4294967295
 8001a98:	613b      	str	r3, [r7, #16]
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	071b      	lsls	r3, r3, #28
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	0e1b      	lsrs	r3, r3, #24
 8001aa4:	613b      	str	r3, [r7, #16]
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	7bfa      	ldrb	r2, [r7, #15]
 8001aaa:	4611      	mov	r1, r2
 8001aac:	4618      	mov	r0, r3
 8001aae:	f000 fe4d 	bl	800274c <no_os_field_get>
 8001ab2:	4603      	mov	r3, r0
			printf("ad7606: device id mismatch, expected 0x%.2x, got 0x%.2x\n",
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	4621      	mov	r1, r4
 8001ab8:	4842      	ldr	r0, [pc, #264]	@ (8001bc4 <ad7606_init+0x2c0>)
 8001aba:	f002 fdd5 	bl	8004668 <iprintf>
			ret = -ENODEV;
 8001abe:	f06f 0312 	mvn.w	r3, #18
 8001ac2:	623b      	str	r3, [r7, #32]
			goto error;
 8001ac4:	e0ea      	b.n	8001c9c <ad7606_init+0x398>
		}

		ret = ad7606_set_digital_diag(dev, init_param->digital_diag_enable);
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	f893 104b 	ldrb.w	r1, [r3, #75]	@ 0x4b
 8001acc:	69f8      	ldr	r0, [r7, #28]
 8001ace:	f7ff fe89 	bl	80017e4 <ad7606_set_digital_diag>
 8001ad2:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001ad4:	6a3b      	ldr	r3, [r7, #32]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	f2c0 80d1 	blt.w	8001c7e <ad7606_init+0x37a>
			goto error;

		ret = ad7606_set_config(dev, init_param->config);
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	f8d3 2047 	ldr.w	r2, [r3, #71]	@ 0x47
 8001ae2:	4613      	mov	r3, r2
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	69f8      	ldr	r0, [r7, #28]
 8001ae8:	f7ff fdd9 	bl	800169e <ad7606_set_config>
 8001aec:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001aee:	6a3b      	ldr	r3, [r7, #32]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	f2c0 80c6 	blt.w	8001c82 <ad7606_init+0x37e>
			goto error;

		for (i = 0; i < dev->num_channels; i++) {
 8001af6:	2300      	movs	r3, #0
 8001af8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001afa:	e019      	b.n	8001b30 <ad7606_init+0x22c>
			ret = ad7606_set_ch_range(dev, i, init_param->range_ch[i]);
 8001afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001afe:	b2d8      	uxtb	r0, r3
 8001b00:	6839      	ldr	r1, [r7, #0]
 8001b02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b04:	4613      	mov	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	4413      	add	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	440b      	add	r3, r1
 8001b0e:	3360      	adds	r3, #96	@ 0x60
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	9200      	str	r2, [sp, #0]
 8001b14:	3304      	adds	r3, #4
 8001b16:	cb0c      	ldmia	r3, {r2, r3}
 8001b18:	4601      	mov	r1, r0
 8001b1a:	69f8      	ldr	r0, [r7, #28]
 8001b1c:	f7ff fc8c 	bl	8001438 <ad7606_set_ch_range>
 8001b20:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8001b22:	6a3b      	ldr	r3, [r7, #32]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	f2c0 80ae 	blt.w	8001c86 <ad7606_init+0x382>
		for (i = 0; i < dev->num_channels; i++) {
 8001b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001b36:	461a      	mov	r2, r3
 8001b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	dbde      	blt.n	8001afc <ad7606_init+0x1f8>
				goto error;
		}

		for(i = 0; i < dev->num_channels; i++) {
 8001b3e:	2300      	movs	r3, #0
 8001b40:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b42:	e013      	b.n	8001b6c <ad7606_init+0x268>
			ret = ad7606_set_ch_offset(dev, i, init_param->offset_ch[i]);
 8001b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b46:	b2d9      	uxtb	r1, r3
 8001b48:	683a      	ldr	r2, [r7, #0]
 8001b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4c:	4413      	add	r3, r2
 8001b4e:	334c      	adds	r3, #76	@ 0x4c
 8001b50:	f993 3000 	ldrsb.w	r3, [r3]
 8001b54:	461a      	mov	r2, r3
 8001b56:	69f8      	ldr	r0, [r7, #28]
 8001b58:	f7ff fcee 	bl	8001538 <ad7606_set_ch_offset>
 8001b5c:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8001b5e:	6a3b      	ldr	r3, [r7, #32]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	f2c0 8092 	blt.w	8001c8a <ad7606_init+0x386>
		for(i = 0; i < dev->num_channels; i++) {
 8001b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b68:	3301      	adds	r3, #1
 8001b6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001b72:	461a      	mov	r2, r3
 8001b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b76:	4293      	cmp	r3, r2
 8001b78:	dbe4      	blt.n	8001b44 <ad7606_init+0x240>
				goto error;
		}

		for(i = 0; i < dev->num_channels; i++) {
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b7e:	e011      	b.n	8001ba4 <ad7606_init+0x2a0>
			ret = ad7606_set_ch_phase(dev, i, init_param->phase_ch[i]);
 8001b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b82:	b2d9      	uxtb	r1, r3
 8001b84:	683a      	ldr	r2, [r7, #0]
 8001b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b88:	4413      	add	r3, r2
 8001b8a:	3354      	adds	r3, #84	@ 0x54
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	461a      	mov	r2, r3
 8001b90:	69f8      	ldr	r0, [r7, #28]
 8001b92:	f7ff fd09 	bl	80015a8 <ad7606_set_ch_phase>
 8001b96:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8001b98:	6a3b      	ldr	r3, [r7, #32]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	db77      	blt.n	8001c8e <ad7606_init+0x38a>
		for(i = 0; i < dev->num_channels; i++) {
 8001b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001baa:	461a      	mov	r2, r3
 8001bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	dbe6      	blt.n	8001b80 <ad7606_init+0x27c>
				goto error;
		}

		for(i = 0; i < dev->num_channels; i++) {
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bb6:	e019      	b.n	8001bec <ad7606_init+0x2e8>
 8001bb8:	20000088 	.word	0x20000088
 8001bbc:	20000188 	.word	0x20000188
 8001bc0:	08005528 	.word	0x08005528
 8001bc4:	080052bc 	.word	0x080052bc
			ret = ad7606_set_ch_gain(dev, i, init_param->gain_ch[i]);
 8001bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bca:	b2d9      	uxtb	r1, r3
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd0:	4413      	add	r3, r2
 8001bd2:	335c      	adds	r3, #92	@ 0x5c
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	69f8      	ldr	r0, [r7, #28]
 8001bda:	f7ff fd1a 	bl	8001612 <ad7606_set_ch_gain>
 8001bde:	6238      	str	r0, [r7, #32]
			if (ret < 0)
 8001be0:	6a3b      	ldr	r3, [r7, #32]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	db55      	blt.n	8001c92 <ad7606_init+0x38e>
		for(i = 0; i < dev->num_channels; i++) {
 8001be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be8:	3301      	adds	r3, #1
 8001bea:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	dbe6      	blt.n	8001bc8 <ad7606_init+0x2c4>
 8001bfa:	e00c      	b.n	8001c16 <ad7606_init+0x312>
				goto error;
		}
	} else {
		ret = ad7606_set_ch_range(dev, 0, init_param->range_ch[0]);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001c00:	9200      	str	r2, [sp, #0]
 8001c02:	3364      	adds	r3, #100	@ 0x64
 8001c04:	cb0c      	ldmia	r3, {r2, r3}
 8001c06:	2100      	movs	r1, #0
 8001c08:	69f8      	ldr	r0, [r7, #28]
 8001c0a:	f7ff fc15 	bl	8001438 <ad7606_set_ch_range>
 8001c0e:	6238      	str	r0, [r7, #32]
		if (ret < 0)
 8001c10:	6a3b      	ldr	r3, [r7, #32]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	db3f      	blt.n	8001c96 <ad7606_init+0x392>
			goto error;
	}

	ret = no_os_gpio_set_value(dev->gpio_convst, 1);
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f000 fbc7 	bl	80023b0 <no_os_gpio_set_value>
 8001c22:	6238      	str	r0, [r7, #32]
	if (ret < 0)
 8001c24:	6a3b      	ldr	r3, [r7, #32]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	db37      	blt.n	8001c9a <ad7606_init+0x396>
		goto error;

	if (ad7606_chip_info_tbl[dev->device_id].has_oversampling)
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001c30:	4619      	mov	r1, r3
 8001c32:	4a20      	ldr	r2, [pc, #128]	@ (8001cb4 <ad7606_init+0x3b0>)
 8001c34:	460b      	mov	r3, r1
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	440b      	add	r3, r1
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	4413      	add	r3, r2
 8001c3e:	3303      	adds	r3, #3
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d005      	beq.n	8001c52 <ad7606_init+0x34e>
		ad7606_set_oversampling(dev, init_param->oversampling);
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	f893 1045 	ldrb.w	r1, [r3, #69]	@ 0x45
 8001c4c:	69f8      	ldr	r0, [r7, #28]
 8001c4e:	f7ff fad9 	bl	8001204 <ad7606_set_oversampling>

	*device = dev;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69fa      	ldr	r2, [r7, #28]
 8001c56:	601a      	str	r2, [r3, #0]

	printf("ad7606 successfully initialized\n");
 8001c58:	4817      	ldr	r0, [pc, #92]	@ (8001cb8 <ad7606_init+0x3b4>)
 8001c5a:	f002 fd6d 	bl	8004738 <puts>

	return ret;
 8001c5e:	6a3b      	ldr	r3, [r7, #32]
 8001c60:	e023      	b.n	8001caa <ad7606_init+0x3a6>
		goto error;
 8001c62:	bf00      	nop
 8001c64:	e01a      	b.n	8001c9c <ad7606_init+0x398>
			goto error;
 8001c66:	bf00      	nop
 8001c68:	e018      	b.n	8001c9c <ad7606_init+0x398>
			goto error;
 8001c6a:	bf00      	nop
 8001c6c:	e016      	b.n	8001c9c <ad7606_init+0x398>
			goto error;
 8001c6e:	bf00      	nop
 8001c70:	e014      	b.n	8001c9c <ad7606_init+0x398>
		goto error;
 8001c72:	bf00      	nop
 8001c74:	e012      	b.n	8001c9c <ad7606_init+0x398>
		goto error;
 8001c76:	bf00      	nop
 8001c78:	e010      	b.n	8001c9c <ad7606_init+0x398>
			goto error;
 8001c7a:	bf00      	nop
 8001c7c:	e00e      	b.n	8001c9c <ad7606_init+0x398>
			goto error;
 8001c7e:	bf00      	nop
 8001c80:	e00c      	b.n	8001c9c <ad7606_init+0x398>
			goto error;
 8001c82:	bf00      	nop
 8001c84:	e00a      	b.n	8001c9c <ad7606_init+0x398>
				goto error;
 8001c86:	bf00      	nop
 8001c88:	e008      	b.n	8001c9c <ad7606_init+0x398>
				goto error;
 8001c8a:	bf00      	nop
 8001c8c:	e006      	b.n	8001c9c <ad7606_init+0x398>
				goto error;
 8001c8e:	bf00      	nop
 8001c90:	e004      	b.n	8001c9c <ad7606_init+0x398>
				goto error;
 8001c92:	bf00      	nop
 8001c94:	e002      	b.n	8001c9c <ad7606_init+0x398>
			goto error;
 8001c96:	bf00      	nop
 8001c98:	e000      	b.n	8001c9c <ad7606_init+0x398>
		goto error;
 8001c9a:	bf00      	nop
error:
	printf("ad7606 initialization failed\n");
 8001c9c:	4807      	ldr	r0, [pc, #28]	@ (8001cbc <ad7606_init+0x3b8>)
 8001c9e:	f002 fd4b 	bl	8004738 <puts>
	ad7606_remove(dev);
 8001ca2:	69f8      	ldr	r0, [r7, #28]
 8001ca4:	f000 f80c 	bl	8001cc0 <ad7606_remove>
	return ret;
 8001ca8:	6a3b      	ldr	r3, [r7, #32]
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	372c      	adds	r7, #44	@ 0x2c
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd90      	pop	{r4, r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	08005528 	.word	0x08005528
 8001cb8:	080052f8 	.word	0x080052f8
 8001cbc:	08005318 	.word	0x08005318

08001cc0 <ad7606_remove>:
 * @return ret - return code.
 *         Example: -EIO - SPI communication error.
 *                  0 - No errors encountered.
*******************************************************************************/
int32_t ad7606_remove(struct ad7606_dev *dev)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
	int32_t ret;

	no_os_gpio_remove(dev->gpio_reset);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f000 fb05 	bl	80022dc <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_convst);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f000 fb00 	bl	80022dc <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_busy);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f000 fafb 	bl	80022dc <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_stby_n);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f000 faf6 	bl	80022dc <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_range);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	695b      	ldr	r3, [r3, #20]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f000 faf1 	bl	80022dc <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_os0);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	699b      	ldr	r3, [r3, #24]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f000 faec 	bl	80022dc <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_os1);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	69db      	ldr	r3, [r3, #28]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 fae7 	bl	80022dc <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_os2);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6a1b      	ldr	r3, [r3, #32]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f000 fae2 	bl	80022dc <no_os_gpio_remove>
	no_os_gpio_remove(dev->gpio_par_ser);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f000 fadd 	bl	80022dc <no_os_gpio_remove>

	ret = no_os_spi_remove(dev->spi_desc);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f000 fc54 	bl	80025d4 <no_os_spi_remove>
 8001d2c:	60f8      	str	r0, [r7, #12]

	no_os_free(dev);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f000 f9c8 	bl	80020c4 <no_os_free>

	return ret;
 8001d34:	68fb      	ldr	r3, [r7, #12]
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
	...

08001d40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b0bc      	sub	sp, #240	@ 0xf0
 8001d44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d46:	f000 ff3b 	bl	8002bc0 <HAL_Init>

  /* USER CODE BEGIN Init */
  // Initialize the AD7606 device and set up any required configurations.
  struct ad7606_dev *my_ad7606;
  struct ad7606_init_param init_param;
  int32_t ret = ad7606_init(&my_ad7606, &init_param);
 8001d4a:	f107 0220 	add.w	r2, r7, #32
 8001d4e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001d52:	4611      	mov	r1, r2
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff fdd5 	bl	8001904 <ad7606_init>
 8001d5a:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
  if (ret < 0) {
 8001d5e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	da07      	bge.n	8001d76 <main+0x36>
	  printf("Error initializing AD7606: %d\n", ret);
 8001d66:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8001d6a:	4823      	ldr	r0, [pc, #140]	@ (8001df8 <main+0xb8>)
 8001d6c:	f002 fc7c 	bl	8004668 <iprintf>
      return ret;
 8001d70:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001d74:	e03c      	b.n	8001df0 <main+0xb0>
  } else {
	  printf("Device initialized successfully");
 8001d76:	4821      	ldr	r0, [pc, #132]	@ (8001dfc <main+0xbc>)
 8001d78:	f002 fc76 	bl	8004668 <iprintf>
  }

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d7c:	f000 f844 	bl	8001e08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d80:	f000 f932 	bl	8001fe8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001d84:	f000 f906 	bl	8001f94 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001d88:	f000 f8a8 	bl	8001edc <MX_SPI1_Init>
  MX_TIM10_Init();
 8001d8c:	f000 f8de 	bl	8001f4c <MX_TIM10_Init>
  /* USER CODE BEGIN WHILE */
  uint32_t data[8]; //number of channels
  while (1)
  {
	  // Read data from AD7606
	  ret = ad7606_read(my_ad7606, data);
 8001d90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d94:	463a      	mov	r2, r7
 8001d96:	4611      	mov	r1, r2
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7fe ffbf 	bl	8000d1c <ad7606_read>
 8001d9e:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
	  if (ret < 0) {
 8001da2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	da03      	bge.n	8001db2 <main+0x72>
		  printf("Failed to read data from AD7606\n");
 8001daa:	4815      	ldr	r0, [pc, #84]	@ (8001e00 <main+0xc0>)
 8001dac:	f002 fcc4 	bl	8004738 <puts>
 8001db0:	e019      	b.n	8001de6 <main+0xa6>
	  } else {
	      // Process the data
	      for (int i = 0; i < 8; i++) {  //8= num channels
 8001db2:	2300      	movs	r3, #0
 8001db4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001db8:	e011      	b.n	8001dde <main+0x9e>
	          printf("Channel %d: %d\n", i, data[i]);
 8001dba:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	33f0      	adds	r3, #240	@ 0xf0
 8001dc2:	443b      	add	r3, r7
 8001dc4:	f853 3cf0 	ldr.w	r3, [r3, #-240]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	f8d7 10ec 	ldr.w	r1, [r7, #236]	@ 0xec
 8001dce:	480d      	ldr	r0, [pc, #52]	@ (8001e04 <main+0xc4>)
 8001dd0:	f002 fc4a 	bl	8004668 <iprintf>
	      for (int i = 0; i < 8; i++) {  //8= num channels
 8001dd4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001dd8:	3301      	adds	r3, #1
 8001dda:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001dde:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001de2:	2b07      	cmp	r3, #7
 8001de4:	dde9      	ble.n	8001dba <main+0x7a>
	      }
	  }
	  // Delay between reads if needed
	  no_os_mdelay(3000); // For example, a 3-second delay
 8001de6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001dea:	f000 fcf5 	bl	80027d8 <no_os_mdelay>
	  ret = ad7606_read(my_ad7606, data);
 8001dee:	e7cf      	b.n	8001d90 <main+0x50>
    /* USER CODE BEGIN 3 */
  }
  // Clean up
  ad7606_remove(my_ad7606);
  /* USER CODE END 3 */
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	37f0      	adds	r7, #240	@ 0xf0
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	08005338 	.word	0x08005338
 8001dfc:	08005358 	.word	0x08005358
 8001e00:	08005378 	.word	0x08005378
 8001e04:	08005398 	.word	0x08005398

08001e08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b094      	sub	sp, #80	@ 0x50
 8001e0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e0e:	f107 0320 	add.w	r3, r7, #32
 8001e12:	2230      	movs	r2, #48	@ 0x30
 8001e14:	2100      	movs	r1, #0
 8001e16:	4618      	mov	r0, r3
 8001e18:	f002 fd6e 	bl	80048f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e1c:	f107 030c 	add.w	r3, r7, #12
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	60bb      	str	r3, [r7, #8]
 8001e30:	4b28      	ldr	r3, [pc, #160]	@ (8001ed4 <SystemClock_Config+0xcc>)
 8001e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e34:	4a27      	ldr	r2, [pc, #156]	@ (8001ed4 <SystemClock_Config+0xcc>)
 8001e36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e3c:	4b25      	ldr	r3, [pc, #148]	@ (8001ed4 <SystemClock_Config+0xcc>)
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e44:	60bb      	str	r3, [r7, #8]
 8001e46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e48:	2300      	movs	r3, #0
 8001e4a:	607b      	str	r3, [r7, #4]
 8001e4c:	4b22      	ldr	r3, [pc, #136]	@ (8001ed8 <SystemClock_Config+0xd0>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001e54:	4a20      	ldr	r2, [pc, #128]	@ (8001ed8 <SystemClock_Config+0xd0>)
 8001e56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e5a:	6013      	str	r3, [r2, #0]
 8001e5c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed8 <SystemClock_Config+0xd0>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e64:	607b      	str	r3, [r7, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e70:	2310      	movs	r3, #16
 8001e72:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e74:	2302      	movs	r3, #2
 8001e76:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e7c:	2308      	movs	r3, #8
 8001e7e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001e80:	233c      	movs	r3, #60	@ 0x3c
 8001e82:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e84:	2302      	movs	r3, #2
 8001e86:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001e88:	2307      	movs	r3, #7
 8001e8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e8c:	f107 0320 	add.w	r3, r7, #32
 8001e90:	4618      	mov	r0, r3
 8001e92:	f001 f995 	bl	80031c0 <HAL_RCC_OscConfig>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001e9c:	f000 f8fe 	bl	800209c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ea0:	230f      	movs	r3, #15
 8001ea2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001eb6:	f107 030c 	add.w	r3, r7, #12
 8001eba:	2101      	movs	r1, #1
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f001 fbf7 	bl	80036b0 <HAL_RCC_ClockConfig>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001ec8:	f000 f8e8 	bl	800209c <Error_Handler>
  }
}
 8001ecc:	bf00      	nop
 8001ece:	3750      	adds	r7, #80	@ 0x50
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40023800 	.word	0x40023800
 8001ed8:	40007000 	.word	0x40007000

08001edc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ee0:	4b18      	ldr	r3, [pc, #96]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001ee2:	4a19      	ldr	r2, [pc, #100]	@ (8001f48 <MX_SPI1_Init+0x6c>)
 8001ee4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ee6:	4b17      	ldr	r3, [pc, #92]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001ee8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001eec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001eee:	4b15      	ldr	r3, [pc, #84]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001ef0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ef4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001ef6:	4b13      	ldr	r3, [pc, #76]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001ef8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001efc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001efe:	4b11      	ldr	r3, [pc, #68]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f04:	4b0f      	ldr	r3, [pc, #60]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001f0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f10:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f12:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f18:	4b0a      	ldr	r3, [pc, #40]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f1e:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f24:	4b07      	ldr	r3, [pc, #28]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f2a:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001f2c:	220a      	movs	r2, #10
 8001f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f30:	4804      	ldr	r0, [pc, #16]	@ (8001f44 <MX_SPI1_Init+0x68>)
 8001f32:	f001 fddd 	bl	8003af0 <HAL_SPI_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8001f3c:	f000 f8ae 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000388 	.word	0x20000388
 8001f48:	40013000 	.word	0x40013000

08001f4c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001f50:	4b0e      	ldr	r3, [pc, #56]	@ (8001f8c <MX_TIM10_Init+0x40>)
 8001f52:	4a0f      	ldr	r2, [pc, #60]	@ (8001f90 <MX_TIM10_Init+0x44>)
 8001f54:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8001f56:	4b0d      	ldr	r3, [pc, #52]	@ (8001f8c <MX_TIM10_Init+0x40>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f8c <MX_TIM10_Init+0x40>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001f62:	4b0a      	ldr	r3, [pc, #40]	@ (8001f8c <MX_TIM10_Init+0x40>)
 8001f64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f68:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f6a:	4b08      	ldr	r3, [pc, #32]	@ (8001f8c <MX_TIM10_Init+0x40>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f70:	4b06      	ldr	r3, [pc, #24]	@ (8001f8c <MX_TIM10_Init+0x40>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001f76:	4805      	ldr	r0, [pc, #20]	@ (8001f8c <MX_TIM10_Init+0x40>)
 8001f78:	f001 fe43 	bl	8003c02 <HAL_TIM_Base_Init>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001f82:	f000 f88b 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	200003e0 	.word	0x200003e0
 8001f90:	40014400 	.word	0x40014400

08001f94 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f98:	4b11      	ldr	r3, [pc, #68]	@ (8001fe0 <MX_USART2_UART_Init+0x4c>)
 8001f9a:	4a12      	ldr	r2, [pc, #72]	@ (8001fe4 <MX_USART2_UART_Init+0x50>)
 8001f9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f9e:	4b10      	ldr	r3, [pc, #64]	@ (8001fe0 <MX_USART2_UART_Init+0x4c>)
 8001fa0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fa4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe0 <MX_USART2_UART_Init+0x4c>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fac:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe0 <MX_USART2_UART_Init+0x4c>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe0 <MX_USART2_UART_Init+0x4c>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fb8:	4b09      	ldr	r3, [pc, #36]	@ (8001fe0 <MX_USART2_UART_Init+0x4c>)
 8001fba:	220c      	movs	r2, #12
 8001fbc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fbe:	4b08      	ldr	r3, [pc, #32]	@ (8001fe0 <MX_USART2_UART_Init+0x4c>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc4:	4b06      	ldr	r3, [pc, #24]	@ (8001fe0 <MX_USART2_UART_Init+0x4c>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fca:	4805      	ldr	r0, [pc, #20]	@ (8001fe0 <MX_USART2_UART_Init+0x4c>)
 8001fcc:	f001 fef4 	bl	8003db8 <HAL_UART_Init>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001fd6:	f000 f861 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fda:	bf00      	nop
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	20000428 	.word	0x20000428
 8001fe4:	40004400 	.word	0x40004400

08001fe8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08a      	sub	sp, #40	@ 0x28
 8001fec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fee:	f107 0314 	add.w	r3, r7, #20
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	605a      	str	r2, [r3, #4]
 8001ff8:	609a      	str	r2, [r3, #8]
 8001ffa:	60da      	str	r2, [r3, #12]
 8001ffc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	613b      	str	r3, [r7, #16]
 8002002:	4b24      	ldr	r3, [pc, #144]	@ (8002094 <MX_GPIO_Init+0xac>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002006:	4a23      	ldr	r2, [pc, #140]	@ (8002094 <MX_GPIO_Init+0xac>)
 8002008:	f043 0304 	orr.w	r3, r3, #4
 800200c:	6313      	str	r3, [r2, #48]	@ 0x30
 800200e:	4b21      	ldr	r3, [pc, #132]	@ (8002094 <MX_GPIO_Init+0xac>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	613b      	str	r3, [r7, #16]
 8002018:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	60fb      	str	r3, [r7, #12]
 800201e:	4b1d      	ldr	r3, [pc, #116]	@ (8002094 <MX_GPIO_Init+0xac>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	4a1c      	ldr	r2, [pc, #112]	@ (8002094 <MX_GPIO_Init+0xac>)
 8002024:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002028:	6313      	str	r3, [r2, #48]	@ 0x30
 800202a:	4b1a      	ldr	r3, [pc, #104]	@ (8002094 <MX_GPIO_Init+0xac>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	60bb      	str	r3, [r7, #8]
 800203a:	4b16      	ldr	r3, [pc, #88]	@ (8002094 <MX_GPIO_Init+0xac>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	4a15      	ldr	r2, [pc, #84]	@ (8002094 <MX_GPIO_Init+0xac>)
 8002040:	f043 0301 	orr.w	r3, r3, #1
 8002044:	6313      	str	r3, [r2, #48]	@ 0x30
 8002046:	4b13      	ldr	r3, [pc, #76]	@ (8002094 <MX_GPIO_Init+0xac>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	60bb      	str	r3, [r7, #8]
 8002050:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	607b      	str	r3, [r7, #4]
 8002056:	4b0f      	ldr	r3, [pc, #60]	@ (8002094 <MX_GPIO_Init+0xac>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205a:	4a0e      	ldr	r2, [pc, #56]	@ (8002094 <MX_GPIO_Init+0xac>)
 800205c:	f043 0302 	orr.w	r3, r3, #2
 8002060:	6313      	str	r3, [r2, #48]	@ 0x30
 8002062:	4b0c      	ldr	r3, [pc, #48]	@ (8002094 <MX_GPIO_Init+0xac>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	607b      	str	r3, [r7, #4]
 800206c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800206e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002072:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002074:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002078:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207a:	2300      	movs	r3, #0
 800207c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800207e:	f107 0314 	add.w	r3, r7, #20
 8002082:	4619      	mov	r1, r3
 8002084:	4804      	ldr	r0, [pc, #16]	@ (8002098 <MX_GPIO_Init+0xb0>)
 8002086:	f000 ff17 	bl	8002eb8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800208a:	bf00      	nop
 800208c:	3728      	adds	r7, #40	@ 0x28
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40023800 	.word	0x40023800
 8002098:	40020800 	.word	0x40020800

0800209c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020a0:	b672      	cpsid	i
}
 80020a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020a4:	bf00      	nop
 80020a6:	e7fd      	b.n	80020a4 <Error_Handler+0x8>

080020a8 <no_os_calloc>:
 * @param nitems - Number of elements to be allocated.
 * @param size - Size of elements.
 * @return Pointer to the allocated memory, or NULL if the request fails.
 */
__attribute__((weak)) void *no_os_calloc(size_t nitems, size_t size)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
	return calloc(nitems, size);
 80020b2:	6839      	ldr	r1, [r7, #0]
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f002 f943 	bl	8004340 <calloc>
 80020ba:	4603      	mov	r3, r0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <no_os_free>:
 * @param ptr - Pointer to a memory block previously allocated by a call
 * 		  to no_os_calloc or no_os_malloc.
 * @return None.
 */
__attribute__((weak)) void no_os_free(void *ptr)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
	free(ptr);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f002 f953 	bl	8004378 <free>
}
 80020d2:	bf00      	nop
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <no_os_crc16_populate_msb>:
 *                         ^
 *
 * @return None.
*******************************************************************************/
void no_os_crc16_populate_msb(uint16_t * table, const uint16_t polynomial)
{
 80020da:	b480      	push	{r7}
 80020dc:	b085      	sub	sp, #20
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
 80020e2:	460b      	mov	r3, r1
 80020e4:	807b      	strh	r3, [r7, #2]
	if (!table)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d02f      	beq.n	800214c <no_os_crc16_populate_msb+0x72>
		return;

	for (int16_t n = 0; n < NO_OS_CRC16_TABLE_SIZE; n++) {
 80020ec:	2300      	movs	r3, #0
 80020ee:	81fb      	strh	r3, [r7, #14]
 80020f0:	e027      	b.n	8002142 <no_os_crc16_populate_msb+0x68>
		uint16_t currByte = (uint16_t)(n << 8);
 80020f2:	89fb      	ldrh	r3, [r7, #14]
 80020f4:	021b      	lsls	r3, r3, #8
 80020f6:	81bb      	strh	r3, [r7, #12]
		for (uint8_t bit = 0; bit < 8; bit++) {
 80020f8:	2300      	movs	r3, #0
 80020fa:	72fb      	strb	r3, [r7, #11]
 80020fc:	e011      	b.n	8002122 <no_os_crc16_populate_msb+0x48>
			if ((currByte & 0x8000) != 0) {
 80020fe:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002102:	2b00      	cmp	r3, #0
 8002104:	da07      	bge.n	8002116 <no_os_crc16_populate_msb+0x3c>
				currByte <<= 1;
 8002106:	89bb      	ldrh	r3, [r7, #12]
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	81bb      	strh	r3, [r7, #12]
				currByte ^= polynomial;
 800210c:	89ba      	ldrh	r2, [r7, #12]
 800210e:	887b      	ldrh	r3, [r7, #2]
 8002110:	4053      	eors	r3, r2
 8002112:	81bb      	strh	r3, [r7, #12]
 8002114:	e002      	b.n	800211c <no_os_crc16_populate_msb+0x42>
			} else {
				currByte <<= 1;
 8002116:	89bb      	ldrh	r3, [r7, #12]
 8002118:	005b      	lsls	r3, r3, #1
 800211a:	81bb      	strh	r3, [r7, #12]
		for (uint8_t bit = 0; bit < 8; bit++) {
 800211c:	7afb      	ldrb	r3, [r7, #11]
 800211e:	3301      	adds	r3, #1
 8002120:	72fb      	strb	r3, [r7, #11]
 8002122:	7afb      	ldrb	r3, [r7, #11]
 8002124:	2b07      	cmp	r3, #7
 8002126:	d9ea      	bls.n	80020fe <no_os_crc16_populate_msb+0x24>
			}
		}
		table[n] = currByte;
 8002128:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	89ba      	ldrh	r2, [r7, #12]
 8002134:	801a      	strh	r2, [r3, #0]
	for (int16_t n = 0; n < NO_OS_CRC16_TABLE_SIZE; n++) {
 8002136:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800213a:	b29b      	uxth	r3, r3
 800213c:	3301      	adds	r3, #1
 800213e:	b29b      	uxth	r3, r3
 8002140:	81fb      	strh	r3, [r7, #14]
 8002142:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002146:	2bff      	cmp	r3, #255	@ 0xff
 8002148:	ddd3      	ble.n	80020f2 <no_os_crc16_populate_msb+0x18>
 800214a:	e000      	b.n	800214e <no_os_crc16_populate_msb+0x74>
		return;
 800214c:	bf00      	nop
	}
}
 800214e:	3714      	adds	r7, #20
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <no_os_crc16>:
 * @return crc      - Computed CRC-16 value.
*******************************************************************************/
uint16_t no_os_crc16(const uint16_t * table, const uint8_t *pdata,
		     size_t nbytes,
		     uint16_t crc)
{
 8002158:	b480      	push	{r7}
 800215a:	b087      	sub	sp, #28
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
 8002164:	807b      	strh	r3, [r7, #2]
	unsigned int idx;

	while (nbytes--) {
 8002166:	e017      	b.n	8002198 <no_os_crc16+0x40>
		idx = ((crc >> 8) ^ *pdata) & 0xff;
 8002168:	887b      	ldrh	r3, [r7, #2]
 800216a:	0a1b      	lsrs	r3, r3, #8
 800216c:	b29b      	uxth	r3, r3
 800216e:	461a      	mov	r2, r3
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	4053      	eors	r3, r2
 8002176:	b2db      	uxtb	r3, r3
 8002178:	617b      	str	r3, [r7, #20]
		crc = (table[idx] ^ (crc << 8)) & 0xffff;
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	4413      	add	r3, r2
 8002182:	881b      	ldrh	r3, [r3, #0]
 8002184:	b21a      	sxth	r2, r3
 8002186:	887b      	ldrh	r3, [r7, #2]
 8002188:	021b      	lsls	r3, r3, #8
 800218a:	b21b      	sxth	r3, r3
 800218c:	4053      	eors	r3, r2
 800218e:	b21b      	sxth	r3, r3
 8002190:	807b      	strh	r3, [r7, #2]
		pdata++;
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	3301      	adds	r3, #1
 8002196:	60bb      	str	r3, [r7, #8]
	while (nbytes--) {
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	1e5a      	subs	r2, r3, #1
 800219c:	607a      	str	r2, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d1e2      	bne.n	8002168 <no_os_crc16+0x10>
	}

	return crc;
 80021a2:	887b      	ldrh	r3, [r7, #2]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	371c      	adds	r7, #28
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <no_os_crc8_populate_msb>:
 * 	msb first: poly = (1)00000111 = 0x07
 *
 * @return None.
*******************************************************************************/
void no_os_crc8_populate_msb(uint8_t * table, const uint8_t polynomial)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	460b      	mov	r3, r1
 80021ba:	70fb      	strb	r3, [r7, #3]
	if (!table)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d02d      	beq.n	800221e <no_os_crc8_populate_msb+0x6e>
		return;

	for (int16_t n = 0; n < NO_OS_CRC8_TABLE_SIZE; n++) {
 80021c2:	2300      	movs	r3, #0
 80021c4:	81fb      	strh	r3, [r7, #14]
 80021c6:	e025      	b.n	8002214 <no_os_crc8_populate_msb+0x64>
		uint8_t currByte = (uint8_t)n;
 80021c8:	89fb      	ldrh	r3, [r7, #14]
 80021ca:	737b      	strb	r3, [r7, #13]
		for (uint8_t bit = 0; bit < 8; bit++) {
 80021cc:	2300      	movs	r3, #0
 80021ce:	733b      	strb	r3, [r7, #12]
 80021d0:	e011      	b.n	80021f6 <no_os_crc8_populate_msb+0x46>
			if ((currByte & 0x80) != 0) {
 80021d2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	da07      	bge.n	80021ea <no_os_crc8_populate_msb+0x3a>
				currByte <<= 1;
 80021da:	7b7b      	ldrb	r3, [r7, #13]
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	737b      	strb	r3, [r7, #13]
				currByte ^= polynomial;
 80021e0:	7b7a      	ldrb	r2, [r7, #13]
 80021e2:	78fb      	ldrb	r3, [r7, #3]
 80021e4:	4053      	eors	r3, r2
 80021e6:	737b      	strb	r3, [r7, #13]
 80021e8:	e002      	b.n	80021f0 <no_os_crc8_populate_msb+0x40>
			} else {
				currByte <<= 1;
 80021ea:	7b7b      	ldrb	r3, [r7, #13]
 80021ec:	005b      	lsls	r3, r3, #1
 80021ee:	737b      	strb	r3, [r7, #13]
		for (uint8_t bit = 0; bit < 8; bit++) {
 80021f0:	7b3b      	ldrb	r3, [r7, #12]
 80021f2:	3301      	adds	r3, #1
 80021f4:	733b      	strb	r3, [r7, #12]
 80021f6:	7b3b      	ldrb	r3, [r7, #12]
 80021f8:	2b07      	cmp	r3, #7
 80021fa:	d9ea      	bls.n	80021d2 <no_os_crc8_populate_msb+0x22>
			}
		}
		table[n] = currByte;
 80021fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	4413      	add	r3, r2
 8002204:	7b7a      	ldrb	r2, [r7, #13]
 8002206:	701a      	strb	r2, [r3, #0]
	for (int16_t n = 0; n < NO_OS_CRC8_TABLE_SIZE; n++) {
 8002208:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800220c:	b29b      	uxth	r3, r3
 800220e:	3301      	adds	r3, #1
 8002210:	b29b      	uxth	r3, r3
 8002212:	81fb      	strh	r3, [r7, #14]
 8002214:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002218:	2bff      	cmp	r3, #255	@ 0xff
 800221a:	ddd5      	ble.n	80021c8 <no_os_crc8_populate_msb+0x18>
 800221c:	e000      	b.n	8002220 <no_os_crc8_populate_msb+0x70>
		return;
 800221e:	bf00      	nop
	}
}
 8002220:	3714      	adds	r7, #20
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <no_os_crc8>:
 *
 * @return crc      - Computed CRC-8 value.
*******************************************************************************/
uint8_t no_os_crc8(const uint8_t * table, const uint8_t *pdata, size_t nbytes,
		   uint8_t crc)
{
 800222a:	b480      	push	{r7}
 800222c:	b087      	sub	sp, #28
 800222e:	af00      	add	r7, sp, #0
 8002230:	60f8      	str	r0, [r7, #12]
 8002232:	60b9      	str	r1, [r7, #8]
 8002234:	607a      	str	r2, [r7, #4]
 8002236:	70fb      	strb	r3, [r7, #3]
	unsigned int idx;

	while (nbytes--) {
 8002238:	e00d      	b.n	8002256 <no_os_crc8+0x2c>
		idx = (crc ^ *pdata);
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	781a      	ldrb	r2, [r3, #0]
 800223e:	78fb      	ldrb	r3, [r7, #3]
 8002240:	4053      	eors	r3, r2
 8002242:	b2db      	uxtb	r3, r3
 8002244:	617b      	str	r3, [r7, #20]
		crc = (table[idx]) & 0xff;
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	4413      	add	r3, r2
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	70fb      	strb	r3, [r7, #3]
		pdata++;
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	3301      	adds	r3, #1
 8002254:	60bb      	str	r3, [r7, #8]
	while (nbytes--) {
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	1e5a      	subs	r2, r3, #1
 800225a:	607a      	str	r2, [r7, #4]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1ec      	bne.n	800223a <no_os_crc8+0x10>
	}

	return crc;
 8002260:	78fb      	ldrb	r3, [r7, #3]
}
 8002262:	4618      	mov	r0, r3
 8002264:	371c      	adds	r7, #28
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <no_os_gpio_get_optional>:
 * @param param - GPIO Initialization parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_get_optional(struct no_os_gpio_desc **desc,
				const struct no_os_gpio_init_param *param)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b084      	sub	sp, #16
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
 8002276:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || (param->number == -1)) {
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d004      	beq.n	8002288 <no_os_gpio_get_optional+0x1a>
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002286:	d104      	bne.n	8002292 <no_os_gpio_get_optional+0x24>
		*desc = NULL;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
		return 0;
 800228e:	2300      	movs	r3, #0
 8002290:	e020      	b.n	80022d4 <no_os_gpio_get_optional+0x66>
	}

	if (!param->platform_ops)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	68db      	ldr	r3, [r3, #12]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d102      	bne.n	80022a0 <no_os_gpio_get_optional+0x32>
		return -EINVAL;
 800229a:	f06f 0315 	mvn.w	r3, #21
 800229e:	e019      	b.n	80022d4 <no_os_gpio_get_optional+0x66>

	if (!param->platform_ops->gpio_ops_get_optional)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d102      	bne.n	80022b0 <no_os_gpio_get_optional+0x42>
		return -ENOSYS;
 80022aa:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80022ae:	e011      	b.n	80022d4 <no_os_gpio_get_optional+0x66>

	ret = param->platform_ops->gpio_ops_get_optional(desc, param);
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	6839      	ldr	r1, [r7, #0]
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	4798      	blx	r3
 80022bc:	60f8      	str	r0, [r7, #12]
	if (ret)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <no_os_gpio_get_optional+0x5a>
		return ret;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	e005      	b.n	80022d4 <no_os_gpio_get_optional+0x66>

	(*desc)->platform_ops = param->platform_ops;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	683a      	ldr	r2, [r7, #0]
 80022ce:	68d2      	ldr	r2, [r2, #12]
 80022d0:	60da      	str	r2, [r3, #12]

	return 0;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3710      	adds	r7, #16
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <no_os_gpio_remove>:
 * @brief Free the resources allocated by no_os_gpio_get().
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_remove(struct no_os_gpio_desc *desc)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
	if (desc) {
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d015      	beq.n	8002316 <no_os_gpio_remove+0x3a>
		if (!desc->platform_ops)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d102      	bne.n	80022f8 <no_os_gpio_remove+0x1c>
			return -EINVAL;
 80022f2:	f06f 0315 	mvn.w	r3, #21
 80022f6:	e00f      	b.n	8002318 <no_os_gpio_remove+0x3c>

		if (!desc->platform_ops->gpio_ops_remove)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d102      	bne.n	8002308 <no_os_gpio_remove+0x2c>
			return -ENOSYS;
 8002302:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8002306:	e007      	b.n	8002318 <no_os_gpio_remove+0x3c>

		return desc->platform_ops->gpio_ops_remove(desc);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	4798      	blx	r3
 8002312:	4603      	mov	r3, r0
 8002314:	e000      	b.n	8002318 <no_os_gpio_remove+0x3c>
	}

	return 0;
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <no_os_gpio_direction_input>:
 * @brief Enable the input direction of the specified GPIO.
 * @param desc - The GPIO descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_direction_input(struct no_os_gpio_desc *desc)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
	if (desc) {
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d015      	beq.n	800235a <no_os_gpio_direction_input+0x3a>
		if (!desc->platform_ops)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d102      	bne.n	800233c <no_os_gpio_direction_input+0x1c>
			return -EINVAL;
 8002336:	f06f 0315 	mvn.w	r3, #21
 800233a:	e00f      	b.n	800235c <no_os_gpio_direction_input+0x3c>

		if (!desc->platform_ops->gpio_ops_direction_input)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d102      	bne.n	800234c <no_os_gpio_direction_input+0x2c>
			return -ENOSYS;
 8002346:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 800234a:	e007      	b.n	800235c <no_os_gpio_direction_input+0x3c>

		return desc->platform_ops->gpio_ops_direction_input(desc);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	4798      	blx	r3
 8002356:	4603      	mov	r3, r0
 8002358:	e000      	b.n	800235c <no_os_gpio_direction_input+0x3c>
	}

	return 0;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <no_os_gpio_direction_output>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_direction_output(struct no_os_gpio_desc *desc,
				    uint8_t value)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	460b      	mov	r3, r1
 800236e:	70fb      	strb	r3, [r7, #3]
	if (desc) {
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d017      	beq.n	80023a6 <no_os_gpio_direction_output+0x42>
		if (!desc->platform_ops)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d102      	bne.n	8002384 <no_os_gpio_direction_output+0x20>
			return -EINVAL;
 800237e:	f06f 0315 	mvn.w	r3, #21
 8002382:	e011      	b.n	80023a8 <no_os_gpio_direction_output+0x44>

		if (!desc->platform_ops->gpio_ops_direction_output)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d102      	bne.n	8002394 <no_os_gpio_direction_output+0x30>
			return -ENOSYS;
 800238e:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8002392:	e009      	b.n	80023a8 <no_os_gpio_direction_output+0x44>

		return desc->platform_ops->
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	78fa      	ldrb	r2, [r7, #3]
 800239c:	4611      	mov	r1, r2
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	4798      	blx	r3
 80023a2:	4603      	mov	r3, r0
 80023a4:	e000      	b.n	80023a8 <no_os_gpio_direction_output+0x44>
		       gpio_ops_direction_output(desc, value);
	}

	return 0;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	3708      	adds	r7, #8
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <no_os_gpio_set_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_set_value(struct no_os_gpio_desc *desc,
			     uint8_t value)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	70fb      	strb	r3, [r7, #3]
	if (desc) {
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d017      	beq.n	80023f2 <no_os_gpio_set_value+0x42>
		if (!desc->platform_ops)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d102      	bne.n	80023d0 <no_os_gpio_set_value+0x20>
			return -EINVAL;
 80023ca:	f06f 0315 	mvn.w	r3, #21
 80023ce:	e011      	b.n	80023f4 <no_os_gpio_set_value+0x44>

		if (!desc->platform_ops->gpio_ops_set_value)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d102      	bne.n	80023e0 <no_os_gpio_set_value+0x30>
			return -ENOSYS;
 80023da:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80023de:	e009      	b.n	80023f4 <no_os_gpio_set_value+0x44>

		return desc->platform_ops->gpio_ops_set_value(desc, value);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	78fa      	ldrb	r2, [r7, #3]
 80023e8:	4611      	mov	r1, r2
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	4798      	blx	r3
 80023ee:	4603      	mov	r3, r0
 80023f0:	e000      	b.n	80023f4 <no_os_gpio_set_value+0x44>
	}

	return 0;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <no_os_gpio_get_value>:
 *                         NO_OS_GPIO_LOW
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_gpio_get_value(struct no_os_gpio_desc *desc,
			     uint8_t *value)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
	if (desc) {
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d016      	beq.n	800243a <no_os_gpio_get_value+0x3e>
		if (!desc->platform_ops)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d102      	bne.n	800241a <no_os_gpio_get_value+0x1e>
			return -EINVAL;
 8002414:	f06f 0315 	mvn.w	r3, #21
 8002418:	e010      	b.n	800243c <no_os_gpio_get_value+0x40>

		if (!desc->platform_ops->gpio_ops_set_value)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d102      	bne.n	800242a <no_os_gpio_get_value+0x2e>
			return -ENOSYS;
 8002424:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8002428:	e008      	b.n	800243c <no_os_gpio_get_value+0x40>

		return desc->platform_ops->gpio_ops_get_value(desc, value);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	69db      	ldr	r3, [r3, #28]
 8002430:	6839      	ldr	r1, [r7, #0]
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	4798      	blx	r3
 8002436:	4603      	mov	r3, r0
 8002438:	e000      	b.n	800243c <no_os_gpio_get_value+0x40>
	}

	return 0;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <no_os_mutex_init>:
/**
 * @brief Initialize mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute__((weak)) inline void no_os_mutex_init(void **mutex) {}
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <no_os_mutex_lock>:
/**
 * @brief Lock mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute__((weak)) inline void no_os_mutex_lock(void *mutex) {}
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	bf00      	nop
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <no_os_mutex_unlock>:
/**
 * @brief Unlock mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute((weak)) inline void no_os_mutex_unlock(void *mutex) {}
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <no_os_mutex_remove>:
/**
 * @brief Remove mutex.
 * @param ptr - Pointer toward the mutex.
 * @return None.
 */
__attribute__((weak)) inline void no_os_mutex_remove(void *mutex) {}
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <no_os_spi_init>:
 * @param param - The structure that contains the SPI parameters.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_spi_init(struct no_os_spi_desc **desc,
		       const struct no_os_spi_init_param *param)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
	int32_t ret;

	if (!param || !param->platform_ops)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d003      	beq.n	80024ac <no_os_spi_init+0x18>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d102      	bne.n	80024b2 <no_os_spi_init+0x1e>
		return -EINVAL;
 80024ac:	f06f 0315 	mvn.w	r3, #21
 80024b0:	e04d      	b.n	800254e <no_os_spi_init+0xba>

	if (!param->platform_ops->init)
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d102      	bne.n	80024c2 <no_os_spi_init+0x2e>
		return -ENOSYS;
 80024bc:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80024c0:	e045      	b.n	800254e <no_os_spi_init+0xba>
	if (param->device_id > SPI_MAX_BUS_NUMBER)
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d902      	bls.n	80024d0 <no_os_spi_init+0x3c>
		return -EINVAL;
 80024ca:	f06f 0315 	mvn.w	r3, #21
 80024ce:	e03e      	b.n	800254e <no_os_spi_init+0xba>
	// Initializing BUS descriptor
	if (!spi_table[param->device_id]) {
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a20      	ldr	r2, [pc, #128]	@ (8002558 <no_os_spi_init+0xc4>)
 80024d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d108      	bne.n	80024f0 <no_os_spi_init+0x5c>
		ret = no_os_spibus_init(param);
 80024de:	6838      	ldr	r0, [r7, #0]
 80024e0:	f000 f83c 	bl	800255c <no_os_spibus_init>
 80024e4:	60f8      	str	r0, [r7, #12]
		if (ret)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <no_os_spi_init+0x5c>
			return ret;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	e02e      	b.n	800254e <no_os_spi_init+0xba>
	}
	// Initilize SPI descriptor
	ret = param->platform_ops->init(desc, param);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	6839      	ldr	r1, [r7, #0]
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	4798      	blx	r3
 80024fc:	60f8      	str	r0, [r7, #12]
	if (ret)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <no_os_spi_init+0x74>
		return ret;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	e022      	b.n	800254e <no_os_spi_init+0xba>
	(*desc)->bus = spi_table[param->device_id];
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4911      	ldr	r1, [pc, #68]	@ (8002558 <no_os_spi_init+0xc4>)
 8002512:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002516:	601a      	str	r2, [r3, #0]
	(*desc)->bus->slave_number++;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	791a      	ldrb	r2, [r3, #4]
 8002520:	3201      	adds	r2, #1
 8002522:	b2d2      	uxtb	r2, r2
 8002524:	711a      	strb	r2, [r3, #4]
	(*desc)->platform_ops = param->platform_ops;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	68d2      	ldr	r2, [r2, #12]
 800252e:	611a      	str	r2, [r3, #16]
	(*desc)->parent = param->parent;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	69d2      	ldr	r2, [r2, #28]
 8002538:	621a      	str	r2, [r3, #32]
	(*desc)->platform_delays = param->platform_delays;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	683a      	ldr	r2, [r7, #0]
 8002540:	3314      	adds	r3, #20
 8002542:	3210      	adds	r2, #16
 8002544:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002548:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000470 	.word	0x20000470

0800255c <no_os_spibus_init>:
 * @brief Initialize the SPI bus communication peripheral.
 * @param param - The structure that containes the SPI bus parameters
 * @return 0 in case of success, error code otherwise
*/
int32_t no_os_spibus_init(const struct no_os_spi_init_param *param)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
	struct no_os_spibus_desc *bus = (struct no_os_spibus_desc *)no_os_calloc(1,
 8002564:	211c      	movs	r1, #28
 8002566:	2001      	movs	r0, #1
 8002568:	f7ff fd9e 	bl	80020a8 <no_os_calloc>
 800256c:	60f8      	str	r0, [r7, #12]
					sizeof(struct no_os_spibus_desc));

	if (!bus)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d102      	bne.n	800257a <no_os_spibus_init+0x1e>
		return -ENOMEM;
 8002574:	f06f 030b 	mvn.w	r3, #11
 8002578:	e025      	b.n	80025c6 <no_os_spibus_init+0x6a>

	no_os_mutex_init(&(bus->mutex));
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff ff61 	bl	8002444 <no_os_mutex_init>

	bus->slave_number = 0;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2200      	movs	r2, #0
 8002586:	711a      	strb	r2, [r3, #4]
	bus->device_id = param->device_id;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	609a      	str	r2, [r3, #8]
	bus->max_speed_hz = param->max_speed_hz;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685a      	ldr	r2, [r3, #4]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	60da      	str	r2, [r3, #12]
	bus->mode = param->mode;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	7a5a      	ldrb	r2, [r3, #9]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	741a      	strb	r2, [r3, #16]
	bus->bit_order = param->bit_order;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	7a9a      	ldrb	r2, [r3, #10]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	745a      	strb	r2, [r3, #17]
	bus->platform_ops = param->platform_ops;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68da      	ldr	r2, [r3, #12]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	615a      	str	r2, [r3, #20]
	bus->extra = param->extra;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	699a      	ldr	r2, [r3, #24]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	619a      	str	r2, [r3, #24]

	spi_table[param->device_id] = bus;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4904      	ldr	r1, [pc, #16]	@ (80025d0 <no_os_spibus_init+0x74>)
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	return 0;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	20000470 	.word	0x20000470

080025d4 <no_os_spi_remove>:
 * @brief Free the resources allocated by no_os_spi_init().
 * @param desc - The SPI descriptor.
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_spi_remove(struct no_os_spi_desc *desc)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
	if (!desc || !desc->platform_ops)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <no_os_spi_remove+0x16>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d102      	bne.n	80025f0 <no_os_spi_remove+0x1c>
		return -EINVAL;
 80025ea:	f06f 0315 	mvn.w	r3, #21
 80025ee:	e017      	b.n	8002620 <no_os_spi_remove+0x4c>

	if (desc->bus)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d005      	beq.n	8002604 <no_os_spi_remove+0x30>
		no_os_spibus_remove(desc->bus->device_id);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	4618      	mov	r0, r3
 8002600:	f000 f812 	bl	8002628 <no_os_spibus_remove>

	if (!desc->platform_ops->remove)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d102      	bne.n	8002614 <no_os_spi_remove+0x40>
		return -ENOSYS;
 800260e:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 8002612:	e005      	b.n	8002620 <no_os_spi_remove+0x4c>
	return desc->platform_ops->remove(desc);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	4798      	blx	r3
 800261e:	4603      	mov	r3, r0
}
 8002620:	4618      	mov	r0, r3
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <no_os_spibus_remove>:
/**
 * @brief Removes SPI bus instance
 * @param bus_number - SPI bus number
*/
void no_os_spibus_remove(uint32_t bus_number)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
	struct no_os_spibus_desc *bus = (struct no_os_spibus_desc *)
 8002630:	4a14      	ldr	r2, [pc, #80]	@ (8002684 <no_os_spibus_remove+0x5c>)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002638:	60fb      	str	r3, [r7, #12]
					spi_table[bus_number];

	if (bus->slave_number > 0)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	791b      	ldrb	r3, [r3, #4]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d005      	beq.n	800264e <no_os_spibus_remove+0x26>
		bus->slave_number--;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	791b      	ldrb	r3, [r3, #4]
 8002646:	3b01      	subs	r3, #1
 8002648:	b2da      	uxtb	r2, r3
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	711a      	strb	r2, [r3, #4]

	if (bus->slave_number == 0) {
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	791b      	ldrb	r3, [r3, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d111      	bne.n	800267a <no_os_spibus_remove+0x52>
		no_os_mutex_remove(bus->mutex);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff ff10 	bl	8002480 <no_os_mutex_remove>

		if (bus) {
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d009      	beq.n	800267a <no_os_spibus_remove+0x52>
			no_os_free(bus);
 8002666:	68f8      	ldr	r0, [r7, #12]
 8002668:	f7ff fd2c 	bl	80020c4 <no_os_free>
			bus = NULL;
 800266c:	2300      	movs	r3, #0
 800266e:	60fb      	str	r3, [r7, #12]
			spi_table[bus_number] = NULL;
 8002670:	4a04      	ldr	r2, [pc, #16]	@ (8002684 <no_os_spibus_remove+0x5c>)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2100      	movs	r1, #0
 8002676:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
	}
}
 800267a:	bf00      	nop
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20000470 	.word	0x20000470

08002688 <no_os_spi_write_and_read>:
 * @return 0 in case of success, -1 otherwise.
 */
int32_t no_os_spi_write_and_read(struct no_os_spi_desc *desc,
				 uint8_t *data,
				 uint16_t bytes_number)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	4613      	mov	r3, r2
 8002694:	80fb      	strh	r3, [r7, #6]
	int32_t ret;

	if (!desc || !desc->platform_ops)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d003      	beq.n	80026a4 <no_os_spi_write_and_read+0x1c>
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	691b      	ldr	r3, [r3, #16]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d102      	bne.n	80026aa <no_os_spi_write_and_read+0x22>
		return -EINVAL;
 80026a4:	f06f 0315 	mvn.w	r3, #21
 80026a8:	e01c      	b.n	80026e4 <no_os_spi_write_and_read+0x5c>

	if (!desc->platform_ops->write_and_read)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d102      	bne.n	80026ba <no_os_spi_write_and_read+0x32>
		return -ENOSYS;
 80026b4:	f06f 0357 	mvn.w	r3, #87	@ 0x57
 80026b8:	e014      	b.n	80026e4 <no_os_spi_write_and_read+0x5c>

	no_os_mutex_lock(desc->bus->mutex);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff fec9 	bl	8002458 <no_os_mutex_lock>
	ret =  desc->platform_ops->write_and_read(desc, data, bytes_number);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	88fa      	ldrh	r2, [r7, #6]
 80026ce:	68b9      	ldr	r1, [r7, #8]
 80026d0:	68f8      	ldr	r0, [r7, #12]
 80026d2:	4798      	blx	r3
 80026d4:	6178      	str	r0, [r7, #20]
	no_os_mutex_unlock(desc->bus->mutex);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff fec5 	bl	800246c <no_os_mutex_unlock>

	return ret;
 80026e2:	697b      	ldr	r3, [r7, #20]
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3718      	adds	r7, #24
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <no_os_find_first_set_bit>:

/**
 * Find first set bit in word.
 */
uint32_t no_os_find_first_set_bit(uint32_t word)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
	uint32_t first_set_bit = 0;
 80026f4:	2300      	movs	r3, #0
 80026f6:	60fb      	str	r3, [r7, #12]

	while (word) {
 80026f8:	e00c      	b.n	8002714 <no_os_find_first_set_bit+0x28>
		if (word & 0x1)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f003 0301 	and.w	r3, r3, #1
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <no_os_find_first_set_bit+0x1c>
			return first_set_bit;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	e009      	b.n	800271c <no_os_find_first_set_bit+0x30>
		word >>= 1;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	085b      	lsrs	r3, r3, #1
 800270c:	607b      	str	r3, [r7, #4]
		first_set_bit ++;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	3301      	adds	r3, #1
 8002712:	60fb      	str	r3, [r7, #12]
	while (word) {
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1ef      	bne.n	80026fa <no_os_find_first_set_bit+0xe>
	}

	return 32;
 800271a:	2320      	movs	r3, #32
}
 800271c:	4618      	mov	r0, r3
 800271e:	3714      	adds	r7, #20
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <no_os_field_prep>:

/**
 * Shift the value and apply the specified mask.
 */
uint32_t no_os_field_prep(uint32_t mask, uint32_t val)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
	return (val << no_os_find_first_set_bit(mask)) & mask;
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f7ff ffda 	bl	80026ec <no_os_find_first_set_bit>
 8002738:	4602      	mov	r2, r0
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	fa03 f202 	lsl.w	r2, r3, r2
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4013      	ands	r3, r2
}
 8002744:	4618      	mov	r0, r3
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <no_os_field_get>:

/**
 * Get a field specified by a mask from a word.
 */
uint32_t no_os_field_get(uint32_t mask, uint32_t word)
{
 800274c:	b590      	push	{r4, r7, lr}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
	return (word & mask) >> no_os_find_first_set_bit(mask);
 8002756:	683a      	ldr	r2, [r7, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	ea02 0403 	and.w	r4, r2, r3
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f7ff ffc4 	bl	80026ec <no_os_find_first_set_bit>
 8002764:	4603      	mov	r3, r0
 8002766:	fa24 f303 	lsr.w	r3, r4, r3
}
 800276a:	4618      	mov	r0, r3
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	bd90      	pop	{r4, r7, pc}
	...

08002774 <no_os_udelay>:
#pragma GCC push_options
#pragma GCC optimize ("O3")
void no_os_udelay(uint32_t usecs)
{
	static bool firstrun = true;
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 8002774:	4b13      	ldr	r3, [pc, #76]	@ (80027c4 <no_os_udelay+0x50>)
 8002776:	4a14      	ldr	r2, [pc, #80]	@ (80027c8 <no_os_udelay+0x54>)
 8002778:	681b      	ldr	r3, [r3, #0]
	if (firstrun) {
 800277a:	4914      	ldr	r1, [pc, #80]	@ (80027cc <no_os_udelay+0x58>)
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 800277c:	fba2 2303 	umull	r2, r3, r2, r3
{
 8002780:	b082      	sub	sp, #8
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 8002782:	0c9b      	lsrs	r3, r3, #18
	if (firstrun) {
 8002784:	780a      	ldrb	r2, [r1, #0]
	volatile uint32_t cycles = (SystemCoreClock / 1000000L) * usecs;
 8002786:	fb00 f303 	mul.w	r3, r0, r3
 800278a:	9300      	str	r3, [sp, #0]
	if (firstrun) {
 800278c:	b17a      	cbz	r2, 80027ae <no_os_udelay+0x3a>
		CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800278e:	4810      	ldr	r0, [pc, #64]	@ (80027d0 <no_os_udelay+0x5c>)
#ifdef STM32F7
		DWT->LAR = 0xC5ACCE55;
#endif
		DWT->CTRL |= 1;
 8002790:	4a10      	ldr	r2, [pc, #64]	@ (80027d4 <no_os_udelay+0x60>)
		CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002792:	f8d0 30fc 	ldr.w	r3, [r0, #252]	@ 0xfc
 8002796:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800279a:	f8c0 30fc 	str.w	r3, [r0, #252]	@ 0xfc
		DWT->CTRL |= 1;
 800279e:	6813      	ldr	r3, [r2, #0]
		firstrun = false;
 80027a0:	f04f 0c00 	mov.w	ip, #0
		DWT->CTRL |= 1;
 80027a4:	f043 0301 	orr.w	r3, r3, #1
 80027a8:	6013      	str	r3, [r2, #0]
		firstrun = false;
 80027aa:	f881 c000 	strb.w	ip, [r1]
	}
	volatile uint32_t start = DWT->CYCCNT;
 80027ae:	4809      	ldr	r0, [pc, #36]	@ (80027d4 <no_os_udelay+0x60>)
 80027b0:	6843      	ldr	r3, [r0, #4]
 80027b2:	9301      	str	r3, [sp, #4]
	while(DWT->CYCCNT - start < cycles);
 80027b4:	6843      	ldr	r3, [r0, #4]
 80027b6:	9901      	ldr	r1, [sp, #4]
 80027b8:	9a00      	ldr	r2, [sp, #0]
 80027ba:	1a5b      	subs	r3, r3, r1
 80027bc:	4293      	cmp	r3, r2
 80027be:	d3f9      	bcc.n	80027b4 <no_os_udelay+0x40>
}
 80027c0:	b002      	add	sp, #8
 80027c2:	4770      	bx	lr
 80027c4:	20000004 	.word	0x20000004
 80027c8:	431bde83 	.word	0x431bde83
 80027cc:	20000000 	.word	0x20000000
 80027d0:	e000ed00 	.word	0xe000ed00
 80027d4:	e0001000 	.word	0xe0001000

080027d8 <no_os_mdelay>:
 * @brief Generate miliseconds delay.
 * @param msecs - Delay in miliseconds.
 * @return None.
 */
void no_os_mdelay(uint32_t msecs)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
	HAL_Delay(msecs);
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f000 fa5f 	bl	8002ca4 <HAL_Delay>
}
 80027e6:	bf00      	nop
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop

080027f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027f6:	2300      	movs	r3, #0
 80027f8:	607b      	str	r3, [r7, #4]
 80027fa:	4b10      	ldr	r3, [pc, #64]	@ (800283c <HAL_MspInit+0x4c>)
 80027fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fe:	4a0f      	ldr	r2, [pc, #60]	@ (800283c <HAL_MspInit+0x4c>)
 8002800:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002804:	6453      	str	r3, [r2, #68]	@ 0x44
 8002806:	4b0d      	ldr	r3, [pc, #52]	@ (800283c <HAL_MspInit+0x4c>)
 8002808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800280e:	607b      	str	r3, [r7, #4]
 8002810:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	603b      	str	r3, [r7, #0]
 8002816:	4b09      	ldr	r3, [pc, #36]	@ (800283c <HAL_MspInit+0x4c>)
 8002818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281a:	4a08      	ldr	r2, [pc, #32]	@ (800283c <HAL_MspInit+0x4c>)
 800281c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002820:	6413      	str	r3, [r2, #64]	@ 0x40
 8002822:	4b06      	ldr	r3, [pc, #24]	@ (800283c <HAL_MspInit+0x4c>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800282a:	603b      	str	r3, [r7, #0]
 800282c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800282e:	2007      	movs	r0, #7
 8002830:	f000 fb0e 	bl	8002e50 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40023800 	.word	0x40023800

08002840 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b08a      	sub	sp, #40	@ 0x28
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002848:	f107 0314 	add.w	r3, r7, #20
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	60da      	str	r2, [r3, #12]
 8002856:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a19      	ldr	r2, [pc, #100]	@ (80028c4 <HAL_SPI_MspInit+0x84>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d12b      	bne.n	80028ba <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	613b      	str	r3, [r7, #16]
 8002866:	4b18      	ldr	r3, [pc, #96]	@ (80028c8 <HAL_SPI_MspInit+0x88>)
 8002868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800286a:	4a17      	ldr	r2, [pc, #92]	@ (80028c8 <HAL_SPI_MspInit+0x88>)
 800286c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002870:	6453      	str	r3, [r2, #68]	@ 0x44
 8002872:	4b15      	ldr	r3, [pc, #84]	@ (80028c8 <HAL_SPI_MspInit+0x88>)
 8002874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002876:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800287a:	613b      	str	r3, [r7, #16]
 800287c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	4b11      	ldr	r3, [pc, #68]	@ (80028c8 <HAL_SPI_MspInit+0x88>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002886:	4a10      	ldr	r2, [pc, #64]	@ (80028c8 <HAL_SPI_MspInit+0x88>)
 8002888:	f043 0301 	orr.w	r3, r3, #1
 800288c:	6313      	str	r3, [r2, #48]	@ 0x30
 800288e:	4b0e      	ldr	r3, [pc, #56]	@ (80028c8 <HAL_SPI_MspInit+0x88>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	f003 0301 	and.w	r3, r3, #1
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800289a:	23a0      	movs	r3, #160	@ 0xa0
 800289c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289e:	2302      	movs	r3, #2
 80028a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a6:	2303      	movs	r3, #3
 80028a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028aa:	2305      	movs	r3, #5
 80028ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ae:	f107 0314 	add.w	r3, r7, #20
 80028b2:	4619      	mov	r1, r3
 80028b4:	4805      	ldr	r0, [pc, #20]	@ (80028cc <HAL_SPI_MspInit+0x8c>)
 80028b6:	f000 faff 	bl	8002eb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80028ba:	bf00      	nop
 80028bc:	3728      	adds	r7, #40	@ 0x28
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40013000 	.word	0x40013000
 80028c8:	40023800 	.word	0x40023800
 80028cc:	40020000 	.word	0x40020000

080028d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a0b      	ldr	r2, [pc, #44]	@ (800290c <HAL_TIM_Base_MspInit+0x3c>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d10d      	bne.n	80028fe <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80028e2:	2300      	movs	r3, #0
 80028e4:	60fb      	str	r3, [r7, #12]
 80028e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002910 <HAL_TIM_Base_MspInit+0x40>)
 80028e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ea:	4a09      	ldr	r2, [pc, #36]	@ (8002910 <HAL_TIM_Base_MspInit+0x40>)
 80028ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80028f2:	4b07      	ldr	r3, [pc, #28]	@ (8002910 <HAL_TIM_Base_MspInit+0x40>)
 80028f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fa:	60fb      	str	r3, [r7, #12]
 80028fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80028fe:	bf00      	nop
 8002900:	3714      	adds	r7, #20
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	40014400 	.word	0x40014400
 8002910:	40023800 	.word	0x40023800

08002914 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b08a      	sub	sp, #40	@ 0x28
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800291c:	f107 0314 	add.w	r3, r7, #20
 8002920:	2200      	movs	r2, #0
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	605a      	str	r2, [r3, #4]
 8002926:	609a      	str	r2, [r3, #8]
 8002928:	60da      	str	r2, [r3, #12]
 800292a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a19      	ldr	r2, [pc, #100]	@ (8002998 <HAL_UART_MspInit+0x84>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d12b      	bne.n	800298e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002936:	2300      	movs	r3, #0
 8002938:	613b      	str	r3, [r7, #16]
 800293a:	4b18      	ldr	r3, [pc, #96]	@ (800299c <HAL_UART_MspInit+0x88>)
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	4a17      	ldr	r2, [pc, #92]	@ (800299c <HAL_UART_MspInit+0x88>)
 8002940:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002944:	6413      	str	r3, [r2, #64]	@ 0x40
 8002946:	4b15      	ldr	r3, [pc, #84]	@ (800299c <HAL_UART_MspInit+0x88>)
 8002948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800294e:	613b      	str	r3, [r7, #16]
 8002950:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	4b11      	ldr	r3, [pc, #68]	@ (800299c <HAL_UART_MspInit+0x88>)
 8002958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295a:	4a10      	ldr	r2, [pc, #64]	@ (800299c <HAL_UART_MspInit+0x88>)
 800295c:	f043 0301 	orr.w	r3, r3, #1
 8002960:	6313      	str	r3, [r2, #48]	@ 0x30
 8002962:	4b0e      	ldr	r3, [pc, #56]	@ (800299c <HAL_UART_MspInit+0x88>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800296e:	230c      	movs	r3, #12
 8002970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002972:	2302      	movs	r3, #2
 8002974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002976:	2300      	movs	r3, #0
 8002978:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297a:	2300      	movs	r3, #0
 800297c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800297e:	2307      	movs	r3, #7
 8002980:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002982:	f107 0314 	add.w	r3, r7, #20
 8002986:	4619      	mov	r1, r3
 8002988:	4805      	ldr	r0, [pc, #20]	@ (80029a0 <HAL_UART_MspInit+0x8c>)
 800298a:	f000 fa95 	bl	8002eb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800298e:	bf00      	nop
 8002990:	3728      	adds	r7, #40	@ 0x28
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	40004400 	.word	0x40004400
 800299c:	40023800 	.word	0x40023800
 80029a0:	40020000 	.word	0x40020000

080029a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029a8:	bf00      	nop
 80029aa:	e7fd      	b.n	80029a8 <NMI_Handler+0x4>

080029ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029b0:	bf00      	nop
 80029b2:	e7fd      	b.n	80029b0 <HardFault_Handler+0x4>

080029b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029b8:	bf00      	nop
 80029ba:	e7fd      	b.n	80029b8 <MemManage_Handler+0x4>

080029bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029c0:	bf00      	nop
 80029c2:	e7fd      	b.n	80029c0 <BusFault_Handler+0x4>

080029c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029c8:	bf00      	nop
 80029ca:	e7fd      	b.n	80029c8 <UsageFault_Handler+0x4>

080029cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029d0:	bf00      	nop
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr

080029da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029da:	b480      	push	{r7}
 80029dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029de:	bf00      	nop
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029ec:	bf00      	nop
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr

080029f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029f6:	b580      	push	{r7, lr}
 80029f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029fa:	f000 f933 	bl	8002c64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029fe:	bf00      	nop
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b086      	sub	sp, #24
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	60f8      	str	r0, [r7, #12]
 8002a0a:	60b9      	str	r1, [r7, #8]
 8002a0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a0e:	2300      	movs	r3, #0
 8002a10:	617b      	str	r3, [r7, #20]
 8002a12:	e00a      	b.n	8002a2a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a14:	f3af 8000 	nop.w
 8002a18:	4601      	mov	r1, r0
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	1c5a      	adds	r2, r3, #1
 8002a1e:	60ba      	str	r2, [r7, #8]
 8002a20:	b2ca      	uxtb	r2, r1
 8002a22:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	3301      	adds	r3, #1
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	dbf0      	blt.n	8002a14 <_read+0x12>
  }

  return len;
 8002a32:	687b      	ldr	r3, [r7, #4]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3718      	adds	r7, #24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a48:	2300      	movs	r3, #0
 8002a4a:	617b      	str	r3, [r7, #20]
 8002a4c:	e009      	b.n	8002a62 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	1c5a      	adds	r2, r3, #1
 8002a52:	60ba      	str	r2, [r7, #8]
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	617b      	str	r3, [r7, #20]
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	dbf1      	blt.n	8002a4e <_write+0x12>
  }
  return len;
 8002a6a:	687b      	ldr	r3, [r7, #4]
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3718      	adds	r7, #24
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <_close>:

int _close(int file)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a9c:	605a      	str	r2, [r3, #4]
  return 0;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr

08002aac <_isatty>:

int _isatty(int file)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ab4:	2301      	movs	r3, #1
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b085      	sub	sp, #20
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	60f8      	str	r0, [r7, #12]
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b086      	sub	sp, #24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ae4:	4a14      	ldr	r2, [pc, #80]	@ (8002b38 <_sbrk+0x5c>)
 8002ae6:	4b15      	ldr	r3, [pc, #84]	@ (8002b3c <_sbrk+0x60>)
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002af0:	4b13      	ldr	r3, [pc, #76]	@ (8002b40 <_sbrk+0x64>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d102      	bne.n	8002afe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002af8:	4b11      	ldr	r3, [pc, #68]	@ (8002b40 <_sbrk+0x64>)
 8002afa:	4a12      	ldr	r2, [pc, #72]	@ (8002b44 <_sbrk+0x68>)
 8002afc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002afe:	4b10      	ldr	r3, [pc, #64]	@ (8002b40 <_sbrk+0x64>)
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4413      	add	r3, r2
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d207      	bcs.n	8002b1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b0c:	f001 ff52 	bl	80049b4 <__errno>
 8002b10:	4603      	mov	r3, r0
 8002b12:	220c      	movs	r2, #12
 8002b14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b16:	f04f 33ff 	mov.w	r3, #4294967295
 8002b1a:	e009      	b.n	8002b30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b1c:	4b08      	ldr	r3, [pc, #32]	@ (8002b40 <_sbrk+0x64>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b22:	4b07      	ldr	r3, [pc, #28]	@ (8002b40 <_sbrk+0x64>)
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4413      	add	r3, r2
 8002b2a:	4a05      	ldr	r2, [pc, #20]	@ (8002b40 <_sbrk+0x64>)
 8002b2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3718      	adds	r7, #24
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	20018000 	.word	0x20018000
 8002b3c:	00000400 	.word	0x00000400
 8002b40:	20000494 	.word	0x20000494
 8002b44:	200005e8 	.word	0x200005e8

08002b48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b4c:	4b06      	ldr	r3, [pc, #24]	@ (8002b68 <SystemInit+0x20>)
 8002b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b52:	4a05      	ldr	r2, [pc, #20]	@ (8002b68 <SystemInit+0x20>)
 8002b54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b5c:	bf00      	nop
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	e000ed00 	.word	0xe000ed00

08002b6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ba4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002b70:	f7ff ffea 	bl	8002b48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b74:	480c      	ldr	r0, [pc, #48]	@ (8002ba8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b76:	490d      	ldr	r1, [pc, #52]	@ (8002bac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b78:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b7c:	e002      	b.n	8002b84 <LoopCopyDataInit>

08002b7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b82:	3304      	adds	r3, #4

08002b84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b88:	d3f9      	bcc.n	8002b7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b8c:	4c0a      	ldr	r4, [pc, #40]	@ (8002bb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b90:	e001      	b.n	8002b96 <LoopFillZerobss>

08002b92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b94:	3204      	adds	r2, #4

08002b96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b98:	d3fb      	bcc.n	8002b92 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002b9a:	f001 ff11 	bl	80049c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b9e:	f7ff f8cf 	bl	8001d40 <main>
  bx  lr    
 8002ba2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ba4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002ba8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bac:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002bb0:	08005670 	.word	0x08005670
  ldr r2, =_sbss
 8002bb4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002bb8:	200005e8 	.word	0x200005e8

08002bbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bbc:	e7fe      	b.n	8002bbc <ADC_IRQHandler>
	...

08002bc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8002c00 <HAL_Init+0x40>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c00 <HAL_Init+0x40>)
 8002bca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002c00 <HAL_Init+0x40>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a0a      	ldr	r2, [pc, #40]	@ (8002c00 <HAL_Init+0x40>)
 8002bd6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bdc:	4b08      	ldr	r3, [pc, #32]	@ (8002c00 <HAL_Init+0x40>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a07      	ldr	r2, [pc, #28]	@ (8002c00 <HAL_Init+0x40>)
 8002be2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002be6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002be8:	2003      	movs	r0, #3
 8002bea:	f000 f931 	bl	8002e50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bee:	2000      	movs	r0, #0
 8002bf0:	f000 f808 	bl	8002c04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bf4:	f7ff fdfc 	bl	80027f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40023c00 	.word	0x40023c00

08002c04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c0c:	4b12      	ldr	r3, [pc, #72]	@ (8002c58 <HAL_InitTick+0x54>)
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	4b12      	ldr	r3, [pc, #72]	@ (8002c5c <HAL_InitTick+0x58>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	4619      	mov	r1, r3
 8002c16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c22:	4618      	mov	r0, r3
 8002c24:	f000 f93b 	bl	8002e9e <HAL_SYSTICK_Config>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e00e      	b.n	8002c50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2b0f      	cmp	r3, #15
 8002c36:	d80a      	bhi.n	8002c4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c38:	2200      	movs	r2, #0
 8002c3a:	6879      	ldr	r1, [r7, #4]
 8002c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c40:	f000 f911 	bl	8002e66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c44:	4a06      	ldr	r2, [pc, #24]	@ (8002c60 <HAL_InitTick+0x5c>)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	e000      	b.n	8002c50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3708      	adds	r7, #8
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	20000004 	.word	0x20000004
 8002c5c:	2000000c 	.word	0x2000000c
 8002c60:	20000008 	.word	0x20000008

08002c64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c68:	4b06      	ldr	r3, [pc, #24]	@ (8002c84 <HAL_IncTick+0x20>)
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	4b06      	ldr	r3, [pc, #24]	@ (8002c88 <HAL_IncTick+0x24>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4413      	add	r3, r2
 8002c74:	4a04      	ldr	r2, [pc, #16]	@ (8002c88 <HAL_IncTick+0x24>)
 8002c76:	6013      	str	r3, [r2, #0]
}
 8002c78:	bf00      	nop
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	2000000c 	.word	0x2000000c
 8002c88:	20000498 	.word	0x20000498

08002c8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c90:	4b03      	ldr	r3, [pc, #12]	@ (8002ca0 <HAL_GetTick+0x14>)
 8002c92:	681b      	ldr	r3, [r3, #0]
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	20000498 	.word	0x20000498

08002ca4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cac:	f7ff ffee 	bl	8002c8c <HAL_GetTick>
 8002cb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cbc:	d005      	beq.n	8002cca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce8 <HAL_Delay+0x44>)
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002cca:	bf00      	nop
 8002ccc:	f7ff ffde 	bl	8002c8c <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d8f7      	bhi.n	8002ccc <HAL_Delay+0x28>
  {
  }
}
 8002cdc:	bf00      	nop
 8002cde:	bf00      	nop
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	2000000c 	.word	0x2000000c

08002cec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b085      	sub	sp, #20
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f003 0307 	and.w	r3, r3, #7
 8002cfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8002d30 <__NVIC_SetPriorityGrouping+0x44>)
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d08:	4013      	ands	r3, r2
 8002d0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d1e:	4a04      	ldr	r2, [pc, #16]	@ (8002d30 <__NVIC_SetPriorityGrouping+0x44>)
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	60d3      	str	r3, [r2, #12]
}
 8002d24:	bf00      	nop
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr
 8002d30:	e000ed00 	.word	0xe000ed00

08002d34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d38:	4b04      	ldr	r3, [pc, #16]	@ (8002d4c <__NVIC_GetPriorityGrouping+0x18>)
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	0a1b      	lsrs	r3, r3, #8
 8002d3e:	f003 0307 	and.w	r3, r3, #7
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr
 8002d4c:	e000ed00 	.word	0xe000ed00

08002d50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	6039      	str	r1, [r7, #0]
 8002d5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	db0a      	blt.n	8002d7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	b2da      	uxtb	r2, r3
 8002d68:	490c      	ldr	r1, [pc, #48]	@ (8002d9c <__NVIC_SetPriority+0x4c>)
 8002d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6e:	0112      	lsls	r2, r2, #4
 8002d70:	b2d2      	uxtb	r2, r2
 8002d72:	440b      	add	r3, r1
 8002d74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d78:	e00a      	b.n	8002d90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	b2da      	uxtb	r2, r3
 8002d7e:	4908      	ldr	r1, [pc, #32]	@ (8002da0 <__NVIC_SetPriority+0x50>)
 8002d80:	79fb      	ldrb	r3, [r7, #7]
 8002d82:	f003 030f 	and.w	r3, r3, #15
 8002d86:	3b04      	subs	r3, #4
 8002d88:	0112      	lsls	r2, r2, #4
 8002d8a:	b2d2      	uxtb	r2, r2
 8002d8c:	440b      	add	r3, r1
 8002d8e:	761a      	strb	r2, [r3, #24]
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr
 8002d9c:	e000e100 	.word	0xe000e100
 8002da0:	e000ed00 	.word	0xe000ed00

08002da4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b089      	sub	sp, #36	@ 0x24
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f003 0307 	and.w	r3, r3, #7
 8002db6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	f1c3 0307 	rsb	r3, r3, #7
 8002dbe:	2b04      	cmp	r3, #4
 8002dc0:	bf28      	it	cs
 8002dc2:	2304      	movcs	r3, #4
 8002dc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	3304      	adds	r3, #4
 8002dca:	2b06      	cmp	r3, #6
 8002dcc:	d902      	bls.n	8002dd4 <NVIC_EncodePriority+0x30>
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	3b03      	subs	r3, #3
 8002dd2:	e000      	b.n	8002dd6 <NVIC_EncodePriority+0x32>
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	fa02 f303 	lsl.w	r3, r2, r3
 8002de2:	43da      	mvns	r2, r3
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	401a      	ands	r2, r3
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dec:	f04f 31ff 	mov.w	r1, #4294967295
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	fa01 f303 	lsl.w	r3, r1, r3
 8002df6:	43d9      	mvns	r1, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dfc:	4313      	orrs	r3, r2
         );
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3724      	adds	r7, #36	@ 0x24
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
	...

08002e0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3b01      	subs	r3, #1
 8002e18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e1c:	d301      	bcc.n	8002e22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e00f      	b.n	8002e42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e22:	4a0a      	ldr	r2, [pc, #40]	@ (8002e4c <SysTick_Config+0x40>)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	3b01      	subs	r3, #1
 8002e28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e2a:	210f      	movs	r1, #15
 8002e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e30:	f7ff ff8e 	bl	8002d50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e34:	4b05      	ldr	r3, [pc, #20]	@ (8002e4c <SysTick_Config+0x40>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e3a:	4b04      	ldr	r3, [pc, #16]	@ (8002e4c <SysTick_Config+0x40>)
 8002e3c:	2207      	movs	r2, #7
 8002e3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	e000e010 	.word	0xe000e010

08002e50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f7ff ff47 	bl	8002cec <__NVIC_SetPriorityGrouping>
}
 8002e5e:	bf00      	nop
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b086      	sub	sp, #24
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	60b9      	str	r1, [r7, #8]
 8002e70:	607a      	str	r2, [r7, #4]
 8002e72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e78:	f7ff ff5c 	bl	8002d34 <__NVIC_GetPriorityGrouping>
 8002e7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	68b9      	ldr	r1, [r7, #8]
 8002e82:	6978      	ldr	r0, [r7, #20]
 8002e84:	f7ff ff8e 	bl	8002da4 <NVIC_EncodePriority>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e8e:	4611      	mov	r1, r2
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff ff5d 	bl	8002d50 <__NVIC_SetPriority>
}
 8002e96:	bf00      	nop
 8002e98:	3718      	adds	r7, #24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b082      	sub	sp, #8
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f7ff ffb0 	bl	8002e0c <SysTick_Config>
 8002eac:	4603      	mov	r3, r0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
	...

08002eb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b089      	sub	sp, #36	@ 0x24
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ece:	2300      	movs	r3, #0
 8002ed0:	61fb      	str	r3, [r7, #28]
 8002ed2:	e159      	b.n	8003188 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	697a      	ldr	r2, [r7, #20]
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ee8:	693a      	ldr	r2, [r7, #16]
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	f040 8148 	bne.w	8003182 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	f003 0303 	and.w	r3, r3, #3
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d005      	beq.n	8002f0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d130      	bne.n	8002f6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	2203      	movs	r2, #3
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	43db      	mvns	r3, r3
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	4013      	ands	r3, r2
 8002f20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	68da      	ldr	r2, [r3, #12]
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f40:	2201      	movs	r2, #1
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	091b      	lsrs	r3, r3, #4
 8002f56:	f003 0201 	and.w	r2, r3, #1
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f003 0303 	and.w	r3, r3, #3
 8002f74:	2b03      	cmp	r3, #3
 8002f76:	d017      	beq.n	8002fa8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	005b      	lsls	r3, r3, #1
 8002f82:	2203      	movs	r2, #3
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	43db      	mvns	r3, r3
 8002f8a:	69ba      	ldr	r2, [r7, #24]
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	005b      	lsls	r3, r3, #1
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f003 0303 	and.w	r3, r3, #3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d123      	bne.n	8002ffc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	08da      	lsrs	r2, r3, #3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	3208      	adds	r2, #8
 8002fbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	f003 0307 	and.w	r3, r3, #7
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	220f      	movs	r2, #15
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	691a      	ldr	r2, [r3, #16]
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	f003 0307 	and.w	r3, r3, #7
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	08da      	lsrs	r2, r3, #3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	3208      	adds	r2, #8
 8002ff6:	69b9      	ldr	r1, [r7, #24]
 8002ff8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	2203      	movs	r2, #3
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	43db      	mvns	r3, r3
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	4013      	ands	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f003 0203 	and.w	r2, r3, #3
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	4313      	orrs	r3, r2
 8003028:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003038:	2b00      	cmp	r3, #0
 800303a:	f000 80a2 	beq.w	8003182 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	4b57      	ldr	r3, [pc, #348]	@ (80031a0 <HAL_GPIO_Init+0x2e8>)
 8003044:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003046:	4a56      	ldr	r2, [pc, #344]	@ (80031a0 <HAL_GPIO_Init+0x2e8>)
 8003048:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800304c:	6453      	str	r3, [r2, #68]	@ 0x44
 800304e:	4b54      	ldr	r3, [pc, #336]	@ (80031a0 <HAL_GPIO_Init+0x2e8>)
 8003050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003052:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800305a:	4a52      	ldr	r2, [pc, #328]	@ (80031a4 <HAL_GPIO_Init+0x2ec>)
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	089b      	lsrs	r3, r3, #2
 8003060:	3302      	adds	r3, #2
 8003062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003066:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	f003 0303 	and.w	r3, r3, #3
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	220f      	movs	r2, #15
 8003072:	fa02 f303 	lsl.w	r3, r2, r3
 8003076:	43db      	mvns	r3, r3
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	4013      	ands	r3, r2
 800307c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a49      	ldr	r2, [pc, #292]	@ (80031a8 <HAL_GPIO_Init+0x2f0>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d019      	beq.n	80030ba <HAL_GPIO_Init+0x202>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a48      	ldr	r2, [pc, #288]	@ (80031ac <HAL_GPIO_Init+0x2f4>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d013      	beq.n	80030b6 <HAL_GPIO_Init+0x1fe>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a47      	ldr	r2, [pc, #284]	@ (80031b0 <HAL_GPIO_Init+0x2f8>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d00d      	beq.n	80030b2 <HAL_GPIO_Init+0x1fa>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a46      	ldr	r2, [pc, #280]	@ (80031b4 <HAL_GPIO_Init+0x2fc>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d007      	beq.n	80030ae <HAL_GPIO_Init+0x1f6>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a45      	ldr	r2, [pc, #276]	@ (80031b8 <HAL_GPIO_Init+0x300>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d101      	bne.n	80030aa <HAL_GPIO_Init+0x1f2>
 80030a6:	2304      	movs	r3, #4
 80030a8:	e008      	b.n	80030bc <HAL_GPIO_Init+0x204>
 80030aa:	2307      	movs	r3, #7
 80030ac:	e006      	b.n	80030bc <HAL_GPIO_Init+0x204>
 80030ae:	2303      	movs	r3, #3
 80030b0:	e004      	b.n	80030bc <HAL_GPIO_Init+0x204>
 80030b2:	2302      	movs	r3, #2
 80030b4:	e002      	b.n	80030bc <HAL_GPIO_Init+0x204>
 80030b6:	2301      	movs	r3, #1
 80030b8:	e000      	b.n	80030bc <HAL_GPIO_Init+0x204>
 80030ba:	2300      	movs	r3, #0
 80030bc:	69fa      	ldr	r2, [r7, #28]
 80030be:	f002 0203 	and.w	r2, r2, #3
 80030c2:	0092      	lsls	r2, r2, #2
 80030c4:	4093      	lsls	r3, r2
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030cc:	4935      	ldr	r1, [pc, #212]	@ (80031a4 <HAL_GPIO_Init+0x2ec>)
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	089b      	lsrs	r3, r3, #2
 80030d2:	3302      	adds	r3, #2
 80030d4:	69ba      	ldr	r2, [r7, #24]
 80030d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030da:	4b38      	ldr	r3, [pc, #224]	@ (80031bc <HAL_GPIO_Init+0x304>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	43db      	mvns	r3, r3
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4013      	ands	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030fe:	4a2f      	ldr	r2, [pc, #188]	@ (80031bc <HAL_GPIO_Init+0x304>)
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003104:	4b2d      	ldr	r3, [pc, #180]	@ (80031bc <HAL_GPIO_Init+0x304>)
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	43db      	mvns	r3, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4013      	ands	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d003      	beq.n	8003128 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	4313      	orrs	r3, r2
 8003126:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003128:	4a24      	ldr	r2, [pc, #144]	@ (80031bc <HAL_GPIO_Init+0x304>)
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800312e:	4b23      	ldr	r3, [pc, #140]	@ (80031bc <HAL_GPIO_Init+0x304>)
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	43db      	mvns	r3, r3
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	4013      	ands	r3, r2
 800313c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	4313      	orrs	r3, r2
 8003150:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003152:	4a1a      	ldr	r2, [pc, #104]	@ (80031bc <HAL_GPIO_Init+0x304>)
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003158:	4b18      	ldr	r3, [pc, #96]	@ (80031bc <HAL_GPIO_Init+0x304>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	43db      	mvns	r3, r3
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	4013      	ands	r3, r2
 8003166:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d003      	beq.n	800317c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	4313      	orrs	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800317c:	4a0f      	ldr	r2, [pc, #60]	@ (80031bc <HAL_GPIO_Init+0x304>)
 800317e:	69bb      	ldr	r3, [r7, #24]
 8003180:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	3301      	adds	r3, #1
 8003186:	61fb      	str	r3, [r7, #28]
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	2b0f      	cmp	r3, #15
 800318c:	f67f aea2 	bls.w	8002ed4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003190:	bf00      	nop
 8003192:	bf00      	nop
 8003194:	3724      	adds	r7, #36	@ 0x24
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	40023800 	.word	0x40023800
 80031a4:	40013800 	.word	0x40013800
 80031a8:	40020000 	.word	0x40020000
 80031ac:	40020400 	.word	0x40020400
 80031b0:	40020800 	.word	0x40020800
 80031b4:	40020c00 	.word	0x40020c00
 80031b8:	40021000 	.word	0x40021000
 80031bc:	40013c00 	.word	0x40013c00

080031c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d101      	bne.n	80031d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e267      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d075      	beq.n	80032ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031de:	4b88      	ldr	r3, [pc, #544]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f003 030c 	and.w	r3, r3, #12
 80031e6:	2b04      	cmp	r3, #4
 80031e8:	d00c      	beq.n	8003204 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ea:	4b85      	ldr	r3, [pc, #532]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031f2:	2b08      	cmp	r3, #8
 80031f4:	d112      	bne.n	800321c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031f6:	4b82      	ldr	r3, [pc, #520]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003202:	d10b      	bne.n	800321c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003204:	4b7e      	ldr	r3, [pc, #504]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d05b      	beq.n	80032c8 <HAL_RCC_OscConfig+0x108>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d157      	bne.n	80032c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e242      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003224:	d106      	bne.n	8003234 <HAL_RCC_OscConfig+0x74>
 8003226:	4b76      	ldr	r3, [pc, #472]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a75      	ldr	r2, [pc, #468]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 800322c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003230:	6013      	str	r3, [r2, #0]
 8003232:	e01d      	b.n	8003270 <HAL_RCC_OscConfig+0xb0>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800323c:	d10c      	bne.n	8003258 <HAL_RCC_OscConfig+0x98>
 800323e:	4b70      	ldr	r3, [pc, #448]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a6f      	ldr	r2, [pc, #444]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 8003244:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003248:	6013      	str	r3, [r2, #0]
 800324a:	4b6d      	ldr	r3, [pc, #436]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a6c      	ldr	r2, [pc, #432]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 8003250:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003254:	6013      	str	r3, [r2, #0]
 8003256:	e00b      	b.n	8003270 <HAL_RCC_OscConfig+0xb0>
 8003258:	4b69      	ldr	r3, [pc, #420]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a68      	ldr	r2, [pc, #416]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 800325e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003262:	6013      	str	r3, [r2, #0]
 8003264:	4b66      	ldr	r3, [pc, #408]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a65      	ldr	r2, [pc, #404]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 800326a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800326e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d013      	beq.n	80032a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003278:	f7ff fd08 	bl	8002c8c <HAL_GetTick>
 800327c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003280:	f7ff fd04 	bl	8002c8c <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b64      	cmp	r3, #100	@ 0x64
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e207      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003292:	4b5b      	ldr	r3, [pc, #364]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d0f0      	beq.n	8003280 <HAL_RCC_OscConfig+0xc0>
 800329e:	e014      	b.n	80032ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a0:	f7ff fcf4 	bl	8002c8c <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032a8:	f7ff fcf0 	bl	8002c8c <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b64      	cmp	r3, #100	@ 0x64
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e1f3      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ba:	4b51      	ldr	r3, [pc, #324]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1f0      	bne.n	80032a8 <HAL_RCC_OscConfig+0xe8>
 80032c6:	e000      	b.n	80032ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d063      	beq.n	800339e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f003 030c 	and.w	r3, r3, #12
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00b      	beq.n	80032fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032e2:	4b47      	ldr	r3, [pc, #284]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032ea:	2b08      	cmp	r3, #8
 80032ec:	d11c      	bne.n	8003328 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032ee:	4b44      	ldr	r3, [pc, #272]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d116      	bne.n	8003328 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032fa:	4b41      	ldr	r3, [pc, #260]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d005      	beq.n	8003312 <HAL_RCC_OscConfig+0x152>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d001      	beq.n	8003312 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e1c7      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003312:	4b3b      	ldr	r3, [pc, #236]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	00db      	lsls	r3, r3, #3
 8003320:	4937      	ldr	r1, [pc, #220]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 8003322:	4313      	orrs	r3, r2
 8003324:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003326:	e03a      	b.n	800339e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d020      	beq.n	8003372 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003330:	4b34      	ldr	r3, [pc, #208]	@ (8003404 <HAL_RCC_OscConfig+0x244>)
 8003332:	2201      	movs	r2, #1
 8003334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003336:	f7ff fca9 	bl	8002c8c <HAL_GetTick>
 800333a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800333c:	e008      	b.n	8003350 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800333e:	f7ff fca5 	bl	8002c8c <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	2b02      	cmp	r3, #2
 800334a:	d901      	bls.n	8003350 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e1a8      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003350:	4b2b      	ldr	r3, [pc, #172]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d0f0      	beq.n	800333e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800335c:	4b28      	ldr	r3, [pc, #160]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	691b      	ldr	r3, [r3, #16]
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	4925      	ldr	r1, [pc, #148]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 800336c:	4313      	orrs	r3, r2
 800336e:	600b      	str	r3, [r1, #0]
 8003370:	e015      	b.n	800339e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003372:	4b24      	ldr	r3, [pc, #144]	@ (8003404 <HAL_RCC_OscConfig+0x244>)
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003378:	f7ff fc88 	bl	8002c8c <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800337e:	e008      	b.n	8003392 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003380:	f7ff fc84 	bl	8002c8c <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b02      	cmp	r3, #2
 800338c:	d901      	bls.n	8003392 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e187      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003392:	4b1b      	ldr	r3, [pc, #108]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1f0      	bne.n	8003380 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0308 	and.w	r3, r3, #8
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d036      	beq.n	8003418 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d016      	beq.n	80033e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033b2:	4b15      	ldr	r3, [pc, #84]	@ (8003408 <HAL_RCC_OscConfig+0x248>)
 80033b4:	2201      	movs	r2, #1
 80033b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033b8:	f7ff fc68 	bl	8002c8c <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033c0:	f7ff fc64 	bl	8002c8c <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e167      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003400 <HAL_RCC_OscConfig+0x240>)
 80033d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCC_OscConfig+0x200>
 80033de:	e01b      	b.n	8003418 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033e0:	4b09      	ldr	r3, [pc, #36]	@ (8003408 <HAL_RCC_OscConfig+0x248>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033e6:	f7ff fc51 	bl	8002c8c <HAL_GetTick>
 80033ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033ec:	e00e      	b.n	800340c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033ee:	f7ff fc4d 	bl	8002c8c <HAL_GetTick>
 80033f2:	4602      	mov	r2, r0
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d907      	bls.n	800340c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e150      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
 8003400:	40023800 	.word	0x40023800
 8003404:	42470000 	.word	0x42470000
 8003408:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800340c:	4b88      	ldr	r3, [pc, #544]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 800340e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d1ea      	bne.n	80033ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0304 	and.w	r3, r3, #4
 8003420:	2b00      	cmp	r3, #0
 8003422:	f000 8097 	beq.w	8003554 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003426:	2300      	movs	r3, #0
 8003428:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800342a:	4b81      	ldr	r3, [pc, #516]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 800342c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800342e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10f      	bne.n	8003456 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003436:	2300      	movs	r3, #0
 8003438:	60bb      	str	r3, [r7, #8]
 800343a:	4b7d      	ldr	r3, [pc, #500]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 800343c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343e:	4a7c      	ldr	r2, [pc, #496]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 8003440:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003444:	6413      	str	r3, [r2, #64]	@ 0x40
 8003446:	4b7a      	ldr	r3, [pc, #488]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 8003448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800344e:	60bb      	str	r3, [r7, #8]
 8003450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003452:	2301      	movs	r3, #1
 8003454:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003456:	4b77      	ldr	r3, [pc, #476]	@ (8003634 <HAL_RCC_OscConfig+0x474>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800345e:	2b00      	cmp	r3, #0
 8003460:	d118      	bne.n	8003494 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003462:	4b74      	ldr	r3, [pc, #464]	@ (8003634 <HAL_RCC_OscConfig+0x474>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a73      	ldr	r2, [pc, #460]	@ (8003634 <HAL_RCC_OscConfig+0x474>)
 8003468:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800346c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800346e:	f7ff fc0d 	bl	8002c8c <HAL_GetTick>
 8003472:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003474:	e008      	b.n	8003488 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003476:	f7ff fc09 	bl	8002c8c <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	2b02      	cmp	r3, #2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e10c      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003488:	4b6a      	ldr	r3, [pc, #424]	@ (8003634 <HAL_RCC_OscConfig+0x474>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003490:	2b00      	cmp	r3, #0
 8003492:	d0f0      	beq.n	8003476 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d106      	bne.n	80034aa <HAL_RCC_OscConfig+0x2ea>
 800349c:	4b64      	ldr	r3, [pc, #400]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 800349e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034a0:	4a63      	ldr	r2, [pc, #396]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 80034a2:	f043 0301 	orr.w	r3, r3, #1
 80034a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80034a8:	e01c      	b.n	80034e4 <HAL_RCC_OscConfig+0x324>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	2b05      	cmp	r3, #5
 80034b0:	d10c      	bne.n	80034cc <HAL_RCC_OscConfig+0x30c>
 80034b2:	4b5f      	ldr	r3, [pc, #380]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 80034b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b6:	4a5e      	ldr	r2, [pc, #376]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 80034b8:	f043 0304 	orr.w	r3, r3, #4
 80034bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80034be:	4b5c      	ldr	r3, [pc, #368]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 80034c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c2:	4a5b      	ldr	r2, [pc, #364]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 80034c4:	f043 0301 	orr.w	r3, r3, #1
 80034c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80034ca:	e00b      	b.n	80034e4 <HAL_RCC_OscConfig+0x324>
 80034cc:	4b58      	ldr	r3, [pc, #352]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 80034ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034d0:	4a57      	ldr	r2, [pc, #348]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 80034d2:	f023 0301 	bic.w	r3, r3, #1
 80034d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80034d8:	4b55      	ldr	r3, [pc, #340]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 80034da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034dc:	4a54      	ldr	r2, [pc, #336]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 80034de:	f023 0304 	bic.w	r3, r3, #4
 80034e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d015      	beq.n	8003518 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ec:	f7ff fbce 	bl	8002c8c <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034f2:	e00a      	b.n	800350a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034f4:	f7ff fbca 	bl	8002c8c <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003502:	4293      	cmp	r3, r2
 8003504:	d901      	bls.n	800350a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e0cb      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800350a:	4b49      	ldr	r3, [pc, #292]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 800350c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	2b00      	cmp	r3, #0
 8003514:	d0ee      	beq.n	80034f4 <HAL_RCC_OscConfig+0x334>
 8003516:	e014      	b.n	8003542 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003518:	f7ff fbb8 	bl	8002c8c <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800351e:	e00a      	b.n	8003536 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003520:	f7ff fbb4 	bl	8002c8c <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800352e:	4293      	cmp	r3, r2
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e0b5      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003536:	4b3e      	ldr	r3, [pc, #248]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 8003538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1ee      	bne.n	8003520 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003542:	7dfb      	ldrb	r3, [r7, #23]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d105      	bne.n	8003554 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003548:	4b39      	ldr	r3, [pc, #228]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 800354a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354c:	4a38      	ldr	r2, [pc, #224]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 800354e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003552:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 80a1 	beq.w	80036a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800355e:	4b34      	ldr	r3, [pc, #208]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f003 030c 	and.w	r3, r3, #12
 8003566:	2b08      	cmp	r3, #8
 8003568:	d05c      	beq.n	8003624 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	2b02      	cmp	r3, #2
 8003570:	d141      	bne.n	80035f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003572:	4b31      	ldr	r3, [pc, #196]	@ (8003638 <HAL_RCC_OscConfig+0x478>)
 8003574:	2200      	movs	r2, #0
 8003576:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003578:	f7ff fb88 	bl	8002c8c <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003580:	f7ff fb84 	bl	8002c8c <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e087      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003592:	4b27      	ldr	r3, [pc, #156]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1f0      	bne.n	8003580 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	69da      	ldr	r2, [r3, #28]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a1b      	ldr	r3, [r3, #32]
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ac:	019b      	lsls	r3, r3, #6
 80035ae:	431a      	orrs	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b4:	085b      	lsrs	r3, r3, #1
 80035b6:	3b01      	subs	r3, #1
 80035b8:	041b      	lsls	r3, r3, #16
 80035ba:	431a      	orrs	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c0:	061b      	lsls	r3, r3, #24
 80035c2:	491b      	ldr	r1, [pc, #108]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 80035c4:	4313      	orrs	r3, r2
 80035c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003638 <HAL_RCC_OscConfig+0x478>)
 80035ca:	2201      	movs	r2, #1
 80035cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ce:	f7ff fb5d 	bl	8002c8c <HAL_GetTick>
 80035d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035d4:	e008      	b.n	80035e8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035d6:	f7ff fb59 	bl	8002c8c <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d901      	bls.n	80035e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e05c      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035e8:	4b11      	ldr	r3, [pc, #68]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d0f0      	beq.n	80035d6 <HAL_RCC_OscConfig+0x416>
 80035f4:	e054      	b.n	80036a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035f6:	4b10      	ldr	r3, [pc, #64]	@ (8003638 <HAL_RCC_OscConfig+0x478>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fc:	f7ff fb46 	bl	8002c8c <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003604:	f7ff fb42 	bl	8002c8c <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e045      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003616:	4b06      	ldr	r3, [pc, #24]	@ (8003630 <HAL_RCC_OscConfig+0x470>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f0      	bne.n	8003604 <HAL_RCC_OscConfig+0x444>
 8003622:	e03d      	b.n	80036a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d107      	bne.n	800363c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e038      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
 8003630:	40023800 	.word	0x40023800
 8003634:	40007000 	.word	0x40007000
 8003638:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800363c:	4b1b      	ldr	r3, [pc, #108]	@ (80036ac <HAL_RCC_OscConfig+0x4ec>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d028      	beq.n	800369c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003654:	429a      	cmp	r2, r3
 8003656:	d121      	bne.n	800369c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003662:	429a      	cmp	r2, r3
 8003664:	d11a      	bne.n	800369c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003666:	68fa      	ldr	r2, [r7, #12]
 8003668:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800366c:	4013      	ands	r3, r2
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003672:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003674:	4293      	cmp	r3, r2
 8003676:	d111      	bne.n	800369c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003682:	085b      	lsrs	r3, r3, #1
 8003684:	3b01      	subs	r3, #1
 8003686:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003688:	429a      	cmp	r2, r3
 800368a:	d107      	bne.n	800369c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003696:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003698:	429a      	cmp	r2, r3
 800369a:	d001      	beq.n	80036a0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e000      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3718      	adds	r7, #24
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	40023800 	.word	0x40023800

080036b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d101      	bne.n	80036c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e0cc      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036c4:	4b68      	ldr	r3, [pc, #416]	@ (8003868 <HAL_RCC_ClockConfig+0x1b8>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0307 	and.w	r3, r3, #7
 80036cc:	683a      	ldr	r2, [r7, #0]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d90c      	bls.n	80036ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036d2:	4b65      	ldr	r3, [pc, #404]	@ (8003868 <HAL_RCC_ClockConfig+0x1b8>)
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	b2d2      	uxtb	r2, r2
 80036d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036da:	4b63      	ldr	r3, [pc, #396]	@ (8003868 <HAL_RCC_ClockConfig+0x1b8>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d001      	beq.n	80036ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e0b8      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d020      	beq.n	800373a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0304 	and.w	r3, r3, #4
 8003700:	2b00      	cmp	r3, #0
 8003702:	d005      	beq.n	8003710 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003704:	4b59      	ldr	r3, [pc, #356]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	4a58      	ldr	r2, [pc, #352]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 800370a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800370e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0308 	and.w	r3, r3, #8
 8003718:	2b00      	cmp	r3, #0
 800371a:	d005      	beq.n	8003728 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800371c:	4b53      	ldr	r3, [pc, #332]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	4a52      	ldr	r2, [pc, #328]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003722:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003726:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003728:	4b50      	ldr	r3, [pc, #320]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	494d      	ldr	r1, [pc, #308]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003736:	4313      	orrs	r3, r2
 8003738:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	2b00      	cmp	r3, #0
 8003744:	d044      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d107      	bne.n	800375e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800374e:	4b47      	ldr	r3, [pc, #284]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d119      	bne.n	800378e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e07f      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	2b02      	cmp	r3, #2
 8003764:	d003      	beq.n	800376e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800376a:	2b03      	cmp	r3, #3
 800376c:	d107      	bne.n	800377e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800376e:	4b3f      	ldr	r3, [pc, #252]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d109      	bne.n	800378e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e06f      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800377e:	4b3b      	ldr	r3, [pc, #236]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e067      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800378e:	4b37      	ldr	r3, [pc, #220]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f023 0203 	bic.w	r2, r3, #3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	4934      	ldr	r1, [pc, #208]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 800379c:	4313      	orrs	r3, r2
 800379e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037a0:	f7ff fa74 	bl	8002c8c <HAL_GetTick>
 80037a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a6:	e00a      	b.n	80037be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037a8:	f7ff fa70 	bl	8002c8c <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d901      	bls.n	80037be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e04f      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037be:	4b2b      	ldr	r3, [pc, #172]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f003 020c 	and.w	r2, r3, #12
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d1eb      	bne.n	80037a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037d0:	4b25      	ldr	r3, [pc, #148]	@ (8003868 <HAL_RCC_ClockConfig+0x1b8>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d20c      	bcs.n	80037f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037de:	4b22      	ldr	r3, [pc, #136]	@ (8003868 <HAL_RCC_ClockConfig+0x1b8>)
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	b2d2      	uxtb	r2, r2
 80037e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037e6:	4b20      	ldr	r3, [pc, #128]	@ (8003868 <HAL_RCC_ClockConfig+0x1b8>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0307 	and.w	r3, r3, #7
 80037ee:	683a      	ldr	r2, [r7, #0]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d001      	beq.n	80037f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e032      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0304 	and.w	r3, r3, #4
 8003800:	2b00      	cmp	r3, #0
 8003802:	d008      	beq.n	8003816 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003804:	4b19      	ldr	r3, [pc, #100]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	4916      	ldr	r1, [pc, #88]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003812:	4313      	orrs	r3, r2
 8003814:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0308 	and.w	r3, r3, #8
 800381e:	2b00      	cmp	r3, #0
 8003820:	d009      	beq.n	8003836 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003822:	4b12      	ldr	r3, [pc, #72]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	00db      	lsls	r3, r3, #3
 8003830:	490e      	ldr	r1, [pc, #56]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003832:	4313      	orrs	r3, r2
 8003834:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003836:	f000 f821 	bl	800387c <HAL_RCC_GetSysClockFreq>
 800383a:	4602      	mov	r2, r0
 800383c:	4b0b      	ldr	r3, [pc, #44]	@ (800386c <HAL_RCC_ClockConfig+0x1bc>)
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	091b      	lsrs	r3, r3, #4
 8003842:	f003 030f 	and.w	r3, r3, #15
 8003846:	490a      	ldr	r1, [pc, #40]	@ (8003870 <HAL_RCC_ClockConfig+0x1c0>)
 8003848:	5ccb      	ldrb	r3, [r1, r3]
 800384a:	fa22 f303 	lsr.w	r3, r2, r3
 800384e:	4a09      	ldr	r2, [pc, #36]	@ (8003874 <HAL_RCC_ClockConfig+0x1c4>)
 8003850:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003852:	4b09      	ldr	r3, [pc, #36]	@ (8003878 <HAL_RCC_ClockConfig+0x1c8>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4618      	mov	r0, r3
 8003858:	f7ff f9d4 	bl	8002c04 <HAL_InitTick>

  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	40023c00 	.word	0x40023c00
 800386c:	40023800 	.word	0x40023800
 8003870:	08005614 	.word	0x08005614
 8003874:	20000004 	.word	0x20000004
 8003878:	20000008 	.word	0x20000008

0800387c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800387c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003880:	b094      	sub	sp, #80	@ 0x50
 8003882:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003884:	2300      	movs	r3, #0
 8003886:	647b      	str	r3, [r7, #68]	@ 0x44
 8003888:	2300      	movs	r3, #0
 800388a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800388c:	2300      	movs	r3, #0
 800388e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003890:	2300      	movs	r3, #0
 8003892:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003894:	4b79      	ldr	r3, [pc, #484]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f003 030c 	and.w	r3, r3, #12
 800389c:	2b08      	cmp	r3, #8
 800389e:	d00d      	beq.n	80038bc <HAL_RCC_GetSysClockFreq+0x40>
 80038a0:	2b08      	cmp	r3, #8
 80038a2:	f200 80e1 	bhi.w	8003a68 <HAL_RCC_GetSysClockFreq+0x1ec>
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d002      	beq.n	80038b0 <HAL_RCC_GetSysClockFreq+0x34>
 80038aa:	2b04      	cmp	r3, #4
 80038ac:	d003      	beq.n	80038b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80038ae:	e0db      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038b0:	4b73      	ldr	r3, [pc, #460]	@ (8003a80 <HAL_RCC_GetSysClockFreq+0x204>)
 80038b2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80038b4:	e0db      	b.n	8003a6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038b6:	4b73      	ldr	r3, [pc, #460]	@ (8003a84 <HAL_RCC_GetSysClockFreq+0x208>)
 80038b8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80038ba:	e0d8      	b.n	8003a6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038bc:	4b6f      	ldr	r3, [pc, #444]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x200>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038c4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038c6:	4b6d      	ldr	r3, [pc, #436]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x200>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d063      	beq.n	800399a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038d2:	4b6a      	ldr	r3, [pc, #424]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x200>)
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	099b      	lsrs	r3, r3, #6
 80038d8:	2200      	movs	r2, #0
 80038da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80038dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80038de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80038e6:	2300      	movs	r3, #0
 80038e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80038ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80038ee:	4622      	mov	r2, r4
 80038f0:	462b      	mov	r3, r5
 80038f2:	f04f 0000 	mov.w	r0, #0
 80038f6:	f04f 0100 	mov.w	r1, #0
 80038fa:	0159      	lsls	r1, r3, #5
 80038fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003900:	0150      	lsls	r0, r2, #5
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	4621      	mov	r1, r4
 8003908:	1a51      	subs	r1, r2, r1
 800390a:	6139      	str	r1, [r7, #16]
 800390c:	4629      	mov	r1, r5
 800390e:	eb63 0301 	sbc.w	r3, r3, r1
 8003912:	617b      	str	r3, [r7, #20]
 8003914:	f04f 0200 	mov.w	r2, #0
 8003918:	f04f 0300 	mov.w	r3, #0
 800391c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003920:	4659      	mov	r1, fp
 8003922:	018b      	lsls	r3, r1, #6
 8003924:	4651      	mov	r1, sl
 8003926:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800392a:	4651      	mov	r1, sl
 800392c:	018a      	lsls	r2, r1, #6
 800392e:	4651      	mov	r1, sl
 8003930:	ebb2 0801 	subs.w	r8, r2, r1
 8003934:	4659      	mov	r1, fp
 8003936:	eb63 0901 	sbc.w	r9, r3, r1
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	f04f 0300 	mov.w	r3, #0
 8003942:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003946:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800394a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800394e:	4690      	mov	r8, r2
 8003950:	4699      	mov	r9, r3
 8003952:	4623      	mov	r3, r4
 8003954:	eb18 0303 	adds.w	r3, r8, r3
 8003958:	60bb      	str	r3, [r7, #8]
 800395a:	462b      	mov	r3, r5
 800395c:	eb49 0303 	adc.w	r3, r9, r3
 8003960:	60fb      	str	r3, [r7, #12]
 8003962:	f04f 0200 	mov.w	r2, #0
 8003966:	f04f 0300 	mov.w	r3, #0
 800396a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800396e:	4629      	mov	r1, r5
 8003970:	024b      	lsls	r3, r1, #9
 8003972:	4621      	mov	r1, r4
 8003974:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003978:	4621      	mov	r1, r4
 800397a:	024a      	lsls	r2, r1, #9
 800397c:	4610      	mov	r0, r2
 800397e:	4619      	mov	r1, r3
 8003980:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003982:	2200      	movs	r2, #0
 8003984:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003986:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003988:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800398c:	f7fc fc78 	bl	8000280 <__aeabi_uldivmod>
 8003990:	4602      	mov	r2, r0
 8003992:	460b      	mov	r3, r1
 8003994:	4613      	mov	r3, r2
 8003996:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003998:	e058      	b.n	8003a4c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800399a:	4b38      	ldr	r3, [pc, #224]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x200>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	099b      	lsrs	r3, r3, #6
 80039a0:	2200      	movs	r2, #0
 80039a2:	4618      	mov	r0, r3
 80039a4:	4611      	mov	r1, r2
 80039a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039aa:	623b      	str	r3, [r7, #32]
 80039ac:	2300      	movs	r3, #0
 80039ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80039b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80039b4:	4642      	mov	r2, r8
 80039b6:	464b      	mov	r3, r9
 80039b8:	f04f 0000 	mov.w	r0, #0
 80039bc:	f04f 0100 	mov.w	r1, #0
 80039c0:	0159      	lsls	r1, r3, #5
 80039c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039c6:	0150      	lsls	r0, r2, #5
 80039c8:	4602      	mov	r2, r0
 80039ca:	460b      	mov	r3, r1
 80039cc:	4641      	mov	r1, r8
 80039ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80039d2:	4649      	mov	r1, r9
 80039d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80039d8:	f04f 0200 	mov.w	r2, #0
 80039dc:	f04f 0300 	mov.w	r3, #0
 80039e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80039e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80039e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80039ec:	ebb2 040a 	subs.w	r4, r2, sl
 80039f0:	eb63 050b 	sbc.w	r5, r3, fp
 80039f4:	f04f 0200 	mov.w	r2, #0
 80039f8:	f04f 0300 	mov.w	r3, #0
 80039fc:	00eb      	lsls	r3, r5, #3
 80039fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a02:	00e2      	lsls	r2, r4, #3
 8003a04:	4614      	mov	r4, r2
 8003a06:	461d      	mov	r5, r3
 8003a08:	4643      	mov	r3, r8
 8003a0a:	18e3      	adds	r3, r4, r3
 8003a0c:	603b      	str	r3, [r7, #0]
 8003a0e:	464b      	mov	r3, r9
 8003a10:	eb45 0303 	adc.w	r3, r5, r3
 8003a14:	607b      	str	r3, [r7, #4]
 8003a16:	f04f 0200 	mov.w	r2, #0
 8003a1a:	f04f 0300 	mov.w	r3, #0
 8003a1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a22:	4629      	mov	r1, r5
 8003a24:	028b      	lsls	r3, r1, #10
 8003a26:	4621      	mov	r1, r4
 8003a28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a2c:	4621      	mov	r1, r4
 8003a2e:	028a      	lsls	r2, r1, #10
 8003a30:	4610      	mov	r0, r2
 8003a32:	4619      	mov	r1, r3
 8003a34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a36:	2200      	movs	r2, #0
 8003a38:	61bb      	str	r3, [r7, #24]
 8003a3a:	61fa      	str	r2, [r7, #28]
 8003a3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a40:	f7fc fc1e 	bl	8000280 <__aeabi_uldivmod>
 8003a44:	4602      	mov	r2, r0
 8003a46:	460b      	mov	r3, r1
 8003a48:	4613      	mov	r3, r2
 8003a4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	0c1b      	lsrs	r3, r3, #16
 8003a52:	f003 0303 	and.w	r3, r3, #3
 8003a56:	3301      	adds	r3, #1
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003a5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a64:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a66:	e002      	b.n	8003a6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a68:	4b05      	ldr	r3, [pc, #20]	@ (8003a80 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3750      	adds	r7, #80	@ 0x50
 8003a74:	46bd      	mov	sp, r7
 8003a76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a7a:	bf00      	nop
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	00f42400 	.word	0x00f42400
 8003a84:	007a1200 	.word	0x007a1200

08003a88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a8c:	4b03      	ldr	r3, [pc, #12]	@ (8003a9c <HAL_RCC_GetHCLKFreq+0x14>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	20000004 	.word	0x20000004

08003aa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003aa4:	f7ff fff0 	bl	8003a88 <HAL_RCC_GetHCLKFreq>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	4b05      	ldr	r3, [pc, #20]	@ (8003ac0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	0a9b      	lsrs	r3, r3, #10
 8003ab0:	f003 0307 	and.w	r3, r3, #7
 8003ab4:	4903      	ldr	r1, [pc, #12]	@ (8003ac4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ab6:	5ccb      	ldrb	r3, [r1, r3]
 8003ab8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40023800 	.word	0x40023800
 8003ac4:	08005624 	.word	0x08005624

08003ac8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003acc:	f7ff ffdc 	bl	8003a88 <HAL_RCC_GetHCLKFreq>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	4b05      	ldr	r3, [pc, #20]	@ (8003ae8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	0b5b      	lsrs	r3, r3, #13
 8003ad8:	f003 0307 	and.w	r3, r3, #7
 8003adc:	4903      	ldr	r1, [pc, #12]	@ (8003aec <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ade:	5ccb      	ldrb	r3, [r1, r3]
 8003ae0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40023800 	.word	0x40023800
 8003aec:	08005624 	.word	0x08005624

08003af0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d101      	bne.n	8003b02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e07b      	b.n	8003bfa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d108      	bne.n	8003b1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b12:	d009      	beq.n	8003b28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	61da      	str	r2, [r3, #28]
 8003b1a:	e005      	b.n	8003b28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d106      	bne.n	8003b48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f7fe fe7c 	bl	8002840 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2202      	movs	r2, #2
 8003b4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b5e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003b70:	431a      	orrs	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	431a      	orrs	r2, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	695b      	ldr	r3, [r3, #20]
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b98:	431a      	orrs	r2, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	69db      	ldr	r3, [r3, #28]
 8003b9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ba2:	431a      	orrs	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bac:	ea42 0103 	orr.w	r1, r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	0c1b      	lsrs	r3, r3, #16
 8003bc6:	f003 0104 	and.w	r1, r3, #4
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bce:	f003 0210 	and.w	r2, r3, #16
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	69da      	ldr	r2, [r3, #28]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003be8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b082      	sub	sp, #8
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d101      	bne.n	8003c14 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e041      	b.n	8003c98 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d106      	bne.n	8003c2e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f7fe fe51 	bl	80028d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2202      	movs	r2, #2
 8003c32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	3304      	adds	r3, #4
 8003c3e:	4619      	mov	r1, r3
 8003c40:	4610      	mov	r0, r2
 8003c42:	f000 f82d 	bl	8003ca0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2201      	movs	r2, #1
 8003c52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2201      	movs	r2, #1
 8003c72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c96:	2300      	movs	r3, #0
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3708      	adds	r7, #8
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a3a      	ldr	r2, [pc, #232]	@ (8003d9c <TIM_Base_SetConfig+0xfc>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d00f      	beq.n	8003cd8 <TIM_Base_SetConfig+0x38>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cbe:	d00b      	beq.n	8003cd8 <TIM_Base_SetConfig+0x38>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a37      	ldr	r2, [pc, #220]	@ (8003da0 <TIM_Base_SetConfig+0x100>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d007      	beq.n	8003cd8 <TIM_Base_SetConfig+0x38>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a36      	ldr	r2, [pc, #216]	@ (8003da4 <TIM_Base_SetConfig+0x104>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d003      	beq.n	8003cd8 <TIM_Base_SetConfig+0x38>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a35      	ldr	r2, [pc, #212]	@ (8003da8 <TIM_Base_SetConfig+0x108>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d108      	bne.n	8003cea <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a2b      	ldr	r2, [pc, #172]	@ (8003d9c <TIM_Base_SetConfig+0xfc>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d01b      	beq.n	8003d2a <TIM_Base_SetConfig+0x8a>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cf8:	d017      	beq.n	8003d2a <TIM_Base_SetConfig+0x8a>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a28      	ldr	r2, [pc, #160]	@ (8003da0 <TIM_Base_SetConfig+0x100>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d013      	beq.n	8003d2a <TIM_Base_SetConfig+0x8a>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a27      	ldr	r2, [pc, #156]	@ (8003da4 <TIM_Base_SetConfig+0x104>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d00f      	beq.n	8003d2a <TIM_Base_SetConfig+0x8a>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a26      	ldr	r2, [pc, #152]	@ (8003da8 <TIM_Base_SetConfig+0x108>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d00b      	beq.n	8003d2a <TIM_Base_SetConfig+0x8a>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a25      	ldr	r2, [pc, #148]	@ (8003dac <TIM_Base_SetConfig+0x10c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d007      	beq.n	8003d2a <TIM_Base_SetConfig+0x8a>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a24      	ldr	r2, [pc, #144]	@ (8003db0 <TIM_Base_SetConfig+0x110>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d003      	beq.n	8003d2a <TIM_Base_SetConfig+0x8a>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a23      	ldr	r2, [pc, #140]	@ (8003db4 <TIM_Base_SetConfig+0x114>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d108      	bne.n	8003d3c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	68fa      	ldr	r2, [r7, #12]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	695b      	ldr	r3, [r3, #20]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	689a      	ldr	r2, [r3, #8]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a0e      	ldr	r2, [pc, #56]	@ (8003d9c <TIM_Base_SetConfig+0xfc>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d103      	bne.n	8003d70 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	691a      	ldr	r2, [r3, #16]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d105      	bne.n	8003d8e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	691b      	ldr	r3, [r3, #16]
 8003d86:	f023 0201 	bic.w	r2, r3, #1
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	611a      	str	r2, [r3, #16]
  }
}
 8003d8e:	bf00      	nop
 8003d90:	3714      	adds	r7, #20
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	40010000 	.word	0x40010000
 8003da0:	40000400 	.word	0x40000400
 8003da4:	40000800 	.word	0x40000800
 8003da8:	40000c00 	.word	0x40000c00
 8003dac:	40014000 	.word	0x40014000
 8003db0:	40014400 	.word	0x40014400
 8003db4:	40014800 	.word	0x40014800

08003db8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e042      	b.n	8003e50 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d106      	bne.n	8003de4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f7fe fd98 	bl	8002914 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2224      	movs	r2, #36	@ 0x24
 8003de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68da      	ldr	r2, [r3, #12]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003dfa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f000 f82b 	bl	8003e58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	691a      	ldr	r2, [r3, #16]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	695a      	ldr	r2, [r3, #20]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68da      	ldr	r2, [r3, #12]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2220      	movs	r2, #32
 8003e44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3708      	adds	r7, #8
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e5c:	b0c0      	sub	sp, #256	@ 0x100
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e74:	68d9      	ldr	r1, [r3, #12]
 8003e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	ea40 0301 	orr.w	r3, r0, r1
 8003e80:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e86:	689a      	ldr	r2, [r3, #8]
 8003e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	431a      	orrs	r2, r3
 8003e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003eb0:	f021 010c 	bic.w	r1, r1, #12
 8003eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003ebe:	430b      	orrs	r3, r1
 8003ec0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	695b      	ldr	r3, [r3, #20]
 8003eca:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ed2:	6999      	ldr	r1, [r3, #24]
 8003ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	ea40 0301 	orr.w	r3, r0, r1
 8003ede:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	4b8f      	ldr	r3, [pc, #572]	@ (8004124 <UART_SetConfig+0x2cc>)
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d005      	beq.n	8003ef8 <UART_SetConfig+0xa0>
 8003eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	4b8d      	ldr	r3, [pc, #564]	@ (8004128 <UART_SetConfig+0x2d0>)
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d104      	bne.n	8003f02 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ef8:	f7ff fde6 	bl	8003ac8 <HAL_RCC_GetPCLK2Freq>
 8003efc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003f00:	e003      	b.n	8003f0a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f02:	f7ff fdcd 	bl	8003aa0 <HAL_RCC_GetPCLK1Freq>
 8003f06:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f0e:	69db      	ldr	r3, [r3, #28]
 8003f10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f14:	f040 810c 	bne.w	8004130 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003f22:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003f26:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003f2a:	4622      	mov	r2, r4
 8003f2c:	462b      	mov	r3, r5
 8003f2e:	1891      	adds	r1, r2, r2
 8003f30:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003f32:	415b      	adcs	r3, r3
 8003f34:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f36:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003f3a:	4621      	mov	r1, r4
 8003f3c:	eb12 0801 	adds.w	r8, r2, r1
 8003f40:	4629      	mov	r1, r5
 8003f42:	eb43 0901 	adc.w	r9, r3, r1
 8003f46:	f04f 0200 	mov.w	r2, #0
 8003f4a:	f04f 0300 	mov.w	r3, #0
 8003f4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f5a:	4690      	mov	r8, r2
 8003f5c:	4699      	mov	r9, r3
 8003f5e:	4623      	mov	r3, r4
 8003f60:	eb18 0303 	adds.w	r3, r8, r3
 8003f64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003f68:	462b      	mov	r3, r5
 8003f6a:	eb49 0303 	adc.w	r3, r9, r3
 8003f6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003f7e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003f82:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003f86:	460b      	mov	r3, r1
 8003f88:	18db      	adds	r3, r3, r3
 8003f8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	eb42 0303 	adc.w	r3, r2, r3
 8003f92:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f94:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003f98:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003f9c:	f7fc f970 	bl	8000280 <__aeabi_uldivmod>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	4b61      	ldr	r3, [pc, #388]	@ (800412c <UART_SetConfig+0x2d4>)
 8003fa6:	fba3 2302 	umull	r2, r3, r3, r2
 8003faa:	095b      	lsrs	r3, r3, #5
 8003fac:	011c      	lsls	r4, r3, #4
 8003fae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003fb8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003fbc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003fc0:	4642      	mov	r2, r8
 8003fc2:	464b      	mov	r3, r9
 8003fc4:	1891      	adds	r1, r2, r2
 8003fc6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003fc8:	415b      	adcs	r3, r3
 8003fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fcc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003fd0:	4641      	mov	r1, r8
 8003fd2:	eb12 0a01 	adds.w	sl, r2, r1
 8003fd6:	4649      	mov	r1, r9
 8003fd8:	eb43 0b01 	adc.w	fp, r3, r1
 8003fdc:	f04f 0200 	mov.w	r2, #0
 8003fe0:	f04f 0300 	mov.w	r3, #0
 8003fe4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fe8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ff0:	4692      	mov	sl, r2
 8003ff2:	469b      	mov	fp, r3
 8003ff4:	4643      	mov	r3, r8
 8003ff6:	eb1a 0303 	adds.w	r3, sl, r3
 8003ffa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ffe:	464b      	mov	r3, r9
 8004000:	eb4b 0303 	adc.w	r3, fp, r3
 8004004:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004014:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004018:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800401c:	460b      	mov	r3, r1
 800401e:	18db      	adds	r3, r3, r3
 8004020:	643b      	str	r3, [r7, #64]	@ 0x40
 8004022:	4613      	mov	r3, r2
 8004024:	eb42 0303 	adc.w	r3, r2, r3
 8004028:	647b      	str	r3, [r7, #68]	@ 0x44
 800402a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800402e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004032:	f7fc f925 	bl	8000280 <__aeabi_uldivmod>
 8004036:	4602      	mov	r2, r0
 8004038:	460b      	mov	r3, r1
 800403a:	4611      	mov	r1, r2
 800403c:	4b3b      	ldr	r3, [pc, #236]	@ (800412c <UART_SetConfig+0x2d4>)
 800403e:	fba3 2301 	umull	r2, r3, r3, r1
 8004042:	095b      	lsrs	r3, r3, #5
 8004044:	2264      	movs	r2, #100	@ 0x64
 8004046:	fb02 f303 	mul.w	r3, r2, r3
 800404a:	1acb      	subs	r3, r1, r3
 800404c:	00db      	lsls	r3, r3, #3
 800404e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004052:	4b36      	ldr	r3, [pc, #216]	@ (800412c <UART_SetConfig+0x2d4>)
 8004054:	fba3 2302 	umull	r2, r3, r3, r2
 8004058:	095b      	lsrs	r3, r3, #5
 800405a:	005b      	lsls	r3, r3, #1
 800405c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004060:	441c      	add	r4, r3
 8004062:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004066:	2200      	movs	r2, #0
 8004068:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800406c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004070:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004074:	4642      	mov	r2, r8
 8004076:	464b      	mov	r3, r9
 8004078:	1891      	adds	r1, r2, r2
 800407a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800407c:	415b      	adcs	r3, r3
 800407e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004080:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004084:	4641      	mov	r1, r8
 8004086:	1851      	adds	r1, r2, r1
 8004088:	6339      	str	r1, [r7, #48]	@ 0x30
 800408a:	4649      	mov	r1, r9
 800408c:	414b      	adcs	r3, r1
 800408e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004090:	f04f 0200 	mov.w	r2, #0
 8004094:	f04f 0300 	mov.w	r3, #0
 8004098:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800409c:	4659      	mov	r1, fp
 800409e:	00cb      	lsls	r3, r1, #3
 80040a0:	4651      	mov	r1, sl
 80040a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040a6:	4651      	mov	r1, sl
 80040a8:	00ca      	lsls	r2, r1, #3
 80040aa:	4610      	mov	r0, r2
 80040ac:	4619      	mov	r1, r3
 80040ae:	4603      	mov	r3, r0
 80040b0:	4642      	mov	r2, r8
 80040b2:	189b      	adds	r3, r3, r2
 80040b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80040b8:	464b      	mov	r3, r9
 80040ba:	460a      	mov	r2, r1
 80040bc:	eb42 0303 	adc.w	r3, r2, r3
 80040c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80040d0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80040d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80040d8:	460b      	mov	r3, r1
 80040da:	18db      	adds	r3, r3, r3
 80040dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040de:	4613      	mov	r3, r2
 80040e0:	eb42 0303 	adc.w	r3, r2, r3
 80040e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80040ee:	f7fc f8c7 	bl	8000280 <__aeabi_uldivmod>
 80040f2:	4602      	mov	r2, r0
 80040f4:	460b      	mov	r3, r1
 80040f6:	4b0d      	ldr	r3, [pc, #52]	@ (800412c <UART_SetConfig+0x2d4>)
 80040f8:	fba3 1302 	umull	r1, r3, r3, r2
 80040fc:	095b      	lsrs	r3, r3, #5
 80040fe:	2164      	movs	r1, #100	@ 0x64
 8004100:	fb01 f303 	mul.w	r3, r1, r3
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	00db      	lsls	r3, r3, #3
 8004108:	3332      	adds	r3, #50	@ 0x32
 800410a:	4a08      	ldr	r2, [pc, #32]	@ (800412c <UART_SetConfig+0x2d4>)
 800410c:	fba2 2303 	umull	r2, r3, r2, r3
 8004110:	095b      	lsrs	r3, r3, #5
 8004112:	f003 0207 	and.w	r2, r3, #7
 8004116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4422      	add	r2, r4
 800411e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004120:	e106      	b.n	8004330 <UART_SetConfig+0x4d8>
 8004122:	bf00      	nop
 8004124:	40011000 	.word	0x40011000
 8004128:	40011400 	.word	0x40011400
 800412c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004130:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004134:	2200      	movs	r2, #0
 8004136:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800413a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800413e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004142:	4642      	mov	r2, r8
 8004144:	464b      	mov	r3, r9
 8004146:	1891      	adds	r1, r2, r2
 8004148:	6239      	str	r1, [r7, #32]
 800414a:	415b      	adcs	r3, r3
 800414c:	627b      	str	r3, [r7, #36]	@ 0x24
 800414e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004152:	4641      	mov	r1, r8
 8004154:	1854      	adds	r4, r2, r1
 8004156:	4649      	mov	r1, r9
 8004158:	eb43 0501 	adc.w	r5, r3, r1
 800415c:	f04f 0200 	mov.w	r2, #0
 8004160:	f04f 0300 	mov.w	r3, #0
 8004164:	00eb      	lsls	r3, r5, #3
 8004166:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800416a:	00e2      	lsls	r2, r4, #3
 800416c:	4614      	mov	r4, r2
 800416e:	461d      	mov	r5, r3
 8004170:	4643      	mov	r3, r8
 8004172:	18e3      	adds	r3, r4, r3
 8004174:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004178:	464b      	mov	r3, r9
 800417a:	eb45 0303 	adc.w	r3, r5, r3
 800417e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800418e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004192:	f04f 0200 	mov.w	r2, #0
 8004196:	f04f 0300 	mov.w	r3, #0
 800419a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800419e:	4629      	mov	r1, r5
 80041a0:	008b      	lsls	r3, r1, #2
 80041a2:	4621      	mov	r1, r4
 80041a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041a8:	4621      	mov	r1, r4
 80041aa:	008a      	lsls	r2, r1, #2
 80041ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80041b0:	f7fc f866 	bl	8000280 <__aeabi_uldivmod>
 80041b4:	4602      	mov	r2, r0
 80041b6:	460b      	mov	r3, r1
 80041b8:	4b60      	ldr	r3, [pc, #384]	@ (800433c <UART_SetConfig+0x4e4>)
 80041ba:	fba3 2302 	umull	r2, r3, r3, r2
 80041be:	095b      	lsrs	r3, r3, #5
 80041c0:	011c      	lsls	r4, r3, #4
 80041c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041c6:	2200      	movs	r2, #0
 80041c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041cc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80041d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80041d4:	4642      	mov	r2, r8
 80041d6:	464b      	mov	r3, r9
 80041d8:	1891      	adds	r1, r2, r2
 80041da:	61b9      	str	r1, [r7, #24]
 80041dc:	415b      	adcs	r3, r3
 80041de:	61fb      	str	r3, [r7, #28]
 80041e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041e4:	4641      	mov	r1, r8
 80041e6:	1851      	adds	r1, r2, r1
 80041e8:	6139      	str	r1, [r7, #16]
 80041ea:	4649      	mov	r1, r9
 80041ec:	414b      	adcs	r3, r1
 80041ee:	617b      	str	r3, [r7, #20]
 80041f0:	f04f 0200 	mov.w	r2, #0
 80041f4:	f04f 0300 	mov.w	r3, #0
 80041f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041fc:	4659      	mov	r1, fp
 80041fe:	00cb      	lsls	r3, r1, #3
 8004200:	4651      	mov	r1, sl
 8004202:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004206:	4651      	mov	r1, sl
 8004208:	00ca      	lsls	r2, r1, #3
 800420a:	4610      	mov	r0, r2
 800420c:	4619      	mov	r1, r3
 800420e:	4603      	mov	r3, r0
 8004210:	4642      	mov	r2, r8
 8004212:	189b      	adds	r3, r3, r2
 8004214:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004218:	464b      	mov	r3, r9
 800421a:	460a      	mov	r2, r1
 800421c:	eb42 0303 	adc.w	r3, r2, r3
 8004220:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800422e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004230:	f04f 0200 	mov.w	r2, #0
 8004234:	f04f 0300 	mov.w	r3, #0
 8004238:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800423c:	4649      	mov	r1, r9
 800423e:	008b      	lsls	r3, r1, #2
 8004240:	4641      	mov	r1, r8
 8004242:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004246:	4641      	mov	r1, r8
 8004248:	008a      	lsls	r2, r1, #2
 800424a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800424e:	f7fc f817 	bl	8000280 <__aeabi_uldivmod>
 8004252:	4602      	mov	r2, r0
 8004254:	460b      	mov	r3, r1
 8004256:	4611      	mov	r1, r2
 8004258:	4b38      	ldr	r3, [pc, #224]	@ (800433c <UART_SetConfig+0x4e4>)
 800425a:	fba3 2301 	umull	r2, r3, r3, r1
 800425e:	095b      	lsrs	r3, r3, #5
 8004260:	2264      	movs	r2, #100	@ 0x64
 8004262:	fb02 f303 	mul.w	r3, r2, r3
 8004266:	1acb      	subs	r3, r1, r3
 8004268:	011b      	lsls	r3, r3, #4
 800426a:	3332      	adds	r3, #50	@ 0x32
 800426c:	4a33      	ldr	r2, [pc, #204]	@ (800433c <UART_SetConfig+0x4e4>)
 800426e:	fba2 2303 	umull	r2, r3, r2, r3
 8004272:	095b      	lsrs	r3, r3, #5
 8004274:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004278:	441c      	add	r4, r3
 800427a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800427e:	2200      	movs	r2, #0
 8004280:	673b      	str	r3, [r7, #112]	@ 0x70
 8004282:	677a      	str	r2, [r7, #116]	@ 0x74
 8004284:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004288:	4642      	mov	r2, r8
 800428a:	464b      	mov	r3, r9
 800428c:	1891      	adds	r1, r2, r2
 800428e:	60b9      	str	r1, [r7, #8]
 8004290:	415b      	adcs	r3, r3
 8004292:	60fb      	str	r3, [r7, #12]
 8004294:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004298:	4641      	mov	r1, r8
 800429a:	1851      	adds	r1, r2, r1
 800429c:	6039      	str	r1, [r7, #0]
 800429e:	4649      	mov	r1, r9
 80042a0:	414b      	adcs	r3, r1
 80042a2:	607b      	str	r3, [r7, #4]
 80042a4:	f04f 0200 	mov.w	r2, #0
 80042a8:	f04f 0300 	mov.w	r3, #0
 80042ac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80042b0:	4659      	mov	r1, fp
 80042b2:	00cb      	lsls	r3, r1, #3
 80042b4:	4651      	mov	r1, sl
 80042b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042ba:	4651      	mov	r1, sl
 80042bc:	00ca      	lsls	r2, r1, #3
 80042be:	4610      	mov	r0, r2
 80042c0:	4619      	mov	r1, r3
 80042c2:	4603      	mov	r3, r0
 80042c4:	4642      	mov	r2, r8
 80042c6:	189b      	adds	r3, r3, r2
 80042c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042ca:	464b      	mov	r3, r9
 80042cc:	460a      	mov	r2, r1
 80042ce:	eb42 0303 	adc.w	r3, r2, r3
 80042d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80042d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80042de:	667a      	str	r2, [r7, #100]	@ 0x64
 80042e0:	f04f 0200 	mov.w	r2, #0
 80042e4:	f04f 0300 	mov.w	r3, #0
 80042e8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80042ec:	4649      	mov	r1, r9
 80042ee:	008b      	lsls	r3, r1, #2
 80042f0:	4641      	mov	r1, r8
 80042f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042f6:	4641      	mov	r1, r8
 80042f8:	008a      	lsls	r2, r1, #2
 80042fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80042fe:	f7fb ffbf 	bl	8000280 <__aeabi_uldivmod>
 8004302:	4602      	mov	r2, r0
 8004304:	460b      	mov	r3, r1
 8004306:	4b0d      	ldr	r3, [pc, #52]	@ (800433c <UART_SetConfig+0x4e4>)
 8004308:	fba3 1302 	umull	r1, r3, r3, r2
 800430c:	095b      	lsrs	r3, r3, #5
 800430e:	2164      	movs	r1, #100	@ 0x64
 8004310:	fb01 f303 	mul.w	r3, r1, r3
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	011b      	lsls	r3, r3, #4
 8004318:	3332      	adds	r3, #50	@ 0x32
 800431a:	4a08      	ldr	r2, [pc, #32]	@ (800433c <UART_SetConfig+0x4e4>)
 800431c:	fba2 2303 	umull	r2, r3, r2, r3
 8004320:	095b      	lsrs	r3, r3, #5
 8004322:	f003 020f 	and.w	r2, r3, #15
 8004326:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4422      	add	r2, r4
 800432e:	609a      	str	r2, [r3, #8]
}
 8004330:	bf00      	nop
 8004332:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004336:	46bd      	mov	sp, r7
 8004338:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800433c:	51eb851f 	.word	0x51eb851f

08004340 <calloc>:
 8004340:	4b02      	ldr	r3, [pc, #8]	@ (800434c <calloc+0xc>)
 8004342:	460a      	mov	r2, r1
 8004344:	4601      	mov	r1, r0
 8004346:	6818      	ldr	r0, [r3, #0]
 8004348:	f000 b802 	b.w	8004350 <_calloc_r>
 800434c:	2000001c 	.word	0x2000001c

08004350 <_calloc_r>:
 8004350:	b570      	push	{r4, r5, r6, lr}
 8004352:	fba1 5402 	umull	r5, r4, r1, r2
 8004356:	b93c      	cbnz	r4, 8004368 <_calloc_r+0x18>
 8004358:	4629      	mov	r1, r5
 800435a:	f000 f837 	bl	80043cc <_malloc_r>
 800435e:	4606      	mov	r6, r0
 8004360:	b928      	cbnz	r0, 800436e <_calloc_r+0x1e>
 8004362:	2600      	movs	r6, #0
 8004364:	4630      	mov	r0, r6
 8004366:	bd70      	pop	{r4, r5, r6, pc}
 8004368:	220c      	movs	r2, #12
 800436a:	6002      	str	r2, [r0, #0]
 800436c:	e7f9      	b.n	8004362 <_calloc_r+0x12>
 800436e:	462a      	mov	r2, r5
 8004370:	4621      	mov	r1, r4
 8004372:	f000 fac1 	bl	80048f8 <memset>
 8004376:	e7f5      	b.n	8004364 <_calloc_r+0x14>

08004378 <free>:
 8004378:	4b02      	ldr	r3, [pc, #8]	@ (8004384 <free+0xc>)
 800437a:	4601      	mov	r1, r0
 800437c:	6818      	ldr	r0, [r3, #0]
 800437e:	f000 bb47 	b.w	8004a10 <_free_r>
 8004382:	bf00      	nop
 8004384:	2000001c 	.word	0x2000001c

08004388 <sbrk_aligned>:
 8004388:	b570      	push	{r4, r5, r6, lr}
 800438a:	4e0f      	ldr	r6, [pc, #60]	@ (80043c8 <sbrk_aligned+0x40>)
 800438c:	460c      	mov	r4, r1
 800438e:	6831      	ldr	r1, [r6, #0]
 8004390:	4605      	mov	r5, r0
 8004392:	b911      	cbnz	r1, 800439a <sbrk_aligned+0x12>
 8004394:	f000 faec 	bl	8004970 <_sbrk_r>
 8004398:	6030      	str	r0, [r6, #0]
 800439a:	4621      	mov	r1, r4
 800439c:	4628      	mov	r0, r5
 800439e:	f000 fae7 	bl	8004970 <_sbrk_r>
 80043a2:	1c43      	adds	r3, r0, #1
 80043a4:	d103      	bne.n	80043ae <sbrk_aligned+0x26>
 80043a6:	f04f 34ff 	mov.w	r4, #4294967295
 80043aa:	4620      	mov	r0, r4
 80043ac:	bd70      	pop	{r4, r5, r6, pc}
 80043ae:	1cc4      	adds	r4, r0, #3
 80043b0:	f024 0403 	bic.w	r4, r4, #3
 80043b4:	42a0      	cmp	r0, r4
 80043b6:	d0f8      	beq.n	80043aa <sbrk_aligned+0x22>
 80043b8:	1a21      	subs	r1, r4, r0
 80043ba:	4628      	mov	r0, r5
 80043bc:	f000 fad8 	bl	8004970 <_sbrk_r>
 80043c0:	3001      	adds	r0, #1
 80043c2:	d1f2      	bne.n	80043aa <sbrk_aligned+0x22>
 80043c4:	e7ef      	b.n	80043a6 <sbrk_aligned+0x1e>
 80043c6:	bf00      	nop
 80043c8:	2000049c 	.word	0x2000049c

080043cc <_malloc_r>:
 80043cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043d0:	1ccd      	adds	r5, r1, #3
 80043d2:	f025 0503 	bic.w	r5, r5, #3
 80043d6:	3508      	adds	r5, #8
 80043d8:	2d0c      	cmp	r5, #12
 80043da:	bf38      	it	cc
 80043dc:	250c      	movcc	r5, #12
 80043de:	2d00      	cmp	r5, #0
 80043e0:	4606      	mov	r6, r0
 80043e2:	db01      	blt.n	80043e8 <_malloc_r+0x1c>
 80043e4:	42a9      	cmp	r1, r5
 80043e6:	d904      	bls.n	80043f2 <_malloc_r+0x26>
 80043e8:	230c      	movs	r3, #12
 80043ea:	6033      	str	r3, [r6, #0]
 80043ec:	2000      	movs	r0, #0
 80043ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80044c8 <_malloc_r+0xfc>
 80043f6:	f000 f869 	bl	80044cc <__malloc_lock>
 80043fa:	f8d8 3000 	ldr.w	r3, [r8]
 80043fe:	461c      	mov	r4, r3
 8004400:	bb44      	cbnz	r4, 8004454 <_malloc_r+0x88>
 8004402:	4629      	mov	r1, r5
 8004404:	4630      	mov	r0, r6
 8004406:	f7ff ffbf 	bl	8004388 <sbrk_aligned>
 800440a:	1c43      	adds	r3, r0, #1
 800440c:	4604      	mov	r4, r0
 800440e:	d158      	bne.n	80044c2 <_malloc_r+0xf6>
 8004410:	f8d8 4000 	ldr.w	r4, [r8]
 8004414:	4627      	mov	r7, r4
 8004416:	2f00      	cmp	r7, #0
 8004418:	d143      	bne.n	80044a2 <_malloc_r+0xd6>
 800441a:	2c00      	cmp	r4, #0
 800441c:	d04b      	beq.n	80044b6 <_malloc_r+0xea>
 800441e:	6823      	ldr	r3, [r4, #0]
 8004420:	4639      	mov	r1, r7
 8004422:	4630      	mov	r0, r6
 8004424:	eb04 0903 	add.w	r9, r4, r3
 8004428:	f000 faa2 	bl	8004970 <_sbrk_r>
 800442c:	4581      	cmp	r9, r0
 800442e:	d142      	bne.n	80044b6 <_malloc_r+0xea>
 8004430:	6821      	ldr	r1, [r4, #0]
 8004432:	1a6d      	subs	r5, r5, r1
 8004434:	4629      	mov	r1, r5
 8004436:	4630      	mov	r0, r6
 8004438:	f7ff ffa6 	bl	8004388 <sbrk_aligned>
 800443c:	3001      	adds	r0, #1
 800443e:	d03a      	beq.n	80044b6 <_malloc_r+0xea>
 8004440:	6823      	ldr	r3, [r4, #0]
 8004442:	442b      	add	r3, r5
 8004444:	6023      	str	r3, [r4, #0]
 8004446:	f8d8 3000 	ldr.w	r3, [r8]
 800444a:	685a      	ldr	r2, [r3, #4]
 800444c:	bb62      	cbnz	r2, 80044a8 <_malloc_r+0xdc>
 800444e:	f8c8 7000 	str.w	r7, [r8]
 8004452:	e00f      	b.n	8004474 <_malloc_r+0xa8>
 8004454:	6822      	ldr	r2, [r4, #0]
 8004456:	1b52      	subs	r2, r2, r5
 8004458:	d420      	bmi.n	800449c <_malloc_r+0xd0>
 800445a:	2a0b      	cmp	r2, #11
 800445c:	d917      	bls.n	800448e <_malloc_r+0xc2>
 800445e:	1961      	adds	r1, r4, r5
 8004460:	42a3      	cmp	r3, r4
 8004462:	6025      	str	r5, [r4, #0]
 8004464:	bf18      	it	ne
 8004466:	6059      	strne	r1, [r3, #4]
 8004468:	6863      	ldr	r3, [r4, #4]
 800446a:	bf08      	it	eq
 800446c:	f8c8 1000 	streq.w	r1, [r8]
 8004470:	5162      	str	r2, [r4, r5]
 8004472:	604b      	str	r3, [r1, #4]
 8004474:	4630      	mov	r0, r6
 8004476:	f000 f82f 	bl	80044d8 <__malloc_unlock>
 800447a:	f104 000b 	add.w	r0, r4, #11
 800447e:	1d23      	adds	r3, r4, #4
 8004480:	f020 0007 	bic.w	r0, r0, #7
 8004484:	1ac2      	subs	r2, r0, r3
 8004486:	bf1c      	itt	ne
 8004488:	1a1b      	subne	r3, r3, r0
 800448a:	50a3      	strne	r3, [r4, r2]
 800448c:	e7af      	b.n	80043ee <_malloc_r+0x22>
 800448e:	6862      	ldr	r2, [r4, #4]
 8004490:	42a3      	cmp	r3, r4
 8004492:	bf0c      	ite	eq
 8004494:	f8c8 2000 	streq.w	r2, [r8]
 8004498:	605a      	strne	r2, [r3, #4]
 800449a:	e7eb      	b.n	8004474 <_malloc_r+0xa8>
 800449c:	4623      	mov	r3, r4
 800449e:	6864      	ldr	r4, [r4, #4]
 80044a0:	e7ae      	b.n	8004400 <_malloc_r+0x34>
 80044a2:	463c      	mov	r4, r7
 80044a4:	687f      	ldr	r7, [r7, #4]
 80044a6:	e7b6      	b.n	8004416 <_malloc_r+0x4a>
 80044a8:	461a      	mov	r2, r3
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	42a3      	cmp	r3, r4
 80044ae:	d1fb      	bne.n	80044a8 <_malloc_r+0xdc>
 80044b0:	2300      	movs	r3, #0
 80044b2:	6053      	str	r3, [r2, #4]
 80044b4:	e7de      	b.n	8004474 <_malloc_r+0xa8>
 80044b6:	230c      	movs	r3, #12
 80044b8:	6033      	str	r3, [r6, #0]
 80044ba:	4630      	mov	r0, r6
 80044bc:	f000 f80c 	bl	80044d8 <__malloc_unlock>
 80044c0:	e794      	b.n	80043ec <_malloc_r+0x20>
 80044c2:	6005      	str	r5, [r0, #0]
 80044c4:	e7d6      	b.n	8004474 <_malloc_r+0xa8>
 80044c6:	bf00      	nop
 80044c8:	200004a0 	.word	0x200004a0

080044cc <__malloc_lock>:
 80044cc:	4801      	ldr	r0, [pc, #4]	@ (80044d4 <__malloc_lock+0x8>)
 80044ce:	f000 ba9c 	b.w	8004a0a <__retarget_lock_acquire_recursive>
 80044d2:	bf00      	nop
 80044d4:	200005e4 	.word	0x200005e4

080044d8 <__malloc_unlock>:
 80044d8:	4801      	ldr	r0, [pc, #4]	@ (80044e0 <__malloc_unlock+0x8>)
 80044da:	f000 ba97 	b.w	8004a0c <__retarget_lock_release_recursive>
 80044de:	bf00      	nop
 80044e0:	200005e4 	.word	0x200005e4

080044e4 <std>:
 80044e4:	2300      	movs	r3, #0
 80044e6:	b510      	push	{r4, lr}
 80044e8:	4604      	mov	r4, r0
 80044ea:	e9c0 3300 	strd	r3, r3, [r0]
 80044ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80044f2:	6083      	str	r3, [r0, #8]
 80044f4:	8181      	strh	r1, [r0, #12]
 80044f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80044f8:	81c2      	strh	r2, [r0, #14]
 80044fa:	6183      	str	r3, [r0, #24]
 80044fc:	4619      	mov	r1, r3
 80044fe:	2208      	movs	r2, #8
 8004500:	305c      	adds	r0, #92	@ 0x5c
 8004502:	f000 f9f9 	bl	80048f8 <memset>
 8004506:	4b0d      	ldr	r3, [pc, #52]	@ (800453c <std+0x58>)
 8004508:	6263      	str	r3, [r4, #36]	@ 0x24
 800450a:	4b0d      	ldr	r3, [pc, #52]	@ (8004540 <std+0x5c>)
 800450c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800450e:	4b0d      	ldr	r3, [pc, #52]	@ (8004544 <std+0x60>)
 8004510:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004512:	4b0d      	ldr	r3, [pc, #52]	@ (8004548 <std+0x64>)
 8004514:	6323      	str	r3, [r4, #48]	@ 0x30
 8004516:	4b0d      	ldr	r3, [pc, #52]	@ (800454c <std+0x68>)
 8004518:	6224      	str	r4, [r4, #32]
 800451a:	429c      	cmp	r4, r3
 800451c:	d006      	beq.n	800452c <std+0x48>
 800451e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004522:	4294      	cmp	r4, r2
 8004524:	d002      	beq.n	800452c <std+0x48>
 8004526:	33d0      	adds	r3, #208	@ 0xd0
 8004528:	429c      	cmp	r4, r3
 800452a:	d105      	bne.n	8004538 <std+0x54>
 800452c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004534:	f000 ba68 	b.w	8004a08 <__retarget_lock_init_recursive>
 8004538:	bd10      	pop	{r4, pc}
 800453a:	bf00      	nop
 800453c:	08004749 	.word	0x08004749
 8004540:	0800476b 	.word	0x0800476b
 8004544:	080047a3 	.word	0x080047a3
 8004548:	080047c7 	.word	0x080047c7
 800454c:	200004a4 	.word	0x200004a4

08004550 <stdio_exit_handler>:
 8004550:	4a02      	ldr	r2, [pc, #8]	@ (800455c <stdio_exit_handler+0xc>)
 8004552:	4903      	ldr	r1, [pc, #12]	@ (8004560 <stdio_exit_handler+0x10>)
 8004554:	4803      	ldr	r0, [pc, #12]	@ (8004564 <stdio_exit_handler+0x14>)
 8004556:	f000 b869 	b.w	800462c <_fwalk_sglue>
 800455a:	bf00      	nop
 800455c:	20000010 	.word	0x20000010
 8004560:	0800514d 	.word	0x0800514d
 8004564:	20000020 	.word	0x20000020

08004568 <cleanup_stdio>:
 8004568:	6841      	ldr	r1, [r0, #4]
 800456a:	4b0c      	ldr	r3, [pc, #48]	@ (800459c <cleanup_stdio+0x34>)
 800456c:	4299      	cmp	r1, r3
 800456e:	b510      	push	{r4, lr}
 8004570:	4604      	mov	r4, r0
 8004572:	d001      	beq.n	8004578 <cleanup_stdio+0x10>
 8004574:	f000 fdea 	bl	800514c <_fflush_r>
 8004578:	68a1      	ldr	r1, [r4, #8]
 800457a:	4b09      	ldr	r3, [pc, #36]	@ (80045a0 <cleanup_stdio+0x38>)
 800457c:	4299      	cmp	r1, r3
 800457e:	d002      	beq.n	8004586 <cleanup_stdio+0x1e>
 8004580:	4620      	mov	r0, r4
 8004582:	f000 fde3 	bl	800514c <_fflush_r>
 8004586:	68e1      	ldr	r1, [r4, #12]
 8004588:	4b06      	ldr	r3, [pc, #24]	@ (80045a4 <cleanup_stdio+0x3c>)
 800458a:	4299      	cmp	r1, r3
 800458c:	d004      	beq.n	8004598 <cleanup_stdio+0x30>
 800458e:	4620      	mov	r0, r4
 8004590:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004594:	f000 bdda 	b.w	800514c <_fflush_r>
 8004598:	bd10      	pop	{r4, pc}
 800459a:	bf00      	nop
 800459c:	200004a4 	.word	0x200004a4
 80045a0:	2000050c 	.word	0x2000050c
 80045a4:	20000574 	.word	0x20000574

080045a8 <global_stdio_init.part.0>:
 80045a8:	b510      	push	{r4, lr}
 80045aa:	4b0b      	ldr	r3, [pc, #44]	@ (80045d8 <global_stdio_init.part.0+0x30>)
 80045ac:	4c0b      	ldr	r4, [pc, #44]	@ (80045dc <global_stdio_init.part.0+0x34>)
 80045ae:	4a0c      	ldr	r2, [pc, #48]	@ (80045e0 <global_stdio_init.part.0+0x38>)
 80045b0:	601a      	str	r2, [r3, #0]
 80045b2:	4620      	mov	r0, r4
 80045b4:	2200      	movs	r2, #0
 80045b6:	2104      	movs	r1, #4
 80045b8:	f7ff ff94 	bl	80044e4 <std>
 80045bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80045c0:	2201      	movs	r2, #1
 80045c2:	2109      	movs	r1, #9
 80045c4:	f7ff ff8e 	bl	80044e4 <std>
 80045c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80045cc:	2202      	movs	r2, #2
 80045ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045d2:	2112      	movs	r1, #18
 80045d4:	f7ff bf86 	b.w	80044e4 <std>
 80045d8:	200005dc 	.word	0x200005dc
 80045dc:	200004a4 	.word	0x200004a4
 80045e0:	08004551 	.word	0x08004551

080045e4 <__sfp_lock_acquire>:
 80045e4:	4801      	ldr	r0, [pc, #4]	@ (80045ec <__sfp_lock_acquire+0x8>)
 80045e6:	f000 ba10 	b.w	8004a0a <__retarget_lock_acquire_recursive>
 80045ea:	bf00      	nop
 80045ec:	200005e5 	.word	0x200005e5

080045f0 <__sfp_lock_release>:
 80045f0:	4801      	ldr	r0, [pc, #4]	@ (80045f8 <__sfp_lock_release+0x8>)
 80045f2:	f000 ba0b 	b.w	8004a0c <__retarget_lock_release_recursive>
 80045f6:	bf00      	nop
 80045f8:	200005e5 	.word	0x200005e5

080045fc <__sinit>:
 80045fc:	b510      	push	{r4, lr}
 80045fe:	4604      	mov	r4, r0
 8004600:	f7ff fff0 	bl	80045e4 <__sfp_lock_acquire>
 8004604:	6a23      	ldr	r3, [r4, #32]
 8004606:	b11b      	cbz	r3, 8004610 <__sinit+0x14>
 8004608:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800460c:	f7ff bff0 	b.w	80045f0 <__sfp_lock_release>
 8004610:	4b04      	ldr	r3, [pc, #16]	@ (8004624 <__sinit+0x28>)
 8004612:	6223      	str	r3, [r4, #32]
 8004614:	4b04      	ldr	r3, [pc, #16]	@ (8004628 <__sinit+0x2c>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d1f5      	bne.n	8004608 <__sinit+0xc>
 800461c:	f7ff ffc4 	bl	80045a8 <global_stdio_init.part.0>
 8004620:	e7f2      	b.n	8004608 <__sinit+0xc>
 8004622:	bf00      	nop
 8004624:	08004569 	.word	0x08004569
 8004628:	200005dc 	.word	0x200005dc

0800462c <_fwalk_sglue>:
 800462c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004630:	4607      	mov	r7, r0
 8004632:	4688      	mov	r8, r1
 8004634:	4614      	mov	r4, r2
 8004636:	2600      	movs	r6, #0
 8004638:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800463c:	f1b9 0901 	subs.w	r9, r9, #1
 8004640:	d505      	bpl.n	800464e <_fwalk_sglue+0x22>
 8004642:	6824      	ldr	r4, [r4, #0]
 8004644:	2c00      	cmp	r4, #0
 8004646:	d1f7      	bne.n	8004638 <_fwalk_sglue+0xc>
 8004648:	4630      	mov	r0, r6
 800464a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800464e:	89ab      	ldrh	r3, [r5, #12]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d907      	bls.n	8004664 <_fwalk_sglue+0x38>
 8004654:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004658:	3301      	adds	r3, #1
 800465a:	d003      	beq.n	8004664 <_fwalk_sglue+0x38>
 800465c:	4629      	mov	r1, r5
 800465e:	4638      	mov	r0, r7
 8004660:	47c0      	blx	r8
 8004662:	4306      	orrs	r6, r0
 8004664:	3568      	adds	r5, #104	@ 0x68
 8004666:	e7e9      	b.n	800463c <_fwalk_sglue+0x10>

08004668 <iprintf>:
 8004668:	b40f      	push	{r0, r1, r2, r3}
 800466a:	b507      	push	{r0, r1, r2, lr}
 800466c:	4906      	ldr	r1, [pc, #24]	@ (8004688 <iprintf+0x20>)
 800466e:	ab04      	add	r3, sp, #16
 8004670:	6808      	ldr	r0, [r1, #0]
 8004672:	f853 2b04 	ldr.w	r2, [r3], #4
 8004676:	6881      	ldr	r1, [r0, #8]
 8004678:	9301      	str	r3, [sp, #4]
 800467a:	f000 fa3d 	bl	8004af8 <_vfiprintf_r>
 800467e:	b003      	add	sp, #12
 8004680:	f85d eb04 	ldr.w	lr, [sp], #4
 8004684:	b004      	add	sp, #16
 8004686:	4770      	bx	lr
 8004688:	2000001c 	.word	0x2000001c

0800468c <_puts_r>:
 800468c:	6a03      	ldr	r3, [r0, #32]
 800468e:	b570      	push	{r4, r5, r6, lr}
 8004690:	6884      	ldr	r4, [r0, #8]
 8004692:	4605      	mov	r5, r0
 8004694:	460e      	mov	r6, r1
 8004696:	b90b      	cbnz	r3, 800469c <_puts_r+0x10>
 8004698:	f7ff ffb0 	bl	80045fc <__sinit>
 800469c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800469e:	07db      	lsls	r3, r3, #31
 80046a0:	d405      	bmi.n	80046ae <_puts_r+0x22>
 80046a2:	89a3      	ldrh	r3, [r4, #12]
 80046a4:	0598      	lsls	r0, r3, #22
 80046a6:	d402      	bmi.n	80046ae <_puts_r+0x22>
 80046a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046aa:	f000 f9ae 	bl	8004a0a <__retarget_lock_acquire_recursive>
 80046ae:	89a3      	ldrh	r3, [r4, #12]
 80046b0:	0719      	lsls	r1, r3, #28
 80046b2:	d502      	bpl.n	80046ba <_puts_r+0x2e>
 80046b4:	6923      	ldr	r3, [r4, #16]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d135      	bne.n	8004726 <_puts_r+0x9a>
 80046ba:	4621      	mov	r1, r4
 80046bc:	4628      	mov	r0, r5
 80046be:	f000 f8c5 	bl	800484c <__swsetup_r>
 80046c2:	b380      	cbz	r0, 8004726 <_puts_r+0x9a>
 80046c4:	f04f 35ff 	mov.w	r5, #4294967295
 80046c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80046ca:	07da      	lsls	r2, r3, #31
 80046cc:	d405      	bmi.n	80046da <_puts_r+0x4e>
 80046ce:	89a3      	ldrh	r3, [r4, #12]
 80046d0:	059b      	lsls	r3, r3, #22
 80046d2:	d402      	bmi.n	80046da <_puts_r+0x4e>
 80046d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80046d6:	f000 f999 	bl	8004a0c <__retarget_lock_release_recursive>
 80046da:	4628      	mov	r0, r5
 80046dc:	bd70      	pop	{r4, r5, r6, pc}
 80046de:	2b00      	cmp	r3, #0
 80046e0:	da04      	bge.n	80046ec <_puts_r+0x60>
 80046e2:	69a2      	ldr	r2, [r4, #24]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	dc17      	bgt.n	8004718 <_puts_r+0x8c>
 80046e8:	290a      	cmp	r1, #10
 80046ea:	d015      	beq.n	8004718 <_puts_r+0x8c>
 80046ec:	6823      	ldr	r3, [r4, #0]
 80046ee:	1c5a      	adds	r2, r3, #1
 80046f0:	6022      	str	r2, [r4, #0]
 80046f2:	7019      	strb	r1, [r3, #0]
 80046f4:	68a3      	ldr	r3, [r4, #8]
 80046f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80046fa:	3b01      	subs	r3, #1
 80046fc:	60a3      	str	r3, [r4, #8]
 80046fe:	2900      	cmp	r1, #0
 8004700:	d1ed      	bne.n	80046de <_puts_r+0x52>
 8004702:	2b00      	cmp	r3, #0
 8004704:	da11      	bge.n	800472a <_puts_r+0x9e>
 8004706:	4622      	mov	r2, r4
 8004708:	210a      	movs	r1, #10
 800470a:	4628      	mov	r0, r5
 800470c:	f000 f85f 	bl	80047ce <__swbuf_r>
 8004710:	3001      	adds	r0, #1
 8004712:	d0d7      	beq.n	80046c4 <_puts_r+0x38>
 8004714:	250a      	movs	r5, #10
 8004716:	e7d7      	b.n	80046c8 <_puts_r+0x3c>
 8004718:	4622      	mov	r2, r4
 800471a:	4628      	mov	r0, r5
 800471c:	f000 f857 	bl	80047ce <__swbuf_r>
 8004720:	3001      	adds	r0, #1
 8004722:	d1e7      	bne.n	80046f4 <_puts_r+0x68>
 8004724:	e7ce      	b.n	80046c4 <_puts_r+0x38>
 8004726:	3e01      	subs	r6, #1
 8004728:	e7e4      	b.n	80046f4 <_puts_r+0x68>
 800472a:	6823      	ldr	r3, [r4, #0]
 800472c:	1c5a      	adds	r2, r3, #1
 800472e:	6022      	str	r2, [r4, #0]
 8004730:	220a      	movs	r2, #10
 8004732:	701a      	strb	r2, [r3, #0]
 8004734:	e7ee      	b.n	8004714 <_puts_r+0x88>
	...

08004738 <puts>:
 8004738:	4b02      	ldr	r3, [pc, #8]	@ (8004744 <puts+0xc>)
 800473a:	4601      	mov	r1, r0
 800473c:	6818      	ldr	r0, [r3, #0]
 800473e:	f7ff bfa5 	b.w	800468c <_puts_r>
 8004742:	bf00      	nop
 8004744:	2000001c 	.word	0x2000001c

08004748 <__sread>:
 8004748:	b510      	push	{r4, lr}
 800474a:	460c      	mov	r4, r1
 800474c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004750:	f000 f8fc 	bl	800494c <_read_r>
 8004754:	2800      	cmp	r0, #0
 8004756:	bfab      	itete	ge
 8004758:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800475a:	89a3      	ldrhlt	r3, [r4, #12]
 800475c:	181b      	addge	r3, r3, r0
 800475e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004762:	bfac      	ite	ge
 8004764:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004766:	81a3      	strhlt	r3, [r4, #12]
 8004768:	bd10      	pop	{r4, pc}

0800476a <__swrite>:
 800476a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800476e:	461f      	mov	r7, r3
 8004770:	898b      	ldrh	r3, [r1, #12]
 8004772:	05db      	lsls	r3, r3, #23
 8004774:	4605      	mov	r5, r0
 8004776:	460c      	mov	r4, r1
 8004778:	4616      	mov	r6, r2
 800477a:	d505      	bpl.n	8004788 <__swrite+0x1e>
 800477c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004780:	2302      	movs	r3, #2
 8004782:	2200      	movs	r2, #0
 8004784:	f000 f8d0 	bl	8004928 <_lseek_r>
 8004788:	89a3      	ldrh	r3, [r4, #12]
 800478a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800478e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004792:	81a3      	strh	r3, [r4, #12]
 8004794:	4632      	mov	r2, r6
 8004796:	463b      	mov	r3, r7
 8004798:	4628      	mov	r0, r5
 800479a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800479e:	f000 b8f7 	b.w	8004990 <_write_r>

080047a2 <__sseek>:
 80047a2:	b510      	push	{r4, lr}
 80047a4:	460c      	mov	r4, r1
 80047a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047aa:	f000 f8bd 	bl	8004928 <_lseek_r>
 80047ae:	1c43      	adds	r3, r0, #1
 80047b0:	89a3      	ldrh	r3, [r4, #12]
 80047b2:	bf15      	itete	ne
 80047b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80047b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80047ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80047be:	81a3      	strheq	r3, [r4, #12]
 80047c0:	bf18      	it	ne
 80047c2:	81a3      	strhne	r3, [r4, #12]
 80047c4:	bd10      	pop	{r4, pc}

080047c6 <__sclose>:
 80047c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047ca:	f000 b89d 	b.w	8004908 <_close_r>

080047ce <__swbuf_r>:
 80047ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047d0:	460e      	mov	r6, r1
 80047d2:	4614      	mov	r4, r2
 80047d4:	4605      	mov	r5, r0
 80047d6:	b118      	cbz	r0, 80047e0 <__swbuf_r+0x12>
 80047d8:	6a03      	ldr	r3, [r0, #32]
 80047da:	b90b      	cbnz	r3, 80047e0 <__swbuf_r+0x12>
 80047dc:	f7ff ff0e 	bl	80045fc <__sinit>
 80047e0:	69a3      	ldr	r3, [r4, #24]
 80047e2:	60a3      	str	r3, [r4, #8]
 80047e4:	89a3      	ldrh	r3, [r4, #12]
 80047e6:	071a      	lsls	r2, r3, #28
 80047e8:	d501      	bpl.n	80047ee <__swbuf_r+0x20>
 80047ea:	6923      	ldr	r3, [r4, #16]
 80047ec:	b943      	cbnz	r3, 8004800 <__swbuf_r+0x32>
 80047ee:	4621      	mov	r1, r4
 80047f0:	4628      	mov	r0, r5
 80047f2:	f000 f82b 	bl	800484c <__swsetup_r>
 80047f6:	b118      	cbz	r0, 8004800 <__swbuf_r+0x32>
 80047f8:	f04f 37ff 	mov.w	r7, #4294967295
 80047fc:	4638      	mov	r0, r7
 80047fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004800:	6823      	ldr	r3, [r4, #0]
 8004802:	6922      	ldr	r2, [r4, #16]
 8004804:	1a98      	subs	r0, r3, r2
 8004806:	6963      	ldr	r3, [r4, #20]
 8004808:	b2f6      	uxtb	r6, r6
 800480a:	4283      	cmp	r3, r0
 800480c:	4637      	mov	r7, r6
 800480e:	dc05      	bgt.n	800481c <__swbuf_r+0x4e>
 8004810:	4621      	mov	r1, r4
 8004812:	4628      	mov	r0, r5
 8004814:	f000 fc9a 	bl	800514c <_fflush_r>
 8004818:	2800      	cmp	r0, #0
 800481a:	d1ed      	bne.n	80047f8 <__swbuf_r+0x2a>
 800481c:	68a3      	ldr	r3, [r4, #8]
 800481e:	3b01      	subs	r3, #1
 8004820:	60a3      	str	r3, [r4, #8]
 8004822:	6823      	ldr	r3, [r4, #0]
 8004824:	1c5a      	adds	r2, r3, #1
 8004826:	6022      	str	r2, [r4, #0]
 8004828:	701e      	strb	r6, [r3, #0]
 800482a:	6962      	ldr	r2, [r4, #20]
 800482c:	1c43      	adds	r3, r0, #1
 800482e:	429a      	cmp	r2, r3
 8004830:	d004      	beq.n	800483c <__swbuf_r+0x6e>
 8004832:	89a3      	ldrh	r3, [r4, #12]
 8004834:	07db      	lsls	r3, r3, #31
 8004836:	d5e1      	bpl.n	80047fc <__swbuf_r+0x2e>
 8004838:	2e0a      	cmp	r6, #10
 800483a:	d1df      	bne.n	80047fc <__swbuf_r+0x2e>
 800483c:	4621      	mov	r1, r4
 800483e:	4628      	mov	r0, r5
 8004840:	f000 fc84 	bl	800514c <_fflush_r>
 8004844:	2800      	cmp	r0, #0
 8004846:	d0d9      	beq.n	80047fc <__swbuf_r+0x2e>
 8004848:	e7d6      	b.n	80047f8 <__swbuf_r+0x2a>
	...

0800484c <__swsetup_r>:
 800484c:	b538      	push	{r3, r4, r5, lr}
 800484e:	4b29      	ldr	r3, [pc, #164]	@ (80048f4 <__swsetup_r+0xa8>)
 8004850:	4605      	mov	r5, r0
 8004852:	6818      	ldr	r0, [r3, #0]
 8004854:	460c      	mov	r4, r1
 8004856:	b118      	cbz	r0, 8004860 <__swsetup_r+0x14>
 8004858:	6a03      	ldr	r3, [r0, #32]
 800485a:	b90b      	cbnz	r3, 8004860 <__swsetup_r+0x14>
 800485c:	f7ff fece 	bl	80045fc <__sinit>
 8004860:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004864:	0719      	lsls	r1, r3, #28
 8004866:	d422      	bmi.n	80048ae <__swsetup_r+0x62>
 8004868:	06da      	lsls	r2, r3, #27
 800486a:	d407      	bmi.n	800487c <__swsetup_r+0x30>
 800486c:	2209      	movs	r2, #9
 800486e:	602a      	str	r2, [r5, #0]
 8004870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004874:	81a3      	strh	r3, [r4, #12]
 8004876:	f04f 30ff 	mov.w	r0, #4294967295
 800487a:	e033      	b.n	80048e4 <__swsetup_r+0x98>
 800487c:	0758      	lsls	r0, r3, #29
 800487e:	d512      	bpl.n	80048a6 <__swsetup_r+0x5a>
 8004880:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004882:	b141      	cbz	r1, 8004896 <__swsetup_r+0x4a>
 8004884:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004888:	4299      	cmp	r1, r3
 800488a:	d002      	beq.n	8004892 <__swsetup_r+0x46>
 800488c:	4628      	mov	r0, r5
 800488e:	f000 f8bf 	bl	8004a10 <_free_r>
 8004892:	2300      	movs	r3, #0
 8004894:	6363      	str	r3, [r4, #52]	@ 0x34
 8004896:	89a3      	ldrh	r3, [r4, #12]
 8004898:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800489c:	81a3      	strh	r3, [r4, #12]
 800489e:	2300      	movs	r3, #0
 80048a0:	6063      	str	r3, [r4, #4]
 80048a2:	6923      	ldr	r3, [r4, #16]
 80048a4:	6023      	str	r3, [r4, #0]
 80048a6:	89a3      	ldrh	r3, [r4, #12]
 80048a8:	f043 0308 	orr.w	r3, r3, #8
 80048ac:	81a3      	strh	r3, [r4, #12]
 80048ae:	6923      	ldr	r3, [r4, #16]
 80048b0:	b94b      	cbnz	r3, 80048c6 <__swsetup_r+0x7a>
 80048b2:	89a3      	ldrh	r3, [r4, #12]
 80048b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80048b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048bc:	d003      	beq.n	80048c6 <__swsetup_r+0x7a>
 80048be:	4621      	mov	r1, r4
 80048c0:	4628      	mov	r0, r5
 80048c2:	f000 fc91 	bl	80051e8 <__smakebuf_r>
 80048c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048ca:	f013 0201 	ands.w	r2, r3, #1
 80048ce:	d00a      	beq.n	80048e6 <__swsetup_r+0x9a>
 80048d0:	2200      	movs	r2, #0
 80048d2:	60a2      	str	r2, [r4, #8]
 80048d4:	6962      	ldr	r2, [r4, #20]
 80048d6:	4252      	negs	r2, r2
 80048d8:	61a2      	str	r2, [r4, #24]
 80048da:	6922      	ldr	r2, [r4, #16]
 80048dc:	b942      	cbnz	r2, 80048f0 <__swsetup_r+0xa4>
 80048de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80048e2:	d1c5      	bne.n	8004870 <__swsetup_r+0x24>
 80048e4:	bd38      	pop	{r3, r4, r5, pc}
 80048e6:	0799      	lsls	r1, r3, #30
 80048e8:	bf58      	it	pl
 80048ea:	6962      	ldrpl	r2, [r4, #20]
 80048ec:	60a2      	str	r2, [r4, #8]
 80048ee:	e7f4      	b.n	80048da <__swsetup_r+0x8e>
 80048f0:	2000      	movs	r0, #0
 80048f2:	e7f7      	b.n	80048e4 <__swsetup_r+0x98>
 80048f4:	2000001c 	.word	0x2000001c

080048f8 <memset>:
 80048f8:	4402      	add	r2, r0
 80048fa:	4603      	mov	r3, r0
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d100      	bne.n	8004902 <memset+0xa>
 8004900:	4770      	bx	lr
 8004902:	f803 1b01 	strb.w	r1, [r3], #1
 8004906:	e7f9      	b.n	80048fc <memset+0x4>

08004908 <_close_r>:
 8004908:	b538      	push	{r3, r4, r5, lr}
 800490a:	4d06      	ldr	r5, [pc, #24]	@ (8004924 <_close_r+0x1c>)
 800490c:	2300      	movs	r3, #0
 800490e:	4604      	mov	r4, r0
 8004910:	4608      	mov	r0, r1
 8004912:	602b      	str	r3, [r5, #0]
 8004914:	f7fe f8ae 	bl	8002a74 <_close>
 8004918:	1c43      	adds	r3, r0, #1
 800491a:	d102      	bne.n	8004922 <_close_r+0x1a>
 800491c:	682b      	ldr	r3, [r5, #0]
 800491e:	b103      	cbz	r3, 8004922 <_close_r+0x1a>
 8004920:	6023      	str	r3, [r4, #0]
 8004922:	bd38      	pop	{r3, r4, r5, pc}
 8004924:	200005e0 	.word	0x200005e0

08004928 <_lseek_r>:
 8004928:	b538      	push	{r3, r4, r5, lr}
 800492a:	4d07      	ldr	r5, [pc, #28]	@ (8004948 <_lseek_r+0x20>)
 800492c:	4604      	mov	r4, r0
 800492e:	4608      	mov	r0, r1
 8004930:	4611      	mov	r1, r2
 8004932:	2200      	movs	r2, #0
 8004934:	602a      	str	r2, [r5, #0]
 8004936:	461a      	mov	r2, r3
 8004938:	f7fe f8c3 	bl	8002ac2 <_lseek>
 800493c:	1c43      	adds	r3, r0, #1
 800493e:	d102      	bne.n	8004946 <_lseek_r+0x1e>
 8004940:	682b      	ldr	r3, [r5, #0]
 8004942:	b103      	cbz	r3, 8004946 <_lseek_r+0x1e>
 8004944:	6023      	str	r3, [r4, #0]
 8004946:	bd38      	pop	{r3, r4, r5, pc}
 8004948:	200005e0 	.word	0x200005e0

0800494c <_read_r>:
 800494c:	b538      	push	{r3, r4, r5, lr}
 800494e:	4d07      	ldr	r5, [pc, #28]	@ (800496c <_read_r+0x20>)
 8004950:	4604      	mov	r4, r0
 8004952:	4608      	mov	r0, r1
 8004954:	4611      	mov	r1, r2
 8004956:	2200      	movs	r2, #0
 8004958:	602a      	str	r2, [r5, #0]
 800495a:	461a      	mov	r2, r3
 800495c:	f7fe f851 	bl	8002a02 <_read>
 8004960:	1c43      	adds	r3, r0, #1
 8004962:	d102      	bne.n	800496a <_read_r+0x1e>
 8004964:	682b      	ldr	r3, [r5, #0]
 8004966:	b103      	cbz	r3, 800496a <_read_r+0x1e>
 8004968:	6023      	str	r3, [r4, #0]
 800496a:	bd38      	pop	{r3, r4, r5, pc}
 800496c:	200005e0 	.word	0x200005e0

08004970 <_sbrk_r>:
 8004970:	b538      	push	{r3, r4, r5, lr}
 8004972:	4d06      	ldr	r5, [pc, #24]	@ (800498c <_sbrk_r+0x1c>)
 8004974:	2300      	movs	r3, #0
 8004976:	4604      	mov	r4, r0
 8004978:	4608      	mov	r0, r1
 800497a:	602b      	str	r3, [r5, #0]
 800497c:	f7fe f8ae 	bl	8002adc <_sbrk>
 8004980:	1c43      	adds	r3, r0, #1
 8004982:	d102      	bne.n	800498a <_sbrk_r+0x1a>
 8004984:	682b      	ldr	r3, [r5, #0]
 8004986:	b103      	cbz	r3, 800498a <_sbrk_r+0x1a>
 8004988:	6023      	str	r3, [r4, #0]
 800498a:	bd38      	pop	{r3, r4, r5, pc}
 800498c:	200005e0 	.word	0x200005e0

08004990 <_write_r>:
 8004990:	b538      	push	{r3, r4, r5, lr}
 8004992:	4d07      	ldr	r5, [pc, #28]	@ (80049b0 <_write_r+0x20>)
 8004994:	4604      	mov	r4, r0
 8004996:	4608      	mov	r0, r1
 8004998:	4611      	mov	r1, r2
 800499a:	2200      	movs	r2, #0
 800499c:	602a      	str	r2, [r5, #0]
 800499e:	461a      	mov	r2, r3
 80049a0:	f7fe f84c 	bl	8002a3c <_write>
 80049a4:	1c43      	adds	r3, r0, #1
 80049a6:	d102      	bne.n	80049ae <_write_r+0x1e>
 80049a8:	682b      	ldr	r3, [r5, #0]
 80049aa:	b103      	cbz	r3, 80049ae <_write_r+0x1e>
 80049ac:	6023      	str	r3, [r4, #0]
 80049ae:	bd38      	pop	{r3, r4, r5, pc}
 80049b0:	200005e0 	.word	0x200005e0

080049b4 <__errno>:
 80049b4:	4b01      	ldr	r3, [pc, #4]	@ (80049bc <__errno+0x8>)
 80049b6:	6818      	ldr	r0, [r3, #0]
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	2000001c 	.word	0x2000001c

080049c0 <__libc_init_array>:
 80049c0:	b570      	push	{r4, r5, r6, lr}
 80049c2:	4d0d      	ldr	r5, [pc, #52]	@ (80049f8 <__libc_init_array+0x38>)
 80049c4:	4c0d      	ldr	r4, [pc, #52]	@ (80049fc <__libc_init_array+0x3c>)
 80049c6:	1b64      	subs	r4, r4, r5
 80049c8:	10a4      	asrs	r4, r4, #2
 80049ca:	2600      	movs	r6, #0
 80049cc:	42a6      	cmp	r6, r4
 80049ce:	d109      	bne.n	80049e4 <__libc_init_array+0x24>
 80049d0:	4d0b      	ldr	r5, [pc, #44]	@ (8004a00 <__libc_init_array+0x40>)
 80049d2:	4c0c      	ldr	r4, [pc, #48]	@ (8004a04 <__libc_init_array+0x44>)
 80049d4:	f000 fc66 	bl	80052a4 <_init>
 80049d8:	1b64      	subs	r4, r4, r5
 80049da:	10a4      	asrs	r4, r4, #2
 80049dc:	2600      	movs	r6, #0
 80049de:	42a6      	cmp	r6, r4
 80049e0:	d105      	bne.n	80049ee <__libc_init_array+0x2e>
 80049e2:	bd70      	pop	{r4, r5, r6, pc}
 80049e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80049e8:	4798      	blx	r3
 80049ea:	3601      	adds	r6, #1
 80049ec:	e7ee      	b.n	80049cc <__libc_init_array+0xc>
 80049ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80049f2:	4798      	blx	r3
 80049f4:	3601      	adds	r6, #1
 80049f6:	e7f2      	b.n	80049de <__libc_init_array+0x1e>
 80049f8:	08005668 	.word	0x08005668
 80049fc:	08005668 	.word	0x08005668
 8004a00:	08005668 	.word	0x08005668
 8004a04:	0800566c 	.word	0x0800566c

08004a08 <__retarget_lock_init_recursive>:
 8004a08:	4770      	bx	lr

08004a0a <__retarget_lock_acquire_recursive>:
 8004a0a:	4770      	bx	lr

08004a0c <__retarget_lock_release_recursive>:
 8004a0c:	4770      	bx	lr
	...

08004a10 <_free_r>:
 8004a10:	b538      	push	{r3, r4, r5, lr}
 8004a12:	4605      	mov	r5, r0
 8004a14:	2900      	cmp	r1, #0
 8004a16:	d041      	beq.n	8004a9c <_free_r+0x8c>
 8004a18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a1c:	1f0c      	subs	r4, r1, #4
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	bfb8      	it	lt
 8004a22:	18e4      	addlt	r4, r4, r3
 8004a24:	f7ff fd52 	bl	80044cc <__malloc_lock>
 8004a28:	4a1d      	ldr	r2, [pc, #116]	@ (8004aa0 <_free_r+0x90>)
 8004a2a:	6813      	ldr	r3, [r2, #0]
 8004a2c:	b933      	cbnz	r3, 8004a3c <_free_r+0x2c>
 8004a2e:	6063      	str	r3, [r4, #4]
 8004a30:	6014      	str	r4, [r2, #0]
 8004a32:	4628      	mov	r0, r5
 8004a34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a38:	f7ff bd4e 	b.w	80044d8 <__malloc_unlock>
 8004a3c:	42a3      	cmp	r3, r4
 8004a3e:	d908      	bls.n	8004a52 <_free_r+0x42>
 8004a40:	6820      	ldr	r0, [r4, #0]
 8004a42:	1821      	adds	r1, r4, r0
 8004a44:	428b      	cmp	r3, r1
 8004a46:	bf01      	itttt	eq
 8004a48:	6819      	ldreq	r1, [r3, #0]
 8004a4a:	685b      	ldreq	r3, [r3, #4]
 8004a4c:	1809      	addeq	r1, r1, r0
 8004a4e:	6021      	streq	r1, [r4, #0]
 8004a50:	e7ed      	b.n	8004a2e <_free_r+0x1e>
 8004a52:	461a      	mov	r2, r3
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	b10b      	cbz	r3, 8004a5c <_free_r+0x4c>
 8004a58:	42a3      	cmp	r3, r4
 8004a5a:	d9fa      	bls.n	8004a52 <_free_r+0x42>
 8004a5c:	6811      	ldr	r1, [r2, #0]
 8004a5e:	1850      	adds	r0, r2, r1
 8004a60:	42a0      	cmp	r0, r4
 8004a62:	d10b      	bne.n	8004a7c <_free_r+0x6c>
 8004a64:	6820      	ldr	r0, [r4, #0]
 8004a66:	4401      	add	r1, r0
 8004a68:	1850      	adds	r0, r2, r1
 8004a6a:	4283      	cmp	r3, r0
 8004a6c:	6011      	str	r1, [r2, #0]
 8004a6e:	d1e0      	bne.n	8004a32 <_free_r+0x22>
 8004a70:	6818      	ldr	r0, [r3, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	6053      	str	r3, [r2, #4]
 8004a76:	4408      	add	r0, r1
 8004a78:	6010      	str	r0, [r2, #0]
 8004a7a:	e7da      	b.n	8004a32 <_free_r+0x22>
 8004a7c:	d902      	bls.n	8004a84 <_free_r+0x74>
 8004a7e:	230c      	movs	r3, #12
 8004a80:	602b      	str	r3, [r5, #0]
 8004a82:	e7d6      	b.n	8004a32 <_free_r+0x22>
 8004a84:	6820      	ldr	r0, [r4, #0]
 8004a86:	1821      	adds	r1, r4, r0
 8004a88:	428b      	cmp	r3, r1
 8004a8a:	bf04      	itt	eq
 8004a8c:	6819      	ldreq	r1, [r3, #0]
 8004a8e:	685b      	ldreq	r3, [r3, #4]
 8004a90:	6063      	str	r3, [r4, #4]
 8004a92:	bf04      	itt	eq
 8004a94:	1809      	addeq	r1, r1, r0
 8004a96:	6021      	streq	r1, [r4, #0]
 8004a98:	6054      	str	r4, [r2, #4]
 8004a9a:	e7ca      	b.n	8004a32 <_free_r+0x22>
 8004a9c:	bd38      	pop	{r3, r4, r5, pc}
 8004a9e:	bf00      	nop
 8004aa0:	200004a0 	.word	0x200004a0

08004aa4 <__sfputc_r>:
 8004aa4:	6893      	ldr	r3, [r2, #8]
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	b410      	push	{r4}
 8004aac:	6093      	str	r3, [r2, #8]
 8004aae:	da08      	bge.n	8004ac2 <__sfputc_r+0x1e>
 8004ab0:	6994      	ldr	r4, [r2, #24]
 8004ab2:	42a3      	cmp	r3, r4
 8004ab4:	db01      	blt.n	8004aba <__sfputc_r+0x16>
 8004ab6:	290a      	cmp	r1, #10
 8004ab8:	d103      	bne.n	8004ac2 <__sfputc_r+0x1e>
 8004aba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004abe:	f7ff be86 	b.w	80047ce <__swbuf_r>
 8004ac2:	6813      	ldr	r3, [r2, #0]
 8004ac4:	1c58      	adds	r0, r3, #1
 8004ac6:	6010      	str	r0, [r2, #0]
 8004ac8:	7019      	strb	r1, [r3, #0]
 8004aca:	4608      	mov	r0, r1
 8004acc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ad0:	4770      	bx	lr

08004ad2 <__sfputs_r>:
 8004ad2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ad4:	4606      	mov	r6, r0
 8004ad6:	460f      	mov	r7, r1
 8004ad8:	4614      	mov	r4, r2
 8004ada:	18d5      	adds	r5, r2, r3
 8004adc:	42ac      	cmp	r4, r5
 8004ade:	d101      	bne.n	8004ae4 <__sfputs_r+0x12>
 8004ae0:	2000      	movs	r0, #0
 8004ae2:	e007      	b.n	8004af4 <__sfputs_r+0x22>
 8004ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ae8:	463a      	mov	r2, r7
 8004aea:	4630      	mov	r0, r6
 8004aec:	f7ff ffda 	bl	8004aa4 <__sfputc_r>
 8004af0:	1c43      	adds	r3, r0, #1
 8004af2:	d1f3      	bne.n	8004adc <__sfputs_r+0xa>
 8004af4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004af8 <_vfiprintf_r>:
 8004af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004afc:	460d      	mov	r5, r1
 8004afe:	b09d      	sub	sp, #116	@ 0x74
 8004b00:	4614      	mov	r4, r2
 8004b02:	4698      	mov	r8, r3
 8004b04:	4606      	mov	r6, r0
 8004b06:	b118      	cbz	r0, 8004b10 <_vfiprintf_r+0x18>
 8004b08:	6a03      	ldr	r3, [r0, #32]
 8004b0a:	b90b      	cbnz	r3, 8004b10 <_vfiprintf_r+0x18>
 8004b0c:	f7ff fd76 	bl	80045fc <__sinit>
 8004b10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b12:	07d9      	lsls	r1, r3, #31
 8004b14:	d405      	bmi.n	8004b22 <_vfiprintf_r+0x2a>
 8004b16:	89ab      	ldrh	r3, [r5, #12]
 8004b18:	059a      	lsls	r2, r3, #22
 8004b1a:	d402      	bmi.n	8004b22 <_vfiprintf_r+0x2a>
 8004b1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b1e:	f7ff ff74 	bl	8004a0a <__retarget_lock_acquire_recursive>
 8004b22:	89ab      	ldrh	r3, [r5, #12]
 8004b24:	071b      	lsls	r3, r3, #28
 8004b26:	d501      	bpl.n	8004b2c <_vfiprintf_r+0x34>
 8004b28:	692b      	ldr	r3, [r5, #16]
 8004b2a:	b99b      	cbnz	r3, 8004b54 <_vfiprintf_r+0x5c>
 8004b2c:	4629      	mov	r1, r5
 8004b2e:	4630      	mov	r0, r6
 8004b30:	f7ff fe8c 	bl	800484c <__swsetup_r>
 8004b34:	b170      	cbz	r0, 8004b54 <_vfiprintf_r+0x5c>
 8004b36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b38:	07dc      	lsls	r4, r3, #31
 8004b3a:	d504      	bpl.n	8004b46 <_vfiprintf_r+0x4e>
 8004b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b40:	b01d      	add	sp, #116	@ 0x74
 8004b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b46:	89ab      	ldrh	r3, [r5, #12]
 8004b48:	0598      	lsls	r0, r3, #22
 8004b4a:	d4f7      	bmi.n	8004b3c <_vfiprintf_r+0x44>
 8004b4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b4e:	f7ff ff5d 	bl	8004a0c <__retarget_lock_release_recursive>
 8004b52:	e7f3      	b.n	8004b3c <_vfiprintf_r+0x44>
 8004b54:	2300      	movs	r3, #0
 8004b56:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b58:	2320      	movs	r3, #32
 8004b5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004b5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b62:	2330      	movs	r3, #48	@ 0x30
 8004b64:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004d14 <_vfiprintf_r+0x21c>
 8004b68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004b6c:	f04f 0901 	mov.w	r9, #1
 8004b70:	4623      	mov	r3, r4
 8004b72:	469a      	mov	sl, r3
 8004b74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b78:	b10a      	cbz	r2, 8004b7e <_vfiprintf_r+0x86>
 8004b7a:	2a25      	cmp	r2, #37	@ 0x25
 8004b7c:	d1f9      	bne.n	8004b72 <_vfiprintf_r+0x7a>
 8004b7e:	ebba 0b04 	subs.w	fp, sl, r4
 8004b82:	d00b      	beq.n	8004b9c <_vfiprintf_r+0xa4>
 8004b84:	465b      	mov	r3, fp
 8004b86:	4622      	mov	r2, r4
 8004b88:	4629      	mov	r1, r5
 8004b8a:	4630      	mov	r0, r6
 8004b8c:	f7ff ffa1 	bl	8004ad2 <__sfputs_r>
 8004b90:	3001      	adds	r0, #1
 8004b92:	f000 80a7 	beq.w	8004ce4 <_vfiprintf_r+0x1ec>
 8004b96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004b98:	445a      	add	r2, fp
 8004b9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8004b9c:	f89a 3000 	ldrb.w	r3, [sl]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	f000 809f 	beq.w	8004ce4 <_vfiprintf_r+0x1ec>
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8004bac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bb0:	f10a 0a01 	add.w	sl, sl, #1
 8004bb4:	9304      	str	r3, [sp, #16]
 8004bb6:	9307      	str	r3, [sp, #28]
 8004bb8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004bbc:	931a      	str	r3, [sp, #104]	@ 0x68
 8004bbe:	4654      	mov	r4, sl
 8004bc0:	2205      	movs	r2, #5
 8004bc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bc6:	4853      	ldr	r0, [pc, #332]	@ (8004d14 <_vfiprintf_r+0x21c>)
 8004bc8:	f7fb fb0a 	bl	80001e0 <memchr>
 8004bcc:	9a04      	ldr	r2, [sp, #16]
 8004bce:	b9d8      	cbnz	r0, 8004c08 <_vfiprintf_r+0x110>
 8004bd0:	06d1      	lsls	r1, r2, #27
 8004bd2:	bf44      	itt	mi
 8004bd4:	2320      	movmi	r3, #32
 8004bd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004bda:	0713      	lsls	r3, r2, #28
 8004bdc:	bf44      	itt	mi
 8004bde:	232b      	movmi	r3, #43	@ 0x2b
 8004be0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004be4:	f89a 3000 	ldrb.w	r3, [sl]
 8004be8:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bea:	d015      	beq.n	8004c18 <_vfiprintf_r+0x120>
 8004bec:	9a07      	ldr	r2, [sp, #28]
 8004bee:	4654      	mov	r4, sl
 8004bf0:	2000      	movs	r0, #0
 8004bf2:	f04f 0c0a 	mov.w	ip, #10
 8004bf6:	4621      	mov	r1, r4
 8004bf8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004bfc:	3b30      	subs	r3, #48	@ 0x30
 8004bfe:	2b09      	cmp	r3, #9
 8004c00:	d94b      	bls.n	8004c9a <_vfiprintf_r+0x1a2>
 8004c02:	b1b0      	cbz	r0, 8004c32 <_vfiprintf_r+0x13a>
 8004c04:	9207      	str	r2, [sp, #28]
 8004c06:	e014      	b.n	8004c32 <_vfiprintf_r+0x13a>
 8004c08:	eba0 0308 	sub.w	r3, r0, r8
 8004c0c:	fa09 f303 	lsl.w	r3, r9, r3
 8004c10:	4313      	orrs	r3, r2
 8004c12:	9304      	str	r3, [sp, #16]
 8004c14:	46a2      	mov	sl, r4
 8004c16:	e7d2      	b.n	8004bbe <_vfiprintf_r+0xc6>
 8004c18:	9b03      	ldr	r3, [sp, #12]
 8004c1a:	1d19      	adds	r1, r3, #4
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	9103      	str	r1, [sp, #12]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	bfbb      	ittet	lt
 8004c24:	425b      	neglt	r3, r3
 8004c26:	f042 0202 	orrlt.w	r2, r2, #2
 8004c2a:	9307      	strge	r3, [sp, #28]
 8004c2c:	9307      	strlt	r3, [sp, #28]
 8004c2e:	bfb8      	it	lt
 8004c30:	9204      	strlt	r2, [sp, #16]
 8004c32:	7823      	ldrb	r3, [r4, #0]
 8004c34:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c36:	d10a      	bne.n	8004c4e <_vfiprintf_r+0x156>
 8004c38:	7863      	ldrb	r3, [r4, #1]
 8004c3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c3c:	d132      	bne.n	8004ca4 <_vfiprintf_r+0x1ac>
 8004c3e:	9b03      	ldr	r3, [sp, #12]
 8004c40:	1d1a      	adds	r2, r3, #4
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	9203      	str	r2, [sp, #12]
 8004c46:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004c4a:	3402      	adds	r4, #2
 8004c4c:	9305      	str	r3, [sp, #20]
 8004c4e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004d24 <_vfiprintf_r+0x22c>
 8004c52:	7821      	ldrb	r1, [r4, #0]
 8004c54:	2203      	movs	r2, #3
 8004c56:	4650      	mov	r0, sl
 8004c58:	f7fb fac2 	bl	80001e0 <memchr>
 8004c5c:	b138      	cbz	r0, 8004c6e <_vfiprintf_r+0x176>
 8004c5e:	9b04      	ldr	r3, [sp, #16]
 8004c60:	eba0 000a 	sub.w	r0, r0, sl
 8004c64:	2240      	movs	r2, #64	@ 0x40
 8004c66:	4082      	lsls	r2, r0
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	3401      	adds	r4, #1
 8004c6c:	9304      	str	r3, [sp, #16]
 8004c6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c72:	4829      	ldr	r0, [pc, #164]	@ (8004d18 <_vfiprintf_r+0x220>)
 8004c74:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004c78:	2206      	movs	r2, #6
 8004c7a:	f7fb fab1 	bl	80001e0 <memchr>
 8004c7e:	2800      	cmp	r0, #0
 8004c80:	d03f      	beq.n	8004d02 <_vfiprintf_r+0x20a>
 8004c82:	4b26      	ldr	r3, [pc, #152]	@ (8004d1c <_vfiprintf_r+0x224>)
 8004c84:	bb1b      	cbnz	r3, 8004cce <_vfiprintf_r+0x1d6>
 8004c86:	9b03      	ldr	r3, [sp, #12]
 8004c88:	3307      	adds	r3, #7
 8004c8a:	f023 0307 	bic.w	r3, r3, #7
 8004c8e:	3308      	adds	r3, #8
 8004c90:	9303      	str	r3, [sp, #12]
 8004c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c94:	443b      	add	r3, r7
 8004c96:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c98:	e76a      	b.n	8004b70 <_vfiprintf_r+0x78>
 8004c9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c9e:	460c      	mov	r4, r1
 8004ca0:	2001      	movs	r0, #1
 8004ca2:	e7a8      	b.n	8004bf6 <_vfiprintf_r+0xfe>
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	3401      	adds	r4, #1
 8004ca8:	9305      	str	r3, [sp, #20]
 8004caa:	4619      	mov	r1, r3
 8004cac:	f04f 0c0a 	mov.w	ip, #10
 8004cb0:	4620      	mov	r0, r4
 8004cb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cb6:	3a30      	subs	r2, #48	@ 0x30
 8004cb8:	2a09      	cmp	r2, #9
 8004cba:	d903      	bls.n	8004cc4 <_vfiprintf_r+0x1cc>
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d0c6      	beq.n	8004c4e <_vfiprintf_r+0x156>
 8004cc0:	9105      	str	r1, [sp, #20]
 8004cc2:	e7c4      	b.n	8004c4e <_vfiprintf_r+0x156>
 8004cc4:	fb0c 2101 	mla	r1, ip, r1, r2
 8004cc8:	4604      	mov	r4, r0
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e7f0      	b.n	8004cb0 <_vfiprintf_r+0x1b8>
 8004cce:	ab03      	add	r3, sp, #12
 8004cd0:	9300      	str	r3, [sp, #0]
 8004cd2:	462a      	mov	r2, r5
 8004cd4:	4b12      	ldr	r3, [pc, #72]	@ (8004d20 <_vfiprintf_r+0x228>)
 8004cd6:	a904      	add	r1, sp, #16
 8004cd8:	4630      	mov	r0, r6
 8004cda:	f3af 8000 	nop.w
 8004cde:	4607      	mov	r7, r0
 8004ce0:	1c78      	adds	r0, r7, #1
 8004ce2:	d1d6      	bne.n	8004c92 <_vfiprintf_r+0x19a>
 8004ce4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ce6:	07d9      	lsls	r1, r3, #31
 8004ce8:	d405      	bmi.n	8004cf6 <_vfiprintf_r+0x1fe>
 8004cea:	89ab      	ldrh	r3, [r5, #12]
 8004cec:	059a      	lsls	r2, r3, #22
 8004cee:	d402      	bmi.n	8004cf6 <_vfiprintf_r+0x1fe>
 8004cf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004cf2:	f7ff fe8b 	bl	8004a0c <__retarget_lock_release_recursive>
 8004cf6:	89ab      	ldrh	r3, [r5, #12]
 8004cf8:	065b      	lsls	r3, r3, #25
 8004cfa:	f53f af1f 	bmi.w	8004b3c <_vfiprintf_r+0x44>
 8004cfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d00:	e71e      	b.n	8004b40 <_vfiprintf_r+0x48>
 8004d02:	ab03      	add	r3, sp, #12
 8004d04:	9300      	str	r3, [sp, #0]
 8004d06:	462a      	mov	r2, r5
 8004d08:	4b05      	ldr	r3, [pc, #20]	@ (8004d20 <_vfiprintf_r+0x228>)
 8004d0a:	a904      	add	r1, sp, #16
 8004d0c:	4630      	mov	r0, r6
 8004d0e:	f000 f879 	bl	8004e04 <_printf_i>
 8004d12:	e7e4      	b.n	8004cde <_vfiprintf_r+0x1e6>
 8004d14:	0800562c 	.word	0x0800562c
 8004d18:	08005636 	.word	0x08005636
 8004d1c:	00000000 	.word	0x00000000
 8004d20:	08004ad3 	.word	0x08004ad3
 8004d24:	08005632 	.word	0x08005632

08004d28 <_printf_common>:
 8004d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d2c:	4616      	mov	r6, r2
 8004d2e:	4698      	mov	r8, r3
 8004d30:	688a      	ldr	r2, [r1, #8]
 8004d32:	690b      	ldr	r3, [r1, #16]
 8004d34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	bfb8      	it	lt
 8004d3c:	4613      	movlt	r3, r2
 8004d3e:	6033      	str	r3, [r6, #0]
 8004d40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d44:	4607      	mov	r7, r0
 8004d46:	460c      	mov	r4, r1
 8004d48:	b10a      	cbz	r2, 8004d4e <_printf_common+0x26>
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	6033      	str	r3, [r6, #0]
 8004d4e:	6823      	ldr	r3, [r4, #0]
 8004d50:	0699      	lsls	r1, r3, #26
 8004d52:	bf42      	ittt	mi
 8004d54:	6833      	ldrmi	r3, [r6, #0]
 8004d56:	3302      	addmi	r3, #2
 8004d58:	6033      	strmi	r3, [r6, #0]
 8004d5a:	6825      	ldr	r5, [r4, #0]
 8004d5c:	f015 0506 	ands.w	r5, r5, #6
 8004d60:	d106      	bne.n	8004d70 <_printf_common+0x48>
 8004d62:	f104 0a19 	add.w	sl, r4, #25
 8004d66:	68e3      	ldr	r3, [r4, #12]
 8004d68:	6832      	ldr	r2, [r6, #0]
 8004d6a:	1a9b      	subs	r3, r3, r2
 8004d6c:	42ab      	cmp	r3, r5
 8004d6e:	dc26      	bgt.n	8004dbe <_printf_common+0x96>
 8004d70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004d74:	6822      	ldr	r2, [r4, #0]
 8004d76:	3b00      	subs	r3, #0
 8004d78:	bf18      	it	ne
 8004d7a:	2301      	movne	r3, #1
 8004d7c:	0692      	lsls	r2, r2, #26
 8004d7e:	d42b      	bmi.n	8004dd8 <_printf_common+0xb0>
 8004d80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004d84:	4641      	mov	r1, r8
 8004d86:	4638      	mov	r0, r7
 8004d88:	47c8      	blx	r9
 8004d8a:	3001      	adds	r0, #1
 8004d8c:	d01e      	beq.n	8004dcc <_printf_common+0xa4>
 8004d8e:	6823      	ldr	r3, [r4, #0]
 8004d90:	6922      	ldr	r2, [r4, #16]
 8004d92:	f003 0306 	and.w	r3, r3, #6
 8004d96:	2b04      	cmp	r3, #4
 8004d98:	bf02      	ittt	eq
 8004d9a:	68e5      	ldreq	r5, [r4, #12]
 8004d9c:	6833      	ldreq	r3, [r6, #0]
 8004d9e:	1aed      	subeq	r5, r5, r3
 8004da0:	68a3      	ldr	r3, [r4, #8]
 8004da2:	bf0c      	ite	eq
 8004da4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004da8:	2500      	movne	r5, #0
 8004daa:	4293      	cmp	r3, r2
 8004dac:	bfc4      	itt	gt
 8004dae:	1a9b      	subgt	r3, r3, r2
 8004db0:	18ed      	addgt	r5, r5, r3
 8004db2:	2600      	movs	r6, #0
 8004db4:	341a      	adds	r4, #26
 8004db6:	42b5      	cmp	r5, r6
 8004db8:	d11a      	bne.n	8004df0 <_printf_common+0xc8>
 8004dba:	2000      	movs	r0, #0
 8004dbc:	e008      	b.n	8004dd0 <_printf_common+0xa8>
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	4652      	mov	r2, sl
 8004dc2:	4641      	mov	r1, r8
 8004dc4:	4638      	mov	r0, r7
 8004dc6:	47c8      	blx	r9
 8004dc8:	3001      	adds	r0, #1
 8004dca:	d103      	bne.n	8004dd4 <_printf_common+0xac>
 8004dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8004dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dd4:	3501      	adds	r5, #1
 8004dd6:	e7c6      	b.n	8004d66 <_printf_common+0x3e>
 8004dd8:	18e1      	adds	r1, r4, r3
 8004dda:	1c5a      	adds	r2, r3, #1
 8004ddc:	2030      	movs	r0, #48	@ 0x30
 8004dde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004de2:	4422      	add	r2, r4
 8004de4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004de8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004dec:	3302      	adds	r3, #2
 8004dee:	e7c7      	b.n	8004d80 <_printf_common+0x58>
 8004df0:	2301      	movs	r3, #1
 8004df2:	4622      	mov	r2, r4
 8004df4:	4641      	mov	r1, r8
 8004df6:	4638      	mov	r0, r7
 8004df8:	47c8      	blx	r9
 8004dfa:	3001      	adds	r0, #1
 8004dfc:	d0e6      	beq.n	8004dcc <_printf_common+0xa4>
 8004dfe:	3601      	adds	r6, #1
 8004e00:	e7d9      	b.n	8004db6 <_printf_common+0x8e>
	...

08004e04 <_printf_i>:
 8004e04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e08:	7e0f      	ldrb	r7, [r1, #24]
 8004e0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e0c:	2f78      	cmp	r7, #120	@ 0x78
 8004e0e:	4691      	mov	r9, r2
 8004e10:	4680      	mov	r8, r0
 8004e12:	460c      	mov	r4, r1
 8004e14:	469a      	mov	sl, r3
 8004e16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e1a:	d807      	bhi.n	8004e2c <_printf_i+0x28>
 8004e1c:	2f62      	cmp	r7, #98	@ 0x62
 8004e1e:	d80a      	bhi.n	8004e36 <_printf_i+0x32>
 8004e20:	2f00      	cmp	r7, #0
 8004e22:	f000 80d2 	beq.w	8004fca <_printf_i+0x1c6>
 8004e26:	2f58      	cmp	r7, #88	@ 0x58
 8004e28:	f000 80b9 	beq.w	8004f9e <_printf_i+0x19a>
 8004e2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e34:	e03a      	b.n	8004eac <_printf_i+0xa8>
 8004e36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e3a:	2b15      	cmp	r3, #21
 8004e3c:	d8f6      	bhi.n	8004e2c <_printf_i+0x28>
 8004e3e:	a101      	add	r1, pc, #4	@ (adr r1, 8004e44 <_printf_i+0x40>)
 8004e40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e44:	08004e9d 	.word	0x08004e9d
 8004e48:	08004eb1 	.word	0x08004eb1
 8004e4c:	08004e2d 	.word	0x08004e2d
 8004e50:	08004e2d 	.word	0x08004e2d
 8004e54:	08004e2d 	.word	0x08004e2d
 8004e58:	08004e2d 	.word	0x08004e2d
 8004e5c:	08004eb1 	.word	0x08004eb1
 8004e60:	08004e2d 	.word	0x08004e2d
 8004e64:	08004e2d 	.word	0x08004e2d
 8004e68:	08004e2d 	.word	0x08004e2d
 8004e6c:	08004e2d 	.word	0x08004e2d
 8004e70:	08004fb1 	.word	0x08004fb1
 8004e74:	08004edb 	.word	0x08004edb
 8004e78:	08004f6b 	.word	0x08004f6b
 8004e7c:	08004e2d 	.word	0x08004e2d
 8004e80:	08004e2d 	.word	0x08004e2d
 8004e84:	08004fd3 	.word	0x08004fd3
 8004e88:	08004e2d 	.word	0x08004e2d
 8004e8c:	08004edb 	.word	0x08004edb
 8004e90:	08004e2d 	.word	0x08004e2d
 8004e94:	08004e2d 	.word	0x08004e2d
 8004e98:	08004f73 	.word	0x08004f73
 8004e9c:	6833      	ldr	r3, [r6, #0]
 8004e9e:	1d1a      	adds	r2, r3, #4
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	6032      	str	r2, [r6, #0]
 8004ea4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ea8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004eac:	2301      	movs	r3, #1
 8004eae:	e09d      	b.n	8004fec <_printf_i+0x1e8>
 8004eb0:	6833      	ldr	r3, [r6, #0]
 8004eb2:	6820      	ldr	r0, [r4, #0]
 8004eb4:	1d19      	adds	r1, r3, #4
 8004eb6:	6031      	str	r1, [r6, #0]
 8004eb8:	0606      	lsls	r6, r0, #24
 8004eba:	d501      	bpl.n	8004ec0 <_printf_i+0xbc>
 8004ebc:	681d      	ldr	r5, [r3, #0]
 8004ebe:	e003      	b.n	8004ec8 <_printf_i+0xc4>
 8004ec0:	0645      	lsls	r5, r0, #25
 8004ec2:	d5fb      	bpl.n	8004ebc <_printf_i+0xb8>
 8004ec4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ec8:	2d00      	cmp	r5, #0
 8004eca:	da03      	bge.n	8004ed4 <_printf_i+0xd0>
 8004ecc:	232d      	movs	r3, #45	@ 0x2d
 8004ece:	426d      	negs	r5, r5
 8004ed0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ed4:	4859      	ldr	r0, [pc, #356]	@ (800503c <_printf_i+0x238>)
 8004ed6:	230a      	movs	r3, #10
 8004ed8:	e011      	b.n	8004efe <_printf_i+0xfa>
 8004eda:	6821      	ldr	r1, [r4, #0]
 8004edc:	6833      	ldr	r3, [r6, #0]
 8004ede:	0608      	lsls	r0, r1, #24
 8004ee0:	f853 5b04 	ldr.w	r5, [r3], #4
 8004ee4:	d402      	bmi.n	8004eec <_printf_i+0xe8>
 8004ee6:	0649      	lsls	r1, r1, #25
 8004ee8:	bf48      	it	mi
 8004eea:	b2ad      	uxthmi	r5, r5
 8004eec:	2f6f      	cmp	r7, #111	@ 0x6f
 8004eee:	4853      	ldr	r0, [pc, #332]	@ (800503c <_printf_i+0x238>)
 8004ef0:	6033      	str	r3, [r6, #0]
 8004ef2:	bf14      	ite	ne
 8004ef4:	230a      	movne	r3, #10
 8004ef6:	2308      	moveq	r3, #8
 8004ef8:	2100      	movs	r1, #0
 8004efa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004efe:	6866      	ldr	r6, [r4, #4]
 8004f00:	60a6      	str	r6, [r4, #8]
 8004f02:	2e00      	cmp	r6, #0
 8004f04:	bfa2      	ittt	ge
 8004f06:	6821      	ldrge	r1, [r4, #0]
 8004f08:	f021 0104 	bicge.w	r1, r1, #4
 8004f0c:	6021      	strge	r1, [r4, #0]
 8004f0e:	b90d      	cbnz	r5, 8004f14 <_printf_i+0x110>
 8004f10:	2e00      	cmp	r6, #0
 8004f12:	d04b      	beq.n	8004fac <_printf_i+0x1a8>
 8004f14:	4616      	mov	r6, r2
 8004f16:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f1a:	fb03 5711 	mls	r7, r3, r1, r5
 8004f1e:	5dc7      	ldrb	r7, [r0, r7]
 8004f20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f24:	462f      	mov	r7, r5
 8004f26:	42bb      	cmp	r3, r7
 8004f28:	460d      	mov	r5, r1
 8004f2a:	d9f4      	bls.n	8004f16 <_printf_i+0x112>
 8004f2c:	2b08      	cmp	r3, #8
 8004f2e:	d10b      	bne.n	8004f48 <_printf_i+0x144>
 8004f30:	6823      	ldr	r3, [r4, #0]
 8004f32:	07df      	lsls	r7, r3, #31
 8004f34:	d508      	bpl.n	8004f48 <_printf_i+0x144>
 8004f36:	6923      	ldr	r3, [r4, #16]
 8004f38:	6861      	ldr	r1, [r4, #4]
 8004f3a:	4299      	cmp	r1, r3
 8004f3c:	bfde      	ittt	le
 8004f3e:	2330      	movle	r3, #48	@ 0x30
 8004f40:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f44:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f48:	1b92      	subs	r2, r2, r6
 8004f4a:	6122      	str	r2, [r4, #16]
 8004f4c:	f8cd a000 	str.w	sl, [sp]
 8004f50:	464b      	mov	r3, r9
 8004f52:	aa03      	add	r2, sp, #12
 8004f54:	4621      	mov	r1, r4
 8004f56:	4640      	mov	r0, r8
 8004f58:	f7ff fee6 	bl	8004d28 <_printf_common>
 8004f5c:	3001      	adds	r0, #1
 8004f5e:	d14a      	bne.n	8004ff6 <_printf_i+0x1f2>
 8004f60:	f04f 30ff 	mov.w	r0, #4294967295
 8004f64:	b004      	add	sp, #16
 8004f66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f6a:	6823      	ldr	r3, [r4, #0]
 8004f6c:	f043 0320 	orr.w	r3, r3, #32
 8004f70:	6023      	str	r3, [r4, #0]
 8004f72:	4833      	ldr	r0, [pc, #204]	@ (8005040 <_printf_i+0x23c>)
 8004f74:	2778      	movs	r7, #120	@ 0x78
 8004f76:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004f7a:	6823      	ldr	r3, [r4, #0]
 8004f7c:	6831      	ldr	r1, [r6, #0]
 8004f7e:	061f      	lsls	r7, r3, #24
 8004f80:	f851 5b04 	ldr.w	r5, [r1], #4
 8004f84:	d402      	bmi.n	8004f8c <_printf_i+0x188>
 8004f86:	065f      	lsls	r7, r3, #25
 8004f88:	bf48      	it	mi
 8004f8a:	b2ad      	uxthmi	r5, r5
 8004f8c:	6031      	str	r1, [r6, #0]
 8004f8e:	07d9      	lsls	r1, r3, #31
 8004f90:	bf44      	itt	mi
 8004f92:	f043 0320 	orrmi.w	r3, r3, #32
 8004f96:	6023      	strmi	r3, [r4, #0]
 8004f98:	b11d      	cbz	r5, 8004fa2 <_printf_i+0x19e>
 8004f9a:	2310      	movs	r3, #16
 8004f9c:	e7ac      	b.n	8004ef8 <_printf_i+0xf4>
 8004f9e:	4827      	ldr	r0, [pc, #156]	@ (800503c <_printf_i+0x238>)
 8004fa0:	e7e9      	b.n	8004f76 <_printf_i+0x172>
 8004fa2:	6823      	ldr	r3, [r4, #0]
 8004fa4:	f023 0320 	bic.w	r3, r3, #32
 8004fa8:	6023      	str	r3, [r4, #0]
 8004faa:	e7f6      	b.n	8004f9a <_printf_i+0x196>
 8004fac:	4616      	mov	r6, r2
 8004fae:	e7bd      	b.n	8004f2c <_printf_i+0x128>
 8004fb0:	6833      	ldr	r3, [r6, #0]
 8004fb2:	6825      	ldr	r5, [r4, #0]
 8004fb4:	6961      	ldr	r1, [r4, #20]
 8004fb6:	1d18      	adds	r0, r3, #4
 8004fb8:	6030      	str	r0, [r6, #0]
 8004fba:	062e      	lsls	r6, r5, #24
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	d501      	bpl.n	8004fc4 <_printf_i+0x1c0>
 8004fc0:	6019      	str	r1, [r3, #0]
 8004fc2:	e002      	b.n	8004fca <_printf_i+0x1c6>
 8004fc4:	0668      	lsls	r0, r5, #25
 8004fc6:	d5fb      	bpl.n	8004fc0 <_printf_i+0x1bc>
 8004fc8:	8019      	strh	r1, [r3, #0]
 8004fca:	2300      	movs	r3, #0
 8004fcc:	6123      	str	r3, [r4, #16]
 8004fce:	4616      	mov	r6, r2
 8004fd0:	e7bc      	b.n	8004f4c <_printf_i+0x148>
 8004fd2:	6833      	ldr	r3, [r6, #0]
 8004fd4:	1d1a      	adds	r2, r3, #4
 8004fd6:	6032      	str	r2, [r6, #0]
 8004fd8:	681e      	ldr	r6, [r3, #0]
 8004fda:	6862      	ldr	r2, [r4, #4]
 8004fdc:	2100      	movs	r1, #0
 8004fde:	4630      	mov	r0, r6
 8004fe0:	f7fb f8fe 	bl	80001e0 <memchr>
 8004fe4:	b108      	cbz	r0, 8004fea <_printf_i+0x1e6>
 8004fe6:	1b80      	subs	r0, r0, r6
 8004fe8:	6060      	str	r0, [r4, #4]
 8004fea:	6863      	ldr	r3, [r4, #4]
 8004fec:	6123      	str	r3, [r4, #16]
 8004fee:	2300      	movs	r3, #0
 8004ff0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ff4:	e7aa      	b.n	8004f4c <_printf_i+0x148>
 8004ff6:	6923      	ldr	r3, [r4, #16]
 8004ff8:	4632      	mov	r2, r6
 8004ffa:	4649      	mov	r1, r9
 8004ffc:	4640      	mov	r0, r8
 8004ffe:	47d0      	blx	sl
 8005000:	3001      	adds	r0, #1
 8005002:	d0ad      	beq.n	8004f60 <_printf_i+0x15c>
 8005004:	6823      	ldr	r3, [r4, #0]
 8005006:	079b      	lsls	r3, r3, #30
 8005008:	d413      	bmi.n	8005032 <_printf_i+0x22e>
 800500a:	68e0      	ldr	r0, [r4, #12]
 800500c:	9b03      	ldr	r3, [sp, #12]
 800500e:	4298      	cmp	r0, r3
 8005010:	bfb8      	it	lt
 8005012:	4618      	movlt	r0, r3
 8005014:	e7a6      	b.n	8004f64 <_printf_i+0x160>
 8005016:	2301      	movs	r3, #1
 8005018:	4632      	mov	r2, r6
 800501a:	4649      	mov	r1, r9
 800501c:	4640      	mov	r0, r8
 800501e:	47d0      	blx	sl
 8005020:	3001      	adds	r0, #1
 8005022:	d09d      	beq.n	8004f60 <_printf_i+0x15c>
 8005024:	3501      	adds	r5, #1
 8005026:	68e3      	ldr	r3, [r4, #12]
 8005028:	9903      	ldr	r1, [sp, #12]
 800502a:	1a5b      	subs	r3, r3, r1
 800502c:	42ab      	cmp	r3, r5
 800502e:	dcf2      	bgt.n	8005016 <_printf_i+0x212>
 8005030:	e7eb      	b.n	800500a <_printf_i+0x206>
 8005032:	2500      	movs	r5, #0
 8005034:	f104 0619 	add.w	r6, r4, #25
 8005038:	e7f5      	b.n	8005026 <_printf_i+0x222>
 800503a:	bf00      	nop
 800503c:	0800563d 	.word	0x0800563d
 8005040:	0800564e 	.word	0x0800564e

08005044 <__sflush_r>:
 8005044:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800504c:	0716      	lsls	r6, r2, #28
 800504e:	4605      	mov	r5, r0
 8005050:	460c      	mov	r4, r1
 8005052:	d454      	bmi.n	80050fe <__sflush_r+0xba>
 8005054:	684b      	ldr	r3, [r1, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	dc02      	bgt.n	8005060 <__sflush_r+0x1c>
 800505a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800505c:	2b00      	cmp	r3, #0
 800505e:	dd48      	ble.n	80050f2 <__sflush_r+0xae>
 8005060:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005062:	2e00      	cmp	r6, #0
 8005064:	d045      	beq.n	80050f2 <__sflush_r+0xae>
 8005066:	2300      	movs	r3, #0
 8005068:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800506c:	682f      	ldr	r7, [r5, #0]
 800506e:	6a21      	ldr	r1, [r4, #32]
 8005070:	602b      	str	r3, [r5, #0]
 8005072:	d030      	beq.n	80050d6 <__sflush_r+0x92>
 8005074:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005076:	89a3      	ldrh	r3, [r4, #12]
 8005078:	0759      	lsls	r1, r3, #29
 800507a:	d505      	bpl.n	8005088 <__sflush_r+0x44>
 800507c:	6863      	ldr	r3, [r4, #4]
 800507e:	1ad2      	subs	r2, r2, r3
 8005080:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005082:	b10b      	cbz	r3, 8005088 <__sflush_r+0x44>
 8005084:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005086:	1ad2      	subs	r2, r2, r3
 8005088:	2300      	movs	r3, #0
 800508a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800508c:	6a21      	ldr	r1, [r4, #32]
 800508e:	4628      	mov	r0, r5
 8005090:	47b0      	blx	r6
 8005092:	1c43      	adds	r3, r0, #1
 8005094:	89a3      	ldrh	r3, [r4, #12]
 8005096:	d106      	bne.n	80050a6 <__sflush_r+0x62>
 8005098:	6829      	ldr	r1, [r5, #0]
 800509a:	291d      	cmp	r1, #29
 800509c:	d82b      	bhi.n	80050f6 <__sflush_r+0xb2>
 800509e:	4a2a      	ldr	r2, [pc, #168]	@ (8005148 <__sflush_r+0x104>)
 80050a0:	410a      	asrs	r2, r1
 80050a2:	07d6      	lsls	r6, r2, #31
 80050a4:	d427      	bmi.n	80050f6 <__sflush_r+0xb2>
 80050a6:	2200      	movs	r2, #0
 80050a8:	6062      	str	r2, [r4, #4]
 80050aa:	04d9      	lsls	r1, r3, #19
 80050ac:	6922      	ldr	r2, [r4, #16]
 80050ae:	6022      	str	r2, [r4, #0]
 80050b0:	d504      	bpl.n	80050bc <__sflush_r+0x78>
 80050b2:	1c42      	adds	r2, r0, #1
 80050b4:	d101      	bne.n	80050ba <__sflush_r+0x76>
 80050b6:	682b      	ldr	r3, [r5, #0]
 80050b8:	b903      	cbnz	r3, 80050bc <__sflush_r+0x78>
 80050ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80050bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80050be:	602f      	str	r7, [r5, #0]
 80050c0:	b1b9      	cbz	r1, 80050f2 <__sflush_r+0xae>
 80050c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80050c6:	4299      	cmp	r1, r3
 80050c8:	d002      	beq.n	80050d0 <__sflush_r+0x8c>
 80050ca:	4628      	mov	r0, r5
 80050cc:	f7ff fca0 	bl	8004a10 <_free_r>
 80050d0:	2300      	movs	r3, #0
 80050d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80050d4:	e00d      	b.n	80050f2 <__sflush_r+0xae>
 80050d6:	2301      	movs	r3, #1
 80050d8:	4628      	mov	r0, r5
 80050da:	47b0      	blx	r6
 80050dc:	4602      	mov	r2, r0
 80050de:	1c50      	adds	r0, r2, #1
 80050e0:	d1c9      	bne.n	8005076 <__sflush_r+0x32>
 80050e2:	682b      	ldr	r3, [r5, #0]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d0c6      	beq.n	8005076 <__sflush_r+0x32>
 80050e8:	2b1d      	cmp	r3, #29
 80050ea:	d001      	beq.n	80050f0 <__sflush_r+0xac>
 80050ec:	2b16      	cmp	r3, #22
 80050ee:	d11e      	bne.n	800512e <__sflush_r+0xea>
 80050f0:	602f      	str	r7, [r5, #0]
 80050f2:	2000      	movs	r0, #0
 80050f4:	e022      	b.n	800513c <__sflush_r+0xf8>
 80050f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80050fa:	b21b      	sxth	r3, r3
 80050fc:	e01b      	b.n	8005136 <__sflush_r+0xf2>
 80050fe:	690f      	ldr	r7, [r1, #16]
 8005100:	2f00      	cmp	r7, #0
 8005102:	d0f6      	beq.n	80050f2 <__sflush_r+0xae>
 8005104:	0793      	lsls	r3, r2, #30
 8005106:	680e      	ldr	r6, [r1, #0]
 8005108:	bf08      	it	eq
 800510a:	694b      	ldreq	r3, [r1, #20]
 800510c:	600f      	str	r7, [r1, #0]
 800510e:	bf18      	it	ne
 8005110:	2300      	movne	r3, #0
 8005112:	eba6 0807 	sub.w	r8, r6, r7
 8005116:	608b      	str	r3, [r1, #8]
 8005118:	f1b8 0f00 	cmp.w	r8, #0
 800511c:	dde9      	ble.n	80050f2 <__sflush_r+0xae>
 800511e:	6a21      	ldr	r1, [r4, #32]
 8005120:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005122:	4643      	mov	r3, r8
 8005124:	463a      	mov	r2, r7
 8005126:	4628      	mov	r0, r5
 8005128:	47b0      	blx	r6
 800512a:	2800      	cmp	r0, #0
 800512c:	dc08      	bgt.n	8005140 <__sflush_r+0xfc>
 800512e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005136:	81a3      	strh	r3, [r4, #12]
 8005138:	f04f 30ff 	mov.w	r0, #4294967295
 800513c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005140:	4407      	add	r7, r0
 8005142:	eba8 0800 	sub.w	r8, r8, r0
 8005146:	e7e7      	b.n	8005118 <__sflush_r+0xd4>
 8005148:	dfbffffe 	.word	0xdfbffffe

0800514c <_fflush_r>:
 800514c:	b538      	push	{r3, r4, r5, lr}
 800514e:	690b      	ldr	r3, [r1, #16]
 8005150:	4605      	mov	r5, r0
 8005152:	460c      	mov	r4, r1
 8005154:	b913      	cbnz	r3, 800515c <_fflush_r+0x10>
 8005156:	2500      	movs	r5, #0
 8005158:	4628      	mov	r0, r5
 800515a:	bd38      	pop	{r3, r4, r5, pc}
 800515c:	b118      	cbz	r0, 8005166 <_fflush_r+0x1a>
 800515e:	6a03      	ldr	r3, [r0, #32]
 8005160:	b90b      	cbnz	r3, 8005166 <_fflush_r+0x1a>
 8005162:	f7ff fa4b 	bl	80045fc <__sinit>
 8005166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d0f3      	beq.n	8005156 <_fflush_r+0xa>
 800516e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005170:	07d0      	lsls	r0, r2, #31
 8005172:	d404      	bmi.n	800517e <_fflush_r+0x32>
 8005174:	0599      	lsls	r1, r3, #22
 8005176:	d402      	bmi.n	800517e <_fflush_r+0x32>
 8005178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800517a:	f7ff fc46 	bl	8004a0a <__retarget_lock_acquire_recursive>
 800517e:	4628      	mov	r0, r5
 8005180:	4621      	mov	r1, r4
 8005182:	f7ff ff5f 	bl	8005044 <__sflush_r>
 8005186:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005188:	07da      	lsls	r2, r3, #31
 800518a:	4605      	mov	r5, r0
 800518c:	d4e4      	bmi.n	8005158 <_fflush_r+0xc>
 800518e:	89a3      	ldrh	r3, [r4, #12]
 8005190:	059b      	lsls	r3, r3, #22
 8005192:	d4e1      	bmi.n	8005158 <_fflush_r+0xc>
 8005194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005196:	f7ff fc39 	bl	8004a0c <__retarget_lock_release_recursive>
 800519a:	e7dd      	b.n	8005158 <_fflush_r+0xc>

0800519c <__swhatbuf_r>:
 800519c:	b570      	push	{r4, r5, r6, lr}
 800519e:	460c      	mov	r4, r1
 80051a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051a4:	2900      	cmp	r1, #0
 80051a6:	b096      	sub	sp, #88	@ 0x58
 80051a8:	4615      	mov	r5, r2
 80051aa:	461e      	mov	r6, r3
 80051ac:	da0d      	bge.n	80051ca <__swhatbuf_r+0x2e>
 80051ae:	89a3      	ldrh	r3, [r4, #12]
 80051b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80051b4:	f04f 0100 	mov.w	r1, #0
 80051b8:	bf14      	ite	ne
 80051ba:	2340      	movne	r3, #64	@ 0x40
 80051bc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80051c0:	2000      	movs	r0, #0
 80051c2:	6031      	str	r1, [r6, #0]
 80051c4:	602b      	str	r3, [r5, #0]
 80051c6:	b016      	add	sp, #88	@ 0x58
 80051c8:	bd70      	pop	{r4, r5, r6, pc}
 80051ca:	466a      	mov	r2, sp
 80051cc:	f000 f848 	bl	8005260 <_fstat_r>
 80051d0:	2800      	cmp	r0, #0
 80051d2:	dbec      	blt.n	80051ae <__swhatbuf_r+0x12>
 80051d4:	9901      	ldr	r1, [sp, #4]
 80051d6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80051da:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80051de:	4259      	negs	r1, r3
 80051e0:	4159      	adcs	r1, r3
 80051e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80051e6:	e7eb      	b.n	80051c0 <__swhatbuf_r+0x24>

080051e8 <__smakebuf_r>:
 80051e8:	898b      	ldrh	r3, [r1, #12]
 80051ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051ec:	079d      	lsls	r5, r3, #30
 80051ee:	4606      	mov	r6, r0
 80051f0:	460c      	mov	r4, r1
 80051f2:	d507      	bpl.n	8005204 <__smakebuf_r+0x1c>
 80051f4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80051f8:	6023      	str	r3, [r4, #0]
 80051fa:	6123      	str	r3, [r4, #16]
 80051fc:	2301      	movs	r3, #1
 80051fe:	6163      	str	r3, [r4, #20]
 8005200:	b003      	add	sp, #12
 8005202:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005204:	ab01      	add	r3, sp, #4
 8005206:	466a      	mov	r2, sp
 8005208:	f7ff ffc8 	bl	800519c <__swhatbuf_r>
 800520c:	9f00      	ldr	r7, [sp, #0]
 800520e:	4605      	mov	r5, r0
 8005210:	4639      	mov	r1, r7
 8005212:	4630      	mov	r0, r6
 8005214:	f7ff f8da 	bl	80043cc <_malloc_r>
 8005218:	b948      	cbnz	r0, 800522e <__smakebuf_r+0x46>
 800521a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800521e:	059a      	lsls	r2, r3, #22
 8005220:	d4ee      	bmi.n	8005200 <__smakebuf_r+0x18>
 8005222:	f023 0303 	bic.w	r3, r3, #3
 8005226:	f043 0302 	orr.w	r3, r3, #2
 800522a:	81a3      	strh	r3, [r4, #12]
 800522c:	e7e2      	b.n	80051f4 <__smakebuf_r+0xc>
 800522e:	89a3      	ldrh	r3, [r4, #12]
 8005230:	6020      	str	r0, [r4, #0]
 8005232:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005236:	81a3      	strh	r3, [r4, #12]
 8005238:	9b01      	ldr	r3, [sp, #4]
 800523a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800523e:	b15b      	cbz	r3, 8005258 <__smakebuf_r+0x70>
 8005240:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005244:	4630      	mov	r0, r6
 8005246:	f000 f81d 	bl	8005284 <_isatty_r>
 800524a:	b128      	cbz	r0, 8005258 <__smakebuf_r+0x70>
 800524c:	89a3      	ldrh	r3, [r4, #12]
 800524e:	f023 0303 	bic.w	r3, r3, #3
 8005252:	f043 0301 	orr.w	r3, r3, #1
 8005256:	81a3      	strh	r3, [r4, #12]
 8005258:	89a3      	ldrh	r3, [r4, #12]
 800525a:	431d      	orrs	r5, r3
 800525c:	81a5      	strh	r5, [r4, #12]
 800525e:	e7cf      	b.n	8005200 <__smakebuf_r+0x18>

08005260 <_fstat_r>:
 8005260:	b538      	push	{r3, r4, r5, lr}
 8005262:	4d07      	ldr	r5, [pc, #28]	@ (8005280 <_fstat_r+0x20>)
 8005264:	2300      	movs	r3, #0
 8005266:	4604      	mov	r4, r0
 8005268:	4608      	mov	r0, r1
 800526a:	4611      	mov	r1, r2
 800526c:	602b      	str	r3, [r5, #0]
 800526e:	f7fd fc0d 	bl	8002a8c <_fstat>
 8005272:	1c43      	adds	r3, r0, #1
 8005274:	d102      	bne.n	800527c <_fstat_r+0x1c>
 8005276:	682b      	ldr	r3, [r5, #0]
 8005278:	b103      	cbz	r3, 800527c <_fstat_r+0x1c>
 800527a:	6023      	str	r3, [r4, #0]
 800527c:	bd38      	pop	{r3, r4, r5, pc}
 800527e:	bf00      	nop
 8005280:	200005e0 	.word	0x200005e0

08005284 <_isatty_r>:
 8005284:	b538      	push	{r3, r4, r5, lr}
 8005286:	4d06      	ldr	r5, [pc, #24]	@ (80052a0 <_isatty_r+0x1c>)
 8005288:	2300      	movs	r3, #0
 800528a:	4604      	mov	r4, r0
 800528c:	4608      	mov	r0, r1
 800528e:	602b      	str	r3, [r5, #0]
 8005290:	f7fd fc0c 	bl	8002aac <_isatty>
 8005294:	1c43      	adds	r3, r0, #1
 8005296:	d102      	bne.n	800529e <_isatty_r+0x1a>
 8005298:	682b      	ldr	r3, [r5, #0]
 800529a:	b103      	cbz	r3, 800529e <_isatty_r+0x1a>
 800529c:	6023      	str	r3, [r4, #0]
 800529e:	bd38      	pop	{r3, r4, r5, pc}
 80052a0:	200005e0 	.word	0x200005e0

080052a4 <_init>:
 80052a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052a6:	bf00      	nop
 80052a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052aa:	bc08      	pop	{r3}
 80052ac:	469e      	mov	lr, r3
 80052ae:	4770      	bx	lr

080052b0 <_fini>:
 80052b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052b2:	bf00      	nop
 80052b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052b6:	bc08      	pop	{r3}
 80052b8:	469e      	mov	lr, r3
 80052ba:	4770      	bx	lr
