

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Sun Sep  3 07:19:54 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    42289|    42289|  0.423 ms|  0.423 ms|  42289|  42289|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h  |    42288|    42288|      3524|          -|          -|    12|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 14 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inp_sumRow = alloca i64 1" [kernel.cpp:99]   --->   Operation 15 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Q_h_V = alloca i64 1" [kernel.cpp:160]   --->   Operation 16 'alloca' 'Q_h_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%K_h_V = alloca i64 1" [kernel.cpp:161]   --->   Operation 17 'alloca' 'K_h_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%V_h_V = alloca i64 1" [kernel.cpp:162]   --->   Operation 18 'alloca' 'V_h_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v95 = alloca i64 1" [kernel.cpp:173]   --->   Operation 19 'alloca' 'v95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v96_V_0 = alloca i64 1" [kernel.cpp:175]   --->   Operation 20 'alloca' 'v96_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v96_V_1 = alloca i64 1" [kernel.cpp:175]   --->   Operation 21 'alloca' 'v96_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%v96_V_2 = alloca i64 1" [kernel.cpp:175]   --->   Operation 22 'alloca' 'v96_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%v96_V_3 = alloca i64 1" [kernel.cpp:175]   --->   Operation 23 'alloca' 'v96_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v96_V_4 = alloca i64 1" [kernel.cpp:175]   --->   Operation 24 'alloca' 'v96_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v96_V_5 = alloca i64 1" [kernel.cpp:175]   --->   Operation 25 'alloca' 'v96_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v96_V_6 = alloca i64 1" [kernel.cpp:175]   --->   Operation 26 'alloca' 'v96_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v96_V_7 = alloca i64 1" [kernel.cpp:175]   --->   Operation 27 'alloca' 'v96_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%v96_V_8 = alloca i64 1" [kernel.cpp:175]   --->   Operation 28 'alloca' 'v96_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%v96_V_9 = alloca i64 1" [kernel.cpp:175]   --->   Operation 29 'alloca' 'v96_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v96_V_10 = alloca i64 1" [kernel.cpp:175]   --->   Operation 30 'alloca' 'v96_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v96_V_11 = alloca i64 1" [kernel.cpp:175]   --->   Operation 31 'alloca' 'v96_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%v97_V = alloca i64 1" [kernel.cpp:177]   --->   Operation 32 'alloca' 'v97_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln159 = store i4 0, i4 %h" [kernel.cpp:159]   --->   Operation 33 'store' 'store_ln159' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.body" [kernel.cpp:159]   --->   Operation 34 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [kernel.cpp:159]   --->   Operation 35 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln159 = icmp_eq  i4 %h_1, i4 12" [kernel.cpp:159]   --->   Operation 36 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln159 = add i4 %h_1, i4 1" [kernel.cpp:159]   --->   Operation 38 'add' 'add_ln159' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.body.split, void %for.end131" [kernel.cpp:159]   --->   Operation 39 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [kernel.cpp:159]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.73ns)   --->   "%call_ln159 = call void @Self_attention_Pipeline_l_mh_separate_i7_l_j7, i24 %Q_h_V, i24 %K_h_V, i24 %V_h_V, i10 %tmp_s, i24 %v82, i24 %v83, i24 %v84" [kernel.cpp:159]   --->   Operation 41 'call' 'call_ln159' <Predicate = (!icmp_ln159)> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_100_1, i32 %inp_sumRow"   --->   Operation 42 'call' 'call_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2, i24 %v97_V"   --->   Operation 43 'call' 'call_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln159 = store i4 %add_ln159, i4 %h" [kernel.cpp:159]   --->   Operation 44 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln186 = ret" [kernel.cpp:186]   --->   Operation 45 'ret' 'ret_ln186' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln159 = call void @Self_attention_Pipeline_l_mh_separate_i7_l_j7, i24 %Q_h_V, i24 %K_h_V, i24 %V_h_V, i10 %tmp_s, i24 %v82, i24 %v83, i24 %v84" [kernel.cpp:159]   --->   Operation 46 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_100_1, i32 %inp_sumRow"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2, i24 %v97_V"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln174 = call void @Attention_layer, i24 %Q_h_V, i24 %K_h_V, i32 %v95" [kernel.cpp:174]   --->   Operation 49 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln174 = call void @Attention_layer, i24 %Q_h_V, i24 %K_h_V, i32 %v95" [kernel.cpp:174]   --->   Operation 50 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_exp_sum_i4, i32 %v95, i32 %inp_sumRow"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_exp_sum_i4, i32 %v95, i32 %inp_sumRow"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i5, i32 %v95, i32 %inp_sumRow, i24 %v96_V_0, i24 %v96_V_1, i24 %v96_V_2, i24 %v96_V_3, i24 %v96_V_4, i24 %v96_V_5, i24 %v96_V_6, i24 %v96_V_7, i24 %v96_V_8, i24 %v96_V_9, i24 %v96_V_10, i24 %v96_V_11"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i5, i32 %v95, i32 %inp_sumRow, i24 %v96_V_0, i24 %v96_V_1, i24 %v96_V_2, i24 %v96_V_3, i24 %v96_V_4, i24 %v96_V_5, i24 %v96_V_6, i24 %v96_V_7, i24 %v96_V_8, i24 %v96_V_9, i24 %v96_V_10, i24 %v96_V_11"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_gemm_i6_l_j6, i24 %v96_V_0, i24 %v96_V_1, i24 %v96_V_2, i24 %v96_V_3, i24 %v96_V_4, i24 %v96_V_5, i24 %v96_V_6, i24 %v96_V_7, i24 %v96_V_8, i24 %v96_V_9, i24 %v96_V_10, i24 %v96_V_11, i24 %V_h_V, i24 %v97_V"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_gemm_i6_l_j6, i24 %v96_V_0, i24 %v96_V_1, i24 %v96_V_2, i24 %v96_V_3, i24 %v96_V_4, i24 %v96_V_5, i24 %v96_V_6, i24 %v96_V_7, i24 %v96_V_8, i24 %v96_V_9, i24 %v96_V_10, i24 %v96_V_11, i24 %V_h_V, i24 %v97_V"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln159 = call void @Self_attention_Pipeline_l_mh_merge_i8_l_j8, i24 %v97_V, i10 %tmp_s, i24 %v85" [kernel.cpp:159]   --->   Operation 57 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [kernel.cpp:160]   --->   Operation 58 'specloopname' 'specloopname_ln160' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln159 = call void @Self_attention_Pipeline_l_mh_merge_i8_l_j8, i24 %v97_V, i10 %tmp_s, i24 %v85" [kernel.cpp:159]   --->   Operation 59 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.body" [kernel.cpp:159]   --->   Operation 60 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('h') [5]  (0 ns)
	'store' operation ('store_ln159', kernel.cpp:159) of constant 0 on local variable 'h' [24]  (1.59 ns)

 <State 2>: 3.32ns
The critical path consists of the following:
	'load' operation ('h', kernel.cpp:159) on local variable 'h' [27]  (0 ns)
	'add' operation ('add_ln159', kernel.cpp:159) [30]  (1.74 ns)
	'store' operation ('store_ln159', kernel.cpp:159) of variable 'add_ln159', kernel.cpp:159 on local variable 'h' [43]  (1.59 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
