

================================================================
== Vitis HLS Report for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s'
================================================================
* Date:           Sat Nov  1 16:29:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_cholesky_0
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  5.284 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        2|        8|  12.000 ns|  48.000 ns|    1|    2|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- sum_loop  |        0|        6|         7|          1|          1|  0 ~ 1|       yes|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.22>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp2_im_1 = alloca i32 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:179->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 10 'alloca' 'tmp2_im_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp2_re = alloca i32 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:179->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 11 'alloca' 'tmp2_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln468_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln468"   --->   Operation 12 'read' 'zext_ln468_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%L_internal_im_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_im_5"   --->   Operation 13 'read' 'L_internal_im_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%L_internal_im_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_im_4"   --->   Operation 14 'read' 'L_internal_im_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%L_internal_im_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_im_3"   --->   Operation 15 'read' 'L_internal_im_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%L_internal_re_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_re_5"   --->   Operation 16 'read' 'L_internal_re_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%L_internal_re_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_re_4"   --->   Operation 17 'read' 'L_internal_re_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%L_internal_re_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %L_internal_re_3"   --->   Operation 18 'read' 'L_internal_re_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %j"   --->   Operation 20 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln59_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln59_1"   --->   Operation 21 'read' 'sext_ln59_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln59_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sext_ln59"   --->   Operation 22 'read' 'sext_ln59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln468_cast = zext i1 %zext_ln468_read"   --->   Operation 23 'zext' 'zext_ln468_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_cast = zext i1 %j_read"   --->   Operation 24 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln59_1_cast = sext i31 %sext_ln59_1_read"   --->   Operation 25 'sext' 'sext_ln59_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln59_cast = sext i31 %sext_ln59_read"   --->   Operation 26 'sext' 'sext_ln59_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln179 = store i35 %sext_ln59_cast, i35 %tmp2_re" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:179->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 27 'store' 'store_ln179' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln179 = store i35 %sext_ln59_1_cast, i35 %tmp2_im_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:179->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 28 'store' 'store_ln179' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%k = phi i1 0, void %newFuncRoot, i1 %xor_ln471, void %for.inc.split" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471]   --->   Operation 30 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln471 = zext i1 %k" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471]   --->   Operation 31 'zext' 'zext_ln471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%xor_ln471_1 = xor i1 %k, i1 %j_read" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471]   --->   Operation 32 'xor' 'xor_ln471_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 1"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln471 = br i1 %xor_ln471_1, void %fpga_resource_hint.for.end.1.exitStub, void %for.inc.split" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471]   --->   Operation 34 'br' 'br_ln471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.56ns)   --->   "%add_ln474 = add i2 %zext_ln471, i2 %tmp" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 35 'add' 'add_ln474' <Predicate = (xor_ln471_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln474_2 = add i2 %j_cast, i2 %zext_ln468_cast" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 36 'add' 'add_ln474_2' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln474_1 = add i2 %add_ln474_2, i2 %zext_ln471" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 37 'add' 'add_ln474_1' <Predicate = (xor_ln471_1)> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (1.56ns)   --->   "%icmp_ln352 = icmp_eq  i2 %add_ln474_1, i2 2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:352->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 38 'icmp' 'icmp_ln352' <Predicate = (xor_ln471_1)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%xor_ln471 = xor i1 %k, i1 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471]   --->   Operation 39 'xor' 'xor_ln471' <Predicate = (xor_ln471_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.78>
ST_2 : Operation 40 [1/1] (1.70ns)   --->   "%tmp_re = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %L_internal_re_3_read, i2 2, i16 %L_internal_re_4_read, i2 3, i16 %L_internal_re_5_read, i16 0, i2 %add_ln474" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:259->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 40 'sparsemux' 'tmp_re' <Predicate = (xor_ln471_1)> <Delay = 1.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.70ns)   --->   "%tmp_im = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %L_internal_im_3_read, i2 2, i16 %L_internal_im_4_read, i2 3, i16 %L_internal_im_5_read, i16 0, i2 %add_ln474" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:259->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 41 'sparsemux' 'tmp_im' <Predicate = (xor_ln471_1)> <Delay = 1.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.07ns)   --->   "%tmp_re_5 = sub i16 0, i16 %tmp_re" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:260->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 42 'sub' 'tmp_re_5' <Predicate = (xor_ln471_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.07ns)   --->   "%tmp_im_5 = sub i16 0, i16 %tmp_im" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:261->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 43 'sub' 'tmp_im_5' <Predicate = (xor_ln471_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sub_ln345)   --->   "%tmp_im_2 = select i1 %icmp_ln352, i16 %L_internal_im_4_read, i16 %L_internal_im_3_read" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:352->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 44 'select' 'tmp_im_2' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln345 = sub i16 0, i16 %tmp_im_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:345->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:353->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 45 'sub' 'sub_ln345' <Predicate = (xor_ln471_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.15>
ST_3 : Operation 46 [1/1] (0.80ns)   --->   "%tmp_re_2 = select i1 %icmp_ln352, i16 %L_internal_re_4_read, i16 %L_internal_re_3_read" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:352->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 46 'select' 'tmp_re_2' <Predicate = (xor_ln471_1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln99 = sext i16 %tmp_re_5" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 47 'sext' 'sext_ln99' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln99_1 = sext i16 %tmp_re_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 48 'sext' 'sext_ln99_1' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.34ns)   --->   "%mul_ln99 = mul i32 %sext_ln99_1, i32 %sext_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 49 'mul' 'mul_ln99' <Predicate = (xor_ln471_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i16 %tmp_im_5" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 50 'sext' 'sext_ln100' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i16 %sub_ln345" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 51 'sext' 'sext_ln100_1' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (3.34ns)   --->   "%mul_ln100 = mul i32 %sext_ln100_1, i32 %sext_ln100" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 52 'mul' 'mul_ln100' <Predicate = (xor_ln471_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (3.34ns)   --->   "%mul_ln101 = mul i32 %sext_ln100_1, i32 %sext_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 53 'mul' 'mul_ln101' <Predicate = (xor_ln471_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (3.34ns)   --->   "%mul_ln102 = mul i32 %sext_ln99_1, i32 %sext_ln100" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 54 'mul' 'mul_ln102' <Predicate = (xor_ln471_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 55 [1/2] (3.34ns)   --->   "%mul_ln99 = mul i32 %sext_ln99_1, i32 %sext_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 55 'mul' 'mul_ln99' <Predicate = (xor_ln471_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln99, i32 15, i32 30" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 56 'partselect' 'tmp1' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %mul_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 57 'trunc' 'trunc_ln99' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.81ns)   --->   "%icmp_ln99 = icmp_ne  i14 %trunc_ln99, i14 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 58 'icmp' 'icmp_ln99' <Predicate = (xor_ln471_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/2] (3.34ns)   --->   "%mul_ln100 = mul i32 %sext_ln100_1, i32 %sext_ln100" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 59 'mul' 'mul_ln100' <Predicate = (xor_ln471_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln100, i32 15, i32 30" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 60 'partselect' 'tmp2' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %mul_ln100" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 61 'trunc' 'trunc_ln100' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.81ns)   --->   "%icmp_ln100 = icmp_ne  i14 %trunc_ln100, i14 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 62 'icmp' 'icmp_ln100' <Predicate = (xor_ln471_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/2] (3.34ns)   --->   "%mul_ln101 = mul i32 %sext_ln100_1, i32 %sext_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 63 'mul' 'mul_ln101' <Predicate = (xor_ln471_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln101, i32 15, i32 30" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 64 'partselect' 'tmp3' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %mul_ln101" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 65 'trunc' 'trunc_ln101' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.81ns)   --->   "%icmp_ln101 = icmp_ne  i14 %trunc_ln101, i14 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 66 'icmp' 'icmp_ln101' <Predicate = (xor_ln471_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/2] (3.34ns)   --->   "%mul_ln102 = mul i32 %sext_ln99_1, i32 %sext_ln100" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 67 'mul' 'mul_ln102' <Predicate = (xor_ln471_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln102, i32 15, i32 30" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 68 'partselect' 'tmp4' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %mul_ln102" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 69 'trunc' 'trunc_ln102' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.81ns)   --->   "%icmp_ln102 = icmp_ne  i14 %trunc_ln102, i14 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 70 'icmp' 'icmp_ln102' <Predicate = (xor_ln471_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.56>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 14" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 71 'bitselect' 'tmp_1' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln99, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 72 'bitselect' 'tmp_2' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%or_ln99 = or i1 %tmp_2, i1 %icmp_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 73 'or' 'or_ln99' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%and_ln99 = and i1 %or_ln99, i1 %tmp_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:99->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 74 'and' 'and_ln99' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%zext_ln100 = zext i1 %and_ln99" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 75 'zext' 'zext_ln100' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 14" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 76 'bitselect' 'tmp_3' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln100, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 77 'bitselect' 'tmp_4' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%or_ln100 = or i1 %tmp_4, i1 %icmp_ln100" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 78 'or' 'or_ln100' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%and_ln100 = and i1 %or_ln100, i1 %tmp_3" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 79 'and' 'and_ln100' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln101, i32 14" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 80 'bitselect' 'tmp_5' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln101, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 81 'bitselect' 'tmp_6' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%or_ln101 = or i1 %tmp_6, i1 %icmp_ln101" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 82 'or' 'or_ln101' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%and_ln101 = and i1 %or_ln101, i1 %tmp_5" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:101->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 83 'and' 'and_ln101' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%zext_ln102 = zext i1 %and_ln101" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 84 'zext' 'zext_ln102' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln102, i32 14" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 85 'bitselect' 'tmp_7' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln102, i32 15" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 86 'bitselect' 'tmp_8' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%or_ln102 = or i1 %tmp_8, i1 %icmp_ln102" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 87 'or' 'or_ln102' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%and_ln102 = and i1 %or_ln102, i1 %tmp_7" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 88 'and' 'and_ln102' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln103_3)   --->   "%and_ln102_cast = zext i1 %and_ln102" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:102->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 89 'zext' 'and_ln102_cast' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln103)   --->   "%select_ln100 = select i1 %and_ln100, i2 3, i2 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 90 'select' 'select_ln100' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln103 = add i2 %zext_ln100, i2 %select_ln100" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 91 'add' 'add_ln103' <Predicate = (xor_ln471_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln103_3 = add i2 %zext_ln102, i2 %and_ln102_cast" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 92 'add' 'add_ln103_3' <Predicate = (xor_ln471_1)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2_2 = sub i16 %tmp1, i16 %tmp2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:100->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 93 'sub' 'tmp2_2' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i2 %add_ln103" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 94 'sext' 'sext_ln103' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp5_re = add i16 %sext_ln103, i16 %tmp2_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 95 'add' 'tmp5_re' <Predicate = (xor_ln471_1)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_2 = add i16 %tmp3, i16 %tmp4" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 96 'add' 'add_ln103_2' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %add_ln103_3" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 97 'zext' 'zext_ln103' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp5_im = add i16 %zext_ln103, i16 %add_ln103_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:103->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:121->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 98 'add' 'tmp5_im' <Predicate = (xor_ln471_1)> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp2_im_1_load_1 = load i35 %tmp2_im_1"   --->   Operation 130 'load' 'tmp2_im_1_load_1' <Predicate = (!xor_ln471_1)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp2_re_load_1 = load i35 %tmp2_re"   --->   Operation 131 'load' 'tmp2_re_load_1' <Predicate = (!xor_ln471_1)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i35P0A, i35 %product_sum_re_2_out, i35 %tmp2_re_load_1"   --->   Operation 132 'write' 'write_ln0' <Predicate = (!xor_ln471_1)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i35P0A, i35 %product_sum_im_2_out, i35 %tmp2_im_1_load_1"   --->   Operation 133 'write' 'write_ln0' <Predicate = (!xor_ln471_1)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (!xor_ln471_1)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 5.28>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp2_im_1_load = load i35 %tmp2_im_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 99 'load' 'tmp2_im_1_load' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp2_re_load = load i35 %tmp2_re" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 100 'load' 'tmp2_re_load' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln473 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:473]   --->   Operation 101 'specpipeline' 'specpipeline_ln473' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln471 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471]   --->   Operation 102 'specloopname' 'specloopname_ln471' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp2_re_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp5_re, i15 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 103 'bitconcatenate' 'tmp2_re_4' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%tmp2_im_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %tmp5_im, i15 0" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:59->D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:83->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:474]   --->   Operation 104 'bitconcatenate' 'tmp2_im_3' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i35 %tmp2_re_load" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 105 'sext' 'sext_ln180' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln180_1 = sext i31 %tmp2_re_4" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 106 'sext' 'sext_ln180_1' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (2.67ns)   --->   "%add_ln180 = add i36 %sext_ln180, i36 %sext_ln180_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 107 'add' 'add_ln180' <Predicate = (xor_ln471_1)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln180, i32 35" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 108 'bitselect' 'tmp_9' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%tmp2_re_2 = trunc i36 %add_ln180" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 109 'trunc' 'tmp2_re_2' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln180, i32 34" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 110 'bitselect' 'tmp_10' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%xor_ln180 = xor i1 %tmp_9, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 111 'xor' 'xor_ln180' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%and_ln180 = and i1 %tmp_10, i1 %xor_ln180" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 112 'and' 'and_ln180' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%xor_ln180_1 = xor i1 %tmp_9, i1 %tmp_10" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 113 'xor' 'xor_ln180_1' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp2_re_5)   --->   "%select_ln180 = select i1 %and_ln180, i35 17179869183, i35 17179869184" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 114 'select' 'select_ln180' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp2_re_5 = select i1 %xor_ln180_1, i35 %select_ln180, i35 %tmp2_re_2" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:180->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 115 'select' 'tmp2_re_5' <Predicate = (xor_ln471_1)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i35 %tmp2_im_1_load" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 116 'sext' 'sext_ln181' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln181_1 = sext i31 %tmp2_im_3" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 117 'sext' 'sext_ln181_1' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (2.67ns)   --->   "%add_ln181 = add i36 %sext_ln181, i36 %sext_ln181_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 118 'add' 'add_ln181' <Predicate = (xor_ln471_1)> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln181, i32 35" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 119 'bitselect' 'tmp_11' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%tmp2_im = trunc i36 %add_ln181" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 120 'trunc' 'tmp2_im' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln181, i32 34" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 121 'bitselect' 'tmp_12' <Predicate = (xor_ln471_1)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%xor_ln181 = xor i1 %tmp_11, i1 1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 122 'xor' 'xor_ln181' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%and_ln181 = and i1 %tmp_12, i1 %xor_ln181" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 123 'and' 'and_ln181' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%xor_ln181_1 = xor i1 %tmp_11, i1 %tmp_12" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 124 'xor' 'xor_ln181_1' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp2_im_4)   --->   "%select_ln181 = select i1 %and_ln181, i35 17179869183, i35 17179869184" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 125 'select' 'select_ln181' <Predicate = (xor_ln471_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp2_im_4 = select i1 %xor_ln181_1, i35 %select_ln181, i35 %tmp2_im" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:181->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 126 'select' 'tmp2_im_4' <Predicate = (xor_ln471_1)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln179 = store i35 %tmp2_re_5, i35 %tmp2_re" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:179->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 127 'store' 'store_ln179' <Predicate = (xor_ln471_1)> <Delay = 1.58>
ST_7 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln179 = store i35 %tmp2_im_4, i35 %tmp2_im_1" [D:/Xilinx/Vitis/2024.2/common/technology/autopilot\hls_x_complex.h:179->D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:476]   --->   Operation 128 'store' 'store_ln179' <Predicate = (xor_ln471_1)> <Delay = 1.58>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln471 = br void %for.inc" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:471]   --->   Operation 129 'br' 'br_ln471' <Predicate = (xor_ln471_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln59]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln59_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_internal_re_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_internal_re_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_internal_re_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_internal_im_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_internal_im_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L_internal_im_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln468]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ product_sum_re_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ product_sum_im_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp2_im_1             (alloca           ) [ 01111111]
tmp2_re               (alloca           ) [ 01111111]
zext_ln468_read       (read             ) [ 00000000]
L_internal_im_5_read  (read             ) [ 01100000]
L_internal_im_4_read  (read             ) [ 01100000]
L_internal_im_3_read  (read             ) [ 01100000]
L_internal_re_5_read  (read             ) [ 01100000]
L_internal_re_4_read  (read             ) [ 01110000]
L_internal_re_3_read  (read             ) [ 01110000]
tmp                   (read             ) [ 00000000]
j_read                (read             ) [ 00000000]
sext_ln59_1_read      (read             ) [ 00000000]
sext_ln59_read        (read             ) [ 00000000]
zext_ln468_cast       (zext             ) [ 00000000]
j_cast                (zext             ) [ 00000000]
sext_ln59_1_cast      (sext             ) [ 00000000]
sext_ln59_cast        (sext             ) [ 00000000]
store_ln179           (store            ) [ 00000000]
store_ln179           (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
k                     (phi              ) [ 01000000]
zext_ln471            (zext             ) [ 00000000]
xor_ln471_1           (xor              ) [ 01111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
br_ln471              (br               ) [ 00000000]
add_ln474             (add              ) [ 01100000]
add_ln474_2           (add              ) [ 00000000]
add_ln474_1           (add              ) [ 00000000]
icmp_ln352            (icmp             ) [ 01110000]
xor_ln471             (xor              ) [ 01111111]
tmp_re                (sparsemux        ) [ 00000000]
tmp_im                (sparsemux        ) [ 00000000]
tmp_re_5              (sub              ) [ 01010000]
tmp_im_5              (sub              ) [ 01010000]
tmp_im_2              (select           ) [ 00000000]
sub_ln345             (sub              ) [ 01010000]
tmp_re_2              (select           ) [ 00000000]
sext_ln99             (sext             ) [ 01001000]
sext_ln99_1           (sext             ) [ 01001000]
sext_ln100            (sext             ) [ 01001000]
sext_ln100_1          (sext             ) [ 01001000]
mul_ln99              (mul              ) [ 01000100]
tmp1                  (partselect       ) [ 01000110]
trunc_ln99            (trunc            ) [ 00000000]
icmp_ln99             (icmp             ) [ 01000100]
mul_ln100             (mul              ) [ 01000100]
tmp2                  (partselect       ) [ 01000110]
trunc_ln100           (trunc            ) [ 00000000]
icmp_ln100            (icmp             ) [ 01000100]
mul_ln101             (mul              ) [ 01000100]
tmp3                  (partselect       ) [ 01000110]
trunc_ln101           (trunc            ) [ 00000000]
icmp_ln101            (icmp             ) [ 01000100]
mul_ln102             (mul              ) [ 01000100]
tmp4                  (partselect       ) [ 01000110]
trunc_ln102           (trunc            ) [ 00000000]
icmp_ln102            (icmp             ) [ 01000100]
tmp_1                 (bitselect        ) [ 00000000]
tmp_2                 (bitselect        ) [ 00000000]
or_ln99               (or               ) [ 00000000]
and_ln99              (and              ) [ 00000000]
zext_ln100            (zext             ) [ 00000000]
tmp_3                 (bitselect        ) [ 00000000]
tmp_4                 (bitselect        ) [ 00000000]
or_ln100              (or               ) [ 00000000]
and_ln100             (and              ) [ 00000000]
tmp_5                 (bitselect        ) [ 00000000]
tmp_6                 (bitselect        ) [ 00000000]
or_ln101              (or               ) [ 00000000]
and_ln101             (and              ) [ 00000000]
zext_ln102            (zext             ) [ 00000000]
tmp_7                 (bitselect        ) [ 00000000]
tmp_8                 (bitselect        ) [ 00000000]
or_ln102              (or               ) [ 00000000]
and_ln102             (and              ) [ 00000000]
and_ln102_cast        (zext             ) [ 00000000]
select_ln100          (select           ) [ 00000000]
add_ln103             (add              ) [ 01000010]
add_ln103_3           (add              ) [ 01000010]
tmp2_2                (sub              ) [ 00000000]
sext_ln103            (sext             ) [ 00000000]
tmp5_re               (add              ) [ 01000001]
add_ln103_2           (add              ) [ 00000000]
zext_ln103            (zext             ) [ 00000000]
tmp5_im               (add              ) [ 01000001]
tmp2_im_1_load        (load             ) [ 00000000]
tmp2_re_load          (load             ) [ 00000000]
specpipeline_ln473    (specpipeline     ) [ 00000000]
specloopname_ln471    (specloopname     ) [ 00000000]
tmp2_re_4             (bitconcatenate   ) [ 00000000]
tmp2_im_3             (bitconcatenate   ) [ 00000000]
sext_ln180            (sext             ) [ 00000000]
sext_ln180_1          (sext             ) [ 00000000]
add_ln180             (add              ) [ 00000000]
tmp_9                 (bitselect        ) [ 00000000]
tmp2_re_2             (trunc            ) [ 00000000]
tmp_10                (bitselect        ) [ 00000000]
xor_ln180             (xor              ) [ 00000000]
and_ln180             (and              ) [ 00000000]
xor_ln180_1           (xor              ) [ 00000000]
select_ln180          (select           ) [ 00000000]
tmp2_re_5             (select           ) [ 00000000]
sext_ln181            (sext             ) [ 00000000]
sext_ln181_1          (sext             ) [ 00000000]
add_ln181             (add              ) [ 00000000]
tmp_11                (bitselect        ) [ 00000000]
tmp2_im               (trunc            ) [ 00000000]
tmp_12                (bitselect        ) [ 00000000]
xor_ln181             (xor              ) [ 00000000]
and_ln181             (and              ) [ 00000000]
xor_ln181_1           (xor              ) [ 00000000]
select_ln181          (select           ) [ 00000000]
tmp2_im_4             (select           ) [ 00000000]
store_ln179           (store            ) [ 00000000]
store_ln179           (store            ) [ 00000000]
br_ln471              (br               ) [ 01000001]
tmp2_im_1_load_1      (load             ) [ 00000000]
tmp2_re_load_1        (load             ) [ 00000000]
write_ln0             (write            ) [ 00000000]
write_ln0             (write            ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln59">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln59_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln59_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="j">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="L_internal_re_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_internal_re_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="L_internal_re_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_internal_re_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="L_internal_re_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_internal_re_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="L_internal_im_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_internal_im_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="L_internal_im_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_internal_im_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="L_internal_im_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_internal_im_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="zext_ln468">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln468"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="product_sum_re_2_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="product_sum_re_2_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="product_sum_im_2_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="product_sum_im_2_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i16.i15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i35P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="tmp2_im_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_im_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp2_re_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp2_re/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln468_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln468_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="L_internal_im_5_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_internal_im_5_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="L_internal_im_4_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_internal_im_4_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="L_internal_im_3_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_internal_im_3_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="L_internal_re_5_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_internal_re_5_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="L_internal_re_4_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_internal_re_4_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="L_internal_re_3_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L_internal_re_3_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="2" slack="0"/>
<pin id="151" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln59_1_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="0" index="1" bw="31" slack="0"/>
<pin id="163" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln59_1_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln59_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="31" slack="0"/>
<pin id="168" dir="0" index="1" bw="31" slack="0"/>
<pin id="169" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln59_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="35" slack="0"/>
<pin id="175" dir="0" index="2" bw="35" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln0_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="35" slack="0"/>
<pin id="182" dir="0" index="2" bw="35" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="186" class="1005" name="k_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="k_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln468_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln468_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln59_1_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_1_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln59_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln179_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="0" index="1" bw="35" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln179_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="31" slack="0"/>
<pin id="219" dir="0" index="1" bw="35" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln471_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln471/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln471_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln471_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln474_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="2" slack="0"/>
<pin id="235" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln474/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln474_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln474_2/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln474_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln474_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln352_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln352/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="xor_ln471_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln471/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_re_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="0"/>
<pin id="265" dir="0" index="2" bw="16" slack="1"/>
<pin id="266" dir="0" index="3" bw="2" slack="0"/>
<pin id="267" dir="0" index="4" bw="16" slack="1"/>
<pin id="268" dir="0" index="5" bw="2" slack="0"/>
<pin id="269" dir="0" index="6" bw="16" slack="1"/>
<pin id="270" dir="0" index="7" bw="16" slack="0"/>
<pin id="271" dir="0" index="8" bw="2" slack="1"/>
<pin id="272" dir="1" index="9" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_re/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_im_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="0" index="2" bw="16" slack="1"/>
<pin id="282" dir="0" index="3" bw="2" slack="0"/>
<pin id="283" dir="0" index="4" bw="16" slack="1"/>
<pin id="284" dir="0" index="5" bw="2" slack="0"/>
<pin id="285" dir="0" index="6" bw="16" slack="1"/>
<pin id="286" dir="0" index="7" bw="16" slack="0"/>
<pin id="287" dir="0" index="8" bw="2" slack="1"/>
<pin id="288" dir="1" index="9" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_im/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_re_5_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_re_5/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_im_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_im_5/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_im_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="16" slack="1"/>
<pin id="309" dir="0" index="2" bw="16" slack="1"/>
<pin id="310" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_im_2/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sub_ln345_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="0"/>
<pin id="314" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln345/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_re_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="2"/>
<pin id="319" dir="0" index="1" bw="16" slack="2"/>
<pin id="320" dir="0" index="2" bw="16" slack="2"/>
<pin id="321" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_re_2/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln99_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln99/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sext_ln99_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln99_1/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln99/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln100_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln100_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_1/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln100/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln101/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln102/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln99_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln99_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="14" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="5" slack="0"/>
<pin id="383" dir="0" index="3" bw="6" slack="0"/>
<pin id="384" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln100_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln100_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="14" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="5" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln101_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln101_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="0" index="3" bw="6" slack="0"/>
<pin id="424" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln102_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln102_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="14" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="1"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="or_ln99_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="1"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln99/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="and_ln99_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln99/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln100_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="1"/>
<pin id="471" dir="0" index="2" bw="5" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="1"/>
<pin id="478" dir="0" index="2" bw="5" slack="0"/>
<pin id="479" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="or_ln100_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="1"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="and_ln100_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln100/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_5_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="1"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_6_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="1"/>
<pin id="503" dir="0" index="2" bw="5" slack="0"/>
<pin id="504" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="or_ln101_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="1"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="and_ln101_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln102_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_7_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="0" index="2" bw="5" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_8_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="1"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_ln102_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="1"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="and_ln102_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln102/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="and_ln102_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="and_ln102_cast/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln100_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln103_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="2" slack="0"/>
<pin id="562" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln103_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_3/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp2_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="2"/>
<pin id="573" dir="0" index="1" bw="16" slack="2"/>
<pin id="574" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp2_2/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln103_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="1"/>
<pin id="577" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln103/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp5_re_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="0" index="1" bw="16" slack="0"/>
<pin id="581" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_re/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln103_2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="2"/>
<pin id="586" dir="0" index="1" bw="16" slack="2"/>
<pin id="587" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_2/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln103_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="1"/>
<pin id="590" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp5_im_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="0"/>
<pin id="593" dir="0" index="1" bw="16" slack="0"/>
<pin id="594" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_im/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp2_im_1_load_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="35" slack="6"/>
<pin id="599" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_im_1_load/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp2_re_load_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="35" slack="6"/>
<pin id="602" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_re_load/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp2_re_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="31" slack="0"/>
<pin id="605" dir="0" index="1" bw="16" slack="1"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2_re_4/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp2_im_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="31" slack="0"/>
<pin id="612" dir="0" index="1" bw="16" slack="1"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2_im_3/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sext_ln180_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="35" slack="0"/>
<pin id="619" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln180_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="31" slack="0"/>
<pin id="623" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_1/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln180_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="35" slack="0"/>
<pin id="627" dir="0" index="1" bw="31" slack="0"/>
<pin id="628" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_9_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="36" slack="0"/>
<pin id="634" dir="0" index="2" bw="7" slack="0"/>
<pin id="635" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp2_re_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="36" slack="0"/>
<pin id="641" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp2_re_2/7 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_10_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="36" slack="0"/>
<pin id="646" dir="0" index="2" bw="7" slack="0"/>
<pin id="647" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="xor_ln180_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln180/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="and_ln180_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln180/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="xor_ln180_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln180_1/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln180_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="35" slack="0"/>
<pin id="672" dir="0" index="2" bw="35" slack="0"/>
<pin id="673" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp2_re_5_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="35" slack="0"/>
<pin id="680" dir="0" index="2" bw="35" slack="0"/>
<pin id="681" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp2_re_5/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sext_ln181_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="35" slack="0"/>
<pin id="687" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln181_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="31" slack="0"/>
<pin id="691" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_1/7 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln181_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="35" slack="0"/>
<pin id="695" dir="0" index="1" bw="31" slack="0"/>
<pin id="696" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/7 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_11_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="36" slack="0"/>
<pin id="702" dir="0" index="2" bw="7" slack="0"/>
<pin id="703" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp2_im_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="36" slack="0"/>
<pin id="709" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp2_im/7 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_12_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="36" slack="0"/>
<pin id="714" dir="0" index="2" bw="7" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="719" class="1004" name="xor_ln181_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln181/7 "/>
</bind>
</comp>

<comp id="725" class="1004" name="and_ln181_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln181/7 "/>
</bind>
</comp>

<comp id="731" class="1004" name="xor_ln181_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln181_1/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="select_ln181_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="35" slack="0"/>
<pin id="740" dir="0" index="2" bw="35" slack="0"/>
<pin id="741" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln181/7 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp2_im_4_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="35" slack="0"/>
<pin id="748" dir="0" index="2" bw="35" slack="0"/>
<pin id="749" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp2_im_4/7 "/>
</bind>
</comp>

<comp id="753" class="1004" name="store_ln179_store_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="35" slack="0"/>
<pin id="755" dir="0" index="1" bw="35" slack="6"/>
<pin id="756" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/7 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln179_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="35" slack="0"/>
<pin id="760" dir="0" index="1" bw="35" slack="6"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/7 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp2_im_1_load_1_load_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="35" slack="5"/>
<pin id="765" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_im_1_load_1/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp2_re_load_1_load_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="35" slack="5"/>
<pin id="769" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp2_re_load_1/6 "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp2_im_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="35" slack="0"/>
<pin id="773" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_im_1 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp2_re_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="35" slack="0"/>
<pin id="781" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opset="tmp2_re "/>
</bind>
</comp>

<comp id="787" class="1005" name="L_internal_im_5_read_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="1"/>
<pin id="789" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_internal_im_5_read "/>
</bind>
</comp>

<comp id="792" class="1005" name="L_internal_im_4_read_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="1"/>
<pin id="794" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_internal_im_4_read "/>
</bind>
</comp>

<comp id="798" class="1005" name="L_internal_im_3_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="1"/>
<pin id="800" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_internal_im_3_read "/>
</bind>
</comp>

<comp id="804" class="1005" name="L_internal_re_5_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_internal_re_5_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="L_internal_re_4_read_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="1"/>
<pin id="811" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_internal_re_4_read "/>
</bind>
</comp>

<comp id="815" class="1005" name="L_internal_re_3_read_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="1"/>
<pin id="817" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="L_internal_re_3_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="xor_ln471_1_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln471_1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="add_ln474_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="1"/>
<pin id="827" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln474 "/>
</bind>
</comp>

<comp id="831" class="1005" name="icmp_ln352_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="1"/>
<pin id="833" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln352 "/>
</bind>
</comp>

<comp id="837" class="1005" name="xor_ln471_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="xor_ln471 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_re_5_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="1"/>
<pin id="844" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_re_5 "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp_im_5_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="1"/>
<pin id="849" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_im_5 "/>
</bind>
</comp>

<comp id="852" class="1005" name="sub_ln345_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln345 "/>
</bind>
</comp>

<comp id="857" class="1005" name="sext_ln99_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln99 "/>
</bind>
</comp>

<comp id="863" class="1005" name="sext_ln99_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln99_1 "/>
</bind>
</comp>

<comp id="869" class="1005" name="sext_ln100_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln100 "/>
</bind>
</comp>

<comp id="875" class="1005" name="sext_ln100_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln100_1 "/>
</bind>
</comp>

<comp id="881" class="1005" name="mul_ln99_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln99 "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="2"/>
<pin id="889" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="icmp_ln99_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="1"/>
<pin id="894" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="897" class="1005" name="mul_ln100_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln100 "/>
</bind>
</comp>

<comp id="903" class="1005" name="tmp2_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="16" slack="2"/>
<pin id="905" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="908" class="1005" name="icmp_ln100_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="913" class="1005" name="mul_ln101_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln101 "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp3_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="2"/>
<pin id="921" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="924" class="1005" name="icmp_ln101_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="929" class="1005" name="mul_ln102_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln102 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp4_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="2"/>
<pin id="937" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="940" class="1005" name="icmp_ln102_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="945" class="1005" name="add_ln103_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="2" slack="1"/>
<pin id="947" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="950" class="1005" name="add_ln103_3_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="2" slack="1"/>
<pin id="952" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103_3 "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp5_re_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="1"/>
<pin id="957" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_re "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp5_im_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="1"/>
<pin id="962" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_im "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="96" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="96" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="106" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="154" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="160" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="166" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="204" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="189" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="189" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="154" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="222" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="148" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="200" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="196" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="222" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="189" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="277"><net_src comp="54" pin="0"/><net_sink comp="262" pin=7"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="278" pin=5"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="278" pin=7"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="262" pin="9"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="56" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="278" pin="9"/><net_sink comp="300" pin=1"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="306" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="322" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="335" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="322" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="325" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="335" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="329" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="60" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="62" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="372"><net_src comp="329" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="341" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="62" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="392"><net_src comp="341" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="64" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="58" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="347" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="60" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="412"><net_src comp="347" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="353" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="432"><net_src comp="353" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="66" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="68" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="66" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="60" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="439" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="66" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="68" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="66" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="60" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="468" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="66" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="68" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="66" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="60" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="500" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="507" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="493" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="66" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="68" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="66" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="60" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="540"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="522" pin="3"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="487" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="52" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="70" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="464" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="551" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="518" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="547" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="582"><net_src comp="575" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="571" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="595"><net_src comp="588" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="584" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="608"><net_src comp="82" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="84" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="82" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="84" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="620"><net_src comp="600" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="603" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="617" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="86" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="625" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="88" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="642"><net_src comp="625" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="648"><net_src comp="86" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="625" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="90" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="655"><net_src comp="631" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="46" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="643" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="631" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="643" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="657" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="92" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="94" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="682"><net_src comp="663" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="669" pin="3"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="639" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="688"><net_src comp="597" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="610" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="685" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="689" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="86" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="88" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="693" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="86" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="693" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="90" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="699" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="46" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="711" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="699" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="711" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="725" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="92" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="94" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="750"><net_src comp="731" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="737" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="707" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="757"><net_src comp="677" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="745" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="763" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="770"><net_src comp="767" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="774"><net_src comp="98" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="778"><net_src comp="771" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="782"><net_src comp="102" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="785"><net_src comp="779" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="786"><net_src comp="779" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="790"><net_src comp="112" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="278" pin=6"/></net>

<net id="795"><net_src comp="118" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="801"><net_src comp="124" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="807"><net_src comp="130" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="262" pin=6"/></net>

<net id="812"><net_src comp="136" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="818"><net_src comp="142" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="824"><net_src comp="226" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="232" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="262" pin=8"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="278" pin=8"/></net>

<net id="834"><net_src comp="250" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="840"><net_src comp="256" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="845"><net_src comp="294" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="850"><net_src comp="300" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="855"><net_src comp="311" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="860"><net_src comp="322" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="866"><net_src comp="325" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="872"><net_src comp="335" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="878"><net_src comp="338" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="884"><net_src comp="329" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="890"><net_src comp="359" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="895"><net_src comp="373" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="900"><net_src comp="341" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="906"><net_src comp="379" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="911"><net_src comp="393" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="916"><net_src comp="347" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="922"><net_src comp="399" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="927"><net_src comp="413" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="932"><net_src comp="353" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="938"><net_src comp="419" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="943"><net_src comp="433" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="948"><net_src comp="559" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="953"><net_src comp="565" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="958"><net_src comp="578" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="963"><net_src comp="591" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="610" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: product_sum_re_2_out | {6 }
	Port: product_sum_im_2_out | {6 }
 - Input state : 
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : sext_ln59 | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : sext_ln59_1 | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : j | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : empty | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : L_internal_re_3 | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : L_internal_re_4 | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : L_internal_re_5 | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : L_internal_im_3 | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : L_internal_im_4 | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : L_internal_im_5 | {1 }
	Port: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ : zext_ln468 | {1 }
  - Chain level:
	State 1
		store_ln179 : 1
		store_ln179 : 1
		k : 1
		zext_ln471 : 2
		xor_ln471_1 : 2
		br_ln471 : 2
		add_ln474 : 3
		add_ln474_2 : 1
		add_ln474_1 : 3
		icmp_ln352 : 4
		xor_ln471 : 2
	State 2
		tmp_re_5 : 1
		tmp_im_5 : 1
		sub_ln345 : 1
	State 3
		sext_ln99_1 : 1
		mul_ln99 : 2
		mul_ln100 : 1
		mul_ln101 : 1
		mul_ln102 : 2
	State 4
		tmp1 : 1
		trunc_ln99 : 1
		icmp_ln99 : 2
		tmp2 : 1
		trunc_ln100 : 1
		icmp_ln100 : 2
		tmp3 : 1
		trunc_ln101 : 1
		icmp_ln101 : 2
		tmp4 : 1
		trunc_ln102 : 1
		icmp_ln102 : 2
	State 5
		or_ln99 : 1
		and_ln99 : 1
		zext_ln100 : 1
		or_ln100 : 1
		and_ln100 : 1
		or_ln101 : 1
		and_ln101 : 1
		zext_ln102 : 1
		or_ln102 : 1
		and_ln102 : 1
		and_ln102_cast : 1
		select_ln100 : 1
		add_ln103 : 2
		add_ln103_3 : 2
	State 6
		tmp5_re : 1
		tmp5_im : 1
		write_ln0 : 1
		write_ln0 : 1
	State 7
		sext_ln180 : 1
		sext_ln180_1 : 1
		add_ln180 : 2
		tmp_9 : 3
		tmp2_re_2 : 3
		tmp_10 : 3
		xor_ln180 : 4
		and_ln180 : 4
		xor_ln180_1 : 4
		select_ln180 : 4
		tmp2_re_5 : 5
		sext_ln181 : 1
		sext_ln181_1 : 1
		add_ln181 : 2
		tmp_11 : 3
		tmp2_im : 3
		tmp_12 : 3
		xor_ln181 : 4
		and_ln181 : 4
		xor_ln181_1 : 4
		select_ln181 : 4
		tmp2_im_4 : 5
		store_ln179 : 6
		store_ln179 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_329            |    1    |    67   |    2    |
|    mul   |            grp_fu_341            |    1    |    67   |    2    |
|          |            grp_fu_347            |    1    |    67   |    2    |
|          |            grp_fu_353            |    1    |    67   |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_im_2_fu_306         |    0    |    0    |    16   |
|          |          tmp_re_2_fu_317         |    0    |    0    |    16   |
|          |        select_ln100_fu_551       |    0    |    0    |    2    |
|  select  |        select_ln180_fu_669       |    0    |    0    |    35   |
|          |         tmp2_re_5_fu_677         |    0    |    0    |    35   |
|          |        select_ln181_fu_737       |    0    |    0    |    35   |
|          |         tmp2_im_4_fu_745         |    0    |    0    |    35   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln474_fu_232         |    0    |    0    |    10   |
|          |        add_ln474_2_fu_238        |    0    |    0    |    2    |
|          |        add_ln474_1_fu_244        |    0    |    0    |    2    |
|          |         add_ln103_fu_559         |    0    |    0    |    10   |
|    add   |        add_ln103_3_fu_565        |    0    |    0    |    10   |
|          |          tmp5_re_fu_578          |    0    |    0    |    16   |
|          |        add_ln103_2_fu_584        |    0    |    0    |    16   |
|          |          tmp5_im_fu_591          |    0    |    0    |    16   |
|          |         add_ln180_fu_625         |    0    |    0    |    42   |
|          |         add_ln181_fu_693         |    0    |    0    |    42   |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_re_5_fu_294         |    0    |    0    |    23   |
|    sub   |          tmp_im_5_fu_300         |    0    |    0    |    23   |
|          |         sub_ln345_fu_311         |    0    |    0    |    23   |
|          |           tmp2_2_fu_571          |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln352_fu_250        |    0    |    0    |    10   |
|          |         icmp_ln99_fu_373         |    0    |    0    |    17   |
|   icmp   |         icmp_ln100_fu_393        |    0    |    0    |    17   |
|          |         icmp_ln101_fu_413        |    0    |    0    |    17   |
|          |         icmp_ln102_fu_433        |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
| sparsemux|           tmp_re_fu_262          |    0    |    0    |    14   |
|          |           tmp_im_fu_278          |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|
|          |        xor_ln471_1_fu_226        |    0    |    0    |    2    |
|          |         xor_ln471_fu_256         |    0    |    0    |    2    |
|    xor   |         xor_ln180_fu_651         |    0    |    0    |    2    |
|          |        xor_ln180_1_fu_663        |    0    |    0    |    2    |
|          |         xor_ln181_fu_719         |    0    |    0    |    2    |
|          |        xor_ln181_1_fu_731        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          and_ln99_fu_458         |    0    |    0    |    2    |
|          |         and_ln100_fu_487         |    0    |    0    |    2    |
|    and   |         and_ln101_fu_512         |    0    |    0    |    2    |
|          |         and_ln102_fu_541         |    0    |    0    |    2    |
|          |         and_ln180_fu_657         |    0    |    0    |    2    |
|          |         and_ln181_fu_725         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln99_fu_453          |    0    |    0    |    2    |
|    or    |          or_ln100_fu_482         |    0    |    0    |    2    |
|          |          or_ln101_fu_507         |    0    |    0    |    2    |
|          |          or_ln102_fu_536         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |    zext_ln468_read_read_fu_106   |    0    |    0    |    0    |
|          | L_internal_im_5_read_read_fu_112 |    0    |    0    |    0    |
|          | L_internal_im_4_read_read_fu_118 |    0    |    0    |    0    |
|          | L_internal_im_3_read_read_fu_124 |    0    |    0    |    0    |
|          | L_internal_re_5_read_read_fu_130 |    0    |    0    |    0    |
|   read   | L_internal_re_4_read_read_fu_136 |    0    |    0    |    0    |
|          | L_internal_re_3_read_read_fu_142 |    0    |    0    |    0    |
|          |          tmp_read_fu_148         |    0    |    0    |    0    |
|          |        j_read_read_fu_154        |    0    |    0    |    0    |
|          |   sext_ln59_1_read_read_fu_160   |    0    |    0    |    0    |
|          |    sext_ln59_read_read_fu_166    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_172      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_179      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      zext_ln468_cast_fu_196      |    0    |    0    |    0    |
|          |           j_cast_fu_200          |    0    |    0    |    0    |
|          |         zext_ln471_fu_222        |    0    |    0    |    0    |
|   zext   |         zext_ln100_fu_464        |    0    |    0    |    0    |
|          |         zext_ln102_fu_518        |    0    |    0    |    0    |
|          |       and_ln102_cast_fu_547      |    0    |    0    |    0    |
|          |         zext_ln103_fu_588        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      sext_ln59_1_cast_fu_204     |    0    |    0    |    0    |
|          |       sext_ln59_cast_fu_208      |    0    |    0    |    0    |
|          |         sext_ln99_fu_322         |    0    |    0    |    0    |
|          |        sext_ln99_1_fu_325        |    0    |    0    |    0    |
|          |         sext_ln100_fu_335        |    0    |    0    |    0    |
|   sext   |        sext_ln100_1_fu_338       |    0    |    0    |    0    |
|          |         sext_ln103_fu_575        |    0    |    0    |    0    |
|          |         sext_ln180_fu_617        |    0    |    0    |    0    |
|          |        sext_ln180_1_fu_621       |    0    |    0    |    0    |
|          |         sext_ln181_fu_685        |    0    |    0    |    0    |
|          |        sext_ln181_1_fu_689       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp1_fu_359           |    0    |    0    |    0    |
|partselect|            tmp2_fu_379           |    0    |    0    |    0    |
|          |            tmp3_fu_399           |    0    |    0    |    0    |
|          |            tmp4_fu_419           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         trunc_ln99_fu_369        |    0    |    0    |    0    |
|          |        trunc_ln100_fu_389        |    0    |    0    |    0    |
|   trunc  |        trunc_ln101_fu_409        |    0    |    0    |    0    |
|          |        trunc_ln102_fu_429        |    0    |    0    |    0    |
|          |         tmp2_re_2_fu_639         |    0    |    0    |    0    |
|          |          tmp2_im_fu_707          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_1_fu_439           |    0    |    0    |    0    |
|          |           tmp_2_fu_446           |    0    |    0    |    0    |
|          |           tmp_3_fu_468           |    0    |    0    |    0    |
|          |           tmp_4_fu_475           |    0    |    0    |    0    |
|          |           tmp_5_fu_493           |    0    |    0    |    0    |
| bitselect|           tmp_6_fu_500           |    0    |    0    |    0    |
|          |           tmp_7_fu_522           |    0    |    0    |    0    |
|          |           tmp_8_fu_529           |    0    |    0    |    0    |
|          |           tmp_9_fu_631           |    0    |    0    |    0    |
|          |           tmp_10_fu_643          |    0    |    0    |    0    |
|          |           tmp_11_fu_699          |    0    |    0    |    0    |
|          |           tmp_12_fu_711          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|         tmp2_re_4_fu_603         |    0    |    0    |    0    |
|          |         tmp2_im_3_fu_610         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    4    |   268   |   571   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|L_internal_im_3_read_reg_798|   16   |
|L_internal_im_4_read_reg_792|   16   |
|L_internal_im_5_read_reg_787|   16   |
|L_internal_re_3_read_reg_815|   16   |
|L_internal_re_4_read_reg_809|   16   |
|L_internal_re_5_read_reg_804|   16   |
|     add_ln103_3_reg_950    |    2   |
|      add_ln103_reg_945     |    2   |
|      add_ln474_reg_825     |    2   |
|     icmp_ln100_reg_908     |    1   |
|     icmp_ln101_reg_924     |    1   |
|     icmp_ln102_reg_940     |    1   |
|     icmp_ln352_reg_831     |    1   |
|      icmp_ln99_reg_892     |    1   |
|          k_reg_186         |    1   |
|      mul_ln100_reg_897     |   32   |
|      mul_ln101_reg_913     |   32   |
|      mul_ln102_reg_929     |   32   |
|      mul_ln99_reg_881      |   32   |
|    sext_ln100_1_reg_875    |   32   |
|     sext_ln100_reg_869     |   32   |
|     sext_ln99_1_reg_863    |   32   |
|      sext_ln99_reg_857     |   32   |
|      sub_ln345_reg_852     |   16   |
|        tmp1_reg_887        |   16   |
|      tmp2_im_1_reg_771     |   35   |
|       tmp2_re_reg_779      |   35   |
|        tmp2_reg_903        |   16   |
|        tmp3_reg_919        |   16   |
|        tmp4_reg_935        |   16   |
|       tmp5_im_reg_960      |   16   |
|       tmp5_re_reg_955      |   16   |
|      tmp_im_5_reg_847      |   16   |
|      tmp_re_5_reg_842      |   16   |
|     xor_ln471_1_reg_821    |    1   |
|      xor_ln471_reg_837     |    1   |
+----------------------------+--------+
|            Total           |   580  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_329 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_329 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_341 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_341 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_347 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_347 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_353 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_353 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   256  ||  12.704 ||    0    ||    72   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   268  |   571  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    0   |   72   |
|  Register |    -   |    -   |   580  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   848  |   643  |
+-----------+--------+--------+--------+--------+
