
---------- Begin Simulation Statistics ----------
final_tick                                13981505500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 251992                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423540                       # Number of bytes of host memory used
host_op_rate                                   426727                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.17                       # Real time elapsed on the host
host_tick_rate                              296395011                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11886914                       # Number of instructions simulated
sim_ops                                      20129483                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013982                       # Number of seconds simulated
sim_ticks                                 13981505500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             31                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              31                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    1886914                       # Number of instructions committed
system.cpu0.committedOps                      3201552                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             14.819408                       # CPI: cycles per instruction
system.cpu0.discardedOps                       895101                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     344383                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2035                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1213671                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         4319                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       22947418                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.067479                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     618119                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          182                       # TLB misses on write requests
system.cpu0.numCycles                        27962949                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.07%      0.07% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                1780538     55.61%     55.68% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.02%     55.70% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.04%     55.74% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.01%     55.75% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     55.75% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     55.75% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     55.75% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     55.75% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     55.75% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     55.75% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     55.75% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.03%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     55.78% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.03%     55.81% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     55.81% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.04%     55.85% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.03%     55.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     55.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     55.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     55.89% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      6.24%     62.12% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      4.17%     66.29% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.05%     66.34% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1077650     33.66%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 3201552                       # Class of committed instruction
system.cpu0.tickCycles                        5015531                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     90                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.796301                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2872141                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2416                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003203                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1712                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        5036070                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.357615                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443284                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          201                       # TLB misses on write requests
system.cpu1.numCycles                        27963011                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22926941                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       159775                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        320592                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       402808                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       805681                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1391                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15678                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       144870                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14905                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145139                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145138                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15678                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       481408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       481408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 481408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19563904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19563904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19563904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160817                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160817    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              160817                       # Request fanout histogram
system.membus.reqLayer4.occupancy           971300500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          850308500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       609249                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          609249                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       609249                       # number of overall hits
system.cpu0.icache.overall_hits::total         609249                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8827                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8827                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8827                       # number of overall misses
system.cpu0.icache.overall_misses::total         8827                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    290499000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    290499000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    290499000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    290499000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       618076                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       618076                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       618076                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       618076                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014281                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014281                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014281                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014281                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 32910.275292                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 32910.275292                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 32910.275292                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 32910.275292                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8811                       # number of writebacks
system.cpu0.icache.writebacks::total             8811                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8827                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8827                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8827                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8827                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    281672000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    281672000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    281672000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    281672000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014281                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014281                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014281                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014281                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 31910.275292                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 31910.275292                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 31910.275292                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 31910.275292                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8811                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       609249                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         609249                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8827                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8827                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    290499000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    290499000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       618076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       618076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014281                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014281                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 32910.275292                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 32910.275292                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8827                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8827                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    281672000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    281672000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014281                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014281                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 31910.275292                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 31910.275292                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999019                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             618076                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8827                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            70.021072                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999019                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4953435                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4953435                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1251571                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1251571                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1251571                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1251571                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       299216                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        299216                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       299216                       # number of overall misses
system.cpu0.dcache.overall_misses::total       299216                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  23419540500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23419540500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  23419540500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23419540500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1550787                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1550787                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1550787                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1550787                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.192945                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.192945                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.192945                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.192945                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78269.679763                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78269.679763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78269.679763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78269.679763                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       144664                       # number of writebacks
system.cpu0.dcache.writebacks::total           144664                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       140400                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140400                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       140400                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140400                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       158816                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       158816                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       158816                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       158816                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11903983500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11903983500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11903983500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11903983500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.102410                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.102410                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102410                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102410                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74954.560624                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74954.560624                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74954.560624                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74954.560624                       # average overall mshr miss latency
system.cpu0.dcache.replacements                158799                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       325443                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         325443                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16398                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16398                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    521401500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    521401500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       341841                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       341841                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.047970                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.047970                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31796.652031                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31796.652031                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          306                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16092                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16092                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    489581000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    489581000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.047075                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.047075                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 30423.875217                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30423.875217                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       926128                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        926128                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       282818                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       282818                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22898139000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22898139000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1208946                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1208946                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.233938                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.233938                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80964.220806                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80964.220806                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       140094                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       140094                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       142724                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       142724                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11414402500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11414402500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.118057                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.118057                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79975.354530                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79975.354530                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999077                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1410386                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           158815                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.880685                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999077                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         12565111                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        12565111                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429383                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429383                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429383                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429383                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13854                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13854                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13854                       # number of overall misses
system.cpu1.icache.overall_misses::total        13854                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    310549000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    310549000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    310549000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    310549000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2443237                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2443237                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2443237                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2443237                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005670                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005670                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005670                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005670                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22415.836581                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22415.836581                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22415.836581                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22415.836581                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13838                       # number of writebacks
system.cpu1.icache.writebacks::total            13838                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13854                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13854                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13854                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13854                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    296695000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    296695000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    296695000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    296695000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005670                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005670                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005670                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005670                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21415.836581                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21415.836581                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21415.836581                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21415.836581                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13838                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429383                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429383                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13854                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13854                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    310549000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    310549000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2443237                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2443237                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005670                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005670                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22415.836581                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22415.836581                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13854                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13854                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    296695000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    296695000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005670                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005670                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21415.836581                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21415.836581                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998975                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2443237                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13854                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.356070                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998975                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19559750                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19559750                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861323                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861323                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5861694                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5861694                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226618                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226618                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       233638                       # number of overall misses
system.cpu1.dcache.overall_misses::total       233638                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4083674485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4083674485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4083674485                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4083674485                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087941                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087941                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095332                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095332                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037224                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037224                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.038331                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038331                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18020.079980                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18020.079980                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 17478.639969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17478.639969                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3994                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               83                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.120482                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        61427                       # number of writebacks
system.cpu1.dcache.writebacks::total            61427                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8985                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8985                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8985                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8985                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217633                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217633                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221376                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221376                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3616200500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3616200500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3928385000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3928385000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 16616.048577                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16616.048577                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17745.306628                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17745.306628                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221360                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983091                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983091                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163161                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163161                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2417682500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2417682500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146252                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146252                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039351                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039351                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14817.772017                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14817.772017                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162632                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162632                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2228537000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2228537000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13702.942840                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13702.942840                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878232                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878232                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63457                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63457                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1665991985                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1665991985                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032681                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032681                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26253.872465                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26253.872465                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8456                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8456                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55001                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55001                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1387663500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1387663500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028326                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 25229.786731                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25229.786731                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          371                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          371                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         7020                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         7020                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.949804                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.949804                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    312184500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    312184500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 83404.889126                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 83404.889126                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6083070                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221376                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.478453                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998888                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48984032                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48984032                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6399                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               17024                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12075                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206558                       # number of demand (read+write) hits
system.l2.demand_hits::total                   242056                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6399                       # number of overall hits
system.l2.overall_hits::.cpu0.data              17024                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12075                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206558                       # number of overall hits
system.l2.overall_hits::total                  242056                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2428                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            141792                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1779                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             14818                       # number of demand (read+write) misses
system.l2.demand_misses::total                 160817                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2428                       # number of overall misses
system.l2.overall_misses::.cpu0.data           141792                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1779                       # number of overall misses
system.l2.overall_misses::.cpu1.data            14818                       # number of overall misses
system.l2.overall_misses::total                160817                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    195280000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  11417248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    144534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1277713500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13034776500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    195280000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  11417248500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    144534500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1277713500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13034776500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          158816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13854                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221376                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               402873                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         158816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13854                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221376                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              402873                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.275065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.892807                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.128411                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.066936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.399175                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.275065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.892807                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.128411                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.066936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.399175                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80428.336079                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80521.104858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81244.800450                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86227.122419                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81053.473824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80428.336079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80521.104858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81244.800450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86227.122419                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81053.473824                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              144870                       # number of writebacks
system.l2.writebacks::total                    144870                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       141792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        14818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            160817                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       141792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        14818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           160817                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    171000000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   9999338500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    126744500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1129533500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11426616500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    171000000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   9999338500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    126744500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1129533500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11426616500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.275065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.892807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.128411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.066936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.399175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.275065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.892807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.128411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.066936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.399175                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70428.336079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70521.175384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71244.800450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76227.122419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71053.536007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70428.336079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70521.175384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71244.800450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76227.122419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71053.536007                       # average overall mshr miss latency
system.l2.replacements                         160580                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       206091                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           206091                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       206091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       206091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22649                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22649                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22649                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22649                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          586                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           586                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52586                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         137701                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           7438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145139                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11078554500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    659065500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11737620000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       142724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            197725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.964806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.135234                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.734045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80453.696778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88607.891906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80871.578280                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       137701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         7438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9701554500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    584685500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10286240000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.964806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.135234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.734045                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70453.769399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78607.891906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70871.647180                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6399                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    195280000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    144534500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    339814500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.275065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.128411                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.185486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80428.336079                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81244.800450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80773.591633                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1779                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    171000000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    126744500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    297744500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.275065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.128411                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.185486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70428.336079                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71244.800450                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70773.591633                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        12001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       158995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            170996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         4091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11471                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    338694000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    618648000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    957342000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182467                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.254226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.044358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82790.026888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83827.642276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83457.588702                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         4091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11471                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    297784000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    544848000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    842632000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.254226                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.044358                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72790.026888                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73827.642276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73457.588702                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.882716                       # Cycle average of tags in use
system.l2.tags.total_refs                      805093                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    161604                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.981888                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.857805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.264188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      125.653501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       90.829724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      780.277498                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.122708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.088701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.761990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997932                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6607044                       # Number of tag accesses
system.l2.tags.data_accesses                  6607044                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        155392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       9074688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        948352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10292288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       155392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        269248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9271680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9271680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         141792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          14818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       144870                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             144870                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11114111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        649049417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8143329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67829033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             736135890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11114111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8143329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19257440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      663138887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            663138887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      663138887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11114111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       649049417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8143329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67829033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1399274778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    144760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    141547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     14811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000329168250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9023                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9023                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              458110                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             135980                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160817                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     144870                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   144870                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   110                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9111                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1784718750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  802825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4795312500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11115.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29865.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   142986                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  133338                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160817                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               144870                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  150276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    674.288396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   459.004639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   410.669321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4190     14.46%     14.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3872     13.36%     27.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1570      5.42%     33.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          925      3.19%     36.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1124      3.88%     40.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          634      2.19%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          661      2.28%     44.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          737      2.54%     47.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15261     52.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28974                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.794414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.822955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.505589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           8846     98.04%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           104      1.15%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            31      0.34%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9023                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.323270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8868     98.28%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.10%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               85      0.94%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      0.61%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9023                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10276160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9263232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10292288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9271680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       734.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       662.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    736.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    663.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13981470500                       # Total gap between requests
system.mem_ctrls.avgGap                      45737.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       155392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      9059008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       947904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9263232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11114110.708607167006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 647927935.943665027618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8143329.057089024223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67796990.817619755864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 662534660.519927620888                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       141792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        14818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       144870                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     71433250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   4150824500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     53789500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    519265250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 345206381750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29420.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29274.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30235.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35042.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2382870.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            106136100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             56397495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           579139680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          378752760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4937575410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1210940160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8372220405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        598.806788                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3088130000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10426675500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            100773960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             53558835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           567294420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          376779600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4927351890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1219549440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8348586945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.116451                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3110323500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10404482000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       350961                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22649                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          189778                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           197725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          197724                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22681                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182467                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       476430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1208553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1128832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     19422656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1772288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     18099392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40423168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          160580                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9271680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           563453                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002470                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049643                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 562061     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1392      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             563453                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          631580500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332102917                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20798964                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         238775891                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13288902                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13981505500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
