# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/intelFPGA_lite/18.1/Lab2_BUCUR_S/sim_access/Lab2_BUCUR_S_sim_access.mpf
# Loading project Lab2_BUCUR_S_sim_access
# Compile of access.v was successful.
# Compile of access_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.access_tb
# vsim -gui work.access_tb 
# Start time: 10:56:38 on Feb 15,2020
# Loading work.access_tb
# Loading work.access
add wave -position insertpoint  \
sim:/access_tb/clk \
sim:/access_tb/rst \
sim:/access_tb/passnum \
sim:/access_tb/load_p1 \
sim:/access_tb/load_p2 \
sim:/access_tb/p_enter \
sim:/access_tb/load1_out \
sim:/access_tb/load2_out \
sim:/access_tb/passr \
sim:/access_tb/passg \
sim:/access_tb/state_acc
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 10:58:59 on Feb 15,2020, Elapsed time: 0:02:21
# Errors: 0, Warnings: 0
# Compile of access.v was successful.
# Compile of access_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.access_tb
# vsim -gui work.access_tb 
# Start time: 10:59:14 on Feb 15,2020
# Loading work.access_tb
# Loading work.access
add wave -position insertpoint  \
sim:/access_tb/clk \
sim:/access_tb/rst \
sim:/access_tb/passnum \
sim:/access_tb/load_p1 \
sim:/access_tb/load_p2 \
sim:/access_tb/p_enter \
sim:/access_tb/load1_out \
sim:/access_tb/load2_out \
sim:/access_tb/passr \
sim:/access_tb/passg \
sim:/access_tb/state_acc
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 11:07:38 on Feb 15,2020, Elapsed time: 0:08:24
# Errors: 0, Warnings: 0
# Compile of access.v was successful.
# Compile of access_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.access_tb
# vsim -gui work.access_tb 
# Start time: 11:07:47 on Feb 15,2020
# Loading work.access_tb
# Loading work.access
add wave -position insertpoint  \
sim:/access_tb/clk \
sim:/access_tb/rst \
sim:/access_tb/passnum \
sim:/access_tb/load_p1 \
sim:/access_tb/load_p2 \
sim:/access_tb/p_enter \
sim:/access_tb/load1_out \
sim:/access_tb/load2_out \
sim:/access_tb/passr \
sim:/access_tb/passg \
sim:/access_tb/state_acc
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 11:15:52 on Feb 15,2020, Elapsed time: 0:08:05
# Errors: 0, Warnings: 0
# Compile of access.v was successful.
# Compile of access_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of access.v was successful.
# Compile of access_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.access_tb
# vsim -gui work.access_tb 
# Start time: 11:16:32 on Feb 15,2020
# Loading work.access_tb
# Loading work.access
add wave -position insertpoint  \
sim:/access_tb/clk \
sim:/access_tb/rst \
sim:/access_tb/passnum \
sim:/access_tb/load_p1 \
sim:/access_tb/load_p2 \
sim:/access_tb/p_enter \
sim:/access_tb/load1_out \
sim:/access_tb/load2_out \
sim:/access_tb/passr \
sim:/access_tb/passg \
sim:/access_tb/state_acc
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 11:24:21 on Feb 15,2020, Elapsed time: 0:07:49
# Errors: 0, Warnings: 0
# Compile of access.v was successful.
# Compile of access_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.access_tb
# vsim -gui work.access_tb 
# Start time: 11:24:30 on Feb 15,2020
# Loading work.access_tb
# Loading work.access
add wave -position insertpoint  \
sim:/access_tb/clk \
sim:/access_tb/rst \
sim:/access_tb/passnum \
sim:/access_tb/load_p1 \
sim:/access_tb/load_p2 \
sim:/access_tb/p_enter \
sim:/access_tb/load1_out \
sim:/access_tb/load2_out \
sim:/access_tb/passr \
sim:/access_tb/passg \
sim:/access_tb/state_acc
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 11:25:36 on Feb 15,2020, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# Compile of access.v was successful.
# Compile of access_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.access_tb
# vsim -gui work.access_tb 
# Start time: 11:25:52 on Feb 15,2020
# Loading work.access_tb
# Loading work.access
add wave -position insertpoint  \
sim:/access_tb/clk \
sim:/access_tb/rst \
sim:/access_tb/passnum \
sim:/access_tb/load_p1 \
sim:/access_tb/load_p2 \
sim:/access_tb/p_enter \
sim:/access_tb/load1_out \
sim:/access_tb/load2_out \
sim:/access_tb/passr \
sim:/access_tb/passg \
sim:/access_tb/state_acc
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 11:27:24 on Feb 15,2020, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
