/* SPDX-License-Identifier: GPL-2.0 */

#ifndef __WCD9320_H__
#define __WCD9320_H__

#define WCD9320_REG(pg, r)	((pg << 8) | (r) | 0x800)

/* Page-0 Registers */
#define WCD9320_CHIP_CTL WCD9320_REG(0x00, 0x000)
#define WCD9320_CHIP_STATUS WCD9320_REG(0x00, 0x001)
#define WCD9320_CHIP_ID_BYTE_0 WCD9320_REG(0x00, 0x004)
#define WCD9320_CHIP_ID_BYTE_1 WCD9320_REG(0x00, 0x005)
#define WCD9320_CHIP_ID_BYTE_2 WCD9320_REG(0x00, 0x006)
#define WCD9320_CHIP_ID_BYTE_3 WCD9320_REG(0x00, 0x007)
#define WCD9320_CHIP_VERSION WCD9320_REG(0x00, 0x008)
#define WCD9320_SB_VERSION WCD9320_REG(0x00, 0x009)
#define WCD9320_SLAVE_ID_1 WCD9320_REG(0x00, 0x00C)
#define WCD9320_SLAVE_ID_2 WCD9320_REG(0x00, 0x00D)
#define WCD9320_SLAVE_ID_3 WCD9320_REG(0x00, 0x00E)
#define WCD9320_PIN_CTL_OE0 WCD9320_REG(0x00, 0x010)
#define WCD9320_PIN_CTL_OE1 WCD9320_REG(0x00, 0x011)
#define WCD9320_PIN_CTL_DATA0 WCD9320_REG(0x00, 0x012)
#define WCD9320_PIN_CTL_DATA1 WCD9320_REG(0x00, 0x013)
#define WCD9320_HDRIVE_GENERIC WCD9320_REG(0x00, 0x018)
#define WCD9320_HDRIVE_OVERRIDE WCD9320_REG(0x00, 0x019)
#define WCD9320_ANA_CSR_WAIT_STATE WCD9320_REG(0x00, 0x020)
#define WCD9320_PROCESS_MONITOR_CTL0 WCD9320_REG(0x00, 0x040)
#define WCD9320_PROCESS_MONITOR_CTL1 WCD9320_REG(0x00, 0x041)
#define WCD9320_PROCESS_MONITOR_CTL2 WCD9320_REG(0x00, 0x042)
#define WCD9320_PROCESS_MONITOR_CTL3 WCD9320_REG(0x00, 0x043)
#define WCD9320_QFUSE_CTL WCD9320_REG(0x00, 0x048)
#define WCD9320_QFUSE_STATUS WCD9320_REG(0x00, 0x049)
#define WCD9320_QFUSE_DATA_OUT0 WCD9320_REG(0x00, 0x04A)
#define WCD9320_QFUSE_DATA_OUT1 WCD9320_REG(0x00, 0x04B)
#define WCD9320_QFUSE_DATA_OUT2 WCD9320_REG(0x00, 0x04C)
#define WCD9320_QFUSE_DATA_OUT3 WCD9320_REG(0x00, 0x04D)
#define WCD9320_QFUSE_DATA_OUT4 WCD9320_REG(0x00, 0x04E)
#define WCD9320_QFUSE_DATA_OUT5 WCD9320_REG(0x00, 0x04F)
#define WCD9320_QFUSE_DATA_OUT6 WCD9320_REG(0x00, 0x050)
#define WCD9320_QFUSE_DATA_OUT7 WCD9320_REG(0x00, 0x051)
#define WCD9320_CDC_CTL WCD9320_REG(0x00, 0x080)
#define WCD9320_LEAKAGE_CTL WCD9320_REG(0x00, 0x088)
#define WCD9320_INTR_MODE WCD9320_REG(0x00, 0x090)
#define WCD9320_INTR_MASK0 WCD9320_REG(0x00, 0x094)
#define WCD9320_INTR_MASK1 WCD9320_REG(0x00, 0x095)
#define WCD9320_INTR_MASK2 WCD9320_REG(0x00, 0x096)
#define WCD9320_INTR_MASK3 WCD9320_REG(0x00, 0x097)
#define WCD9320_INTR_STATUS0 WCD9320_REG(0x00, 0x098)
#define WCD9320_INTR_STATUS1 WCD9320_REG(0x00, 0x099)
#define WCD9320_INTR_STATUS2 WCD9320_REG(0x00, 0x09A)
#define WCD9320_INTR_STATUS3 WCD9320_REG(0x00, 0x09B)
#define WCD9320_INTR_CLEAR0 WCD9320_REG(0x00, 0x09C)
#define WCD9320_INTR_CLEAR1 WCD9320_REG(0x00, 0x09D)
#define WCD9320_INTR_CLEAR2 WCD9320_REG(0x00, 0x09E)
#define WCD9320_INTR_CLEAR3 WCD9320_REG(0x00, 0x09F)
#define WCD9320_INTR_LEVEL0 WCD9320_REG(0x00, 0x0A0)
#define WCD9320_INTR_LEVEL1 WCD9320_REG(0x00, 0x0A1)
#define WCD9320_INTR_LEVEL2 WCD9320_REG(0x00, 0x0A2)
#define WCD9320_INTR_LEVEL3 WCD9320_REG(0x00, 0x0A3)
#define WCD9320_INTR_TEST0 WCD9320_REG(0x00, 0x0A4)
#define WCD9320_INTR_TEST1 WCD9320_REG(0x00, 0x0A5)
#define WCD9320_INTR_TEST2 WCD9320_REG(0x00, 0x0A6)
#define WCD9320_INTR_TEST3 WCD9320_REG(0x00, 0x0A7)
#define WCD9320_INTR_SET0 WCD9320_REG(0x00, 0x0A8)
#define WCD9320_INTR_SET1 WCD9320_REG(0x00, 0x0A9)
#define WCD9320_INTR_SET2 WCD9320_REG(0x00, 0x0AA)
#define WCD9320_INTR_SET3 WCD9320_REG(0x00, 0x0AB)
#define WCD9320_INTR_DESTN0 WCD9320_REG(0x00, 0x0AC)
#define WCD9320_INTR_DESTN1 WCD9320_REG(0x00, 0x0AD)
#define WCD9320_INTR_DESTN2 WCD9320_REG(0x00, 0x0AE)
#define WCD9320_INTR_DESTN3 WCD9320_REG(0x00, 0x0AF)
#define WCD9320_CDC_TX_I2S_SCK_MODE WCD9320_REG(0x00, 0x0C0)
#define WCD9320_CDC_TX_I2S_WS_MODE WCD9320_REG(0x00, 0x0C1)
#define WCD9320_CDC_DMIC_DATA0_MODE WCD9320_REG(0x00, 0x0C4)
#define WCD9320_CDC_DMIC_CLK0_MODE WCD9320_REG(0x00, 0x0C5)
#define WCD9320_CDC_DMIC_DATA1_MODE WCD9320_REG(0x00, 0x0C6)
#define WCD9320_CDC_DMIC_CLK1_MODE WCD9320_REG(0x00, 0x0C7)
#define WCD9320_CDC_RX_I2S_SCK_MODE WCD9320_REG(0x00, 0x0C8)
#define WCD9320_CDC_RX_I2S_WS_MODE WCD9320_REG(0x00, 0x0C9)
#define WCD9320_CDC_DMIC_DATA2_MODE WCD9320_REG(0x00, 0x0CA)
#define WCD9320_CDC_DMIC_CLK2_MODE WCD9320_REG(0x00, 0x0CB)
#define WCD9320_CDC_INTR1_MODE WCD9320_REG(0x00, 0x0CC)
#define WCD9320_CDC_SB_NRZ_SEL_MODE WCD9320_REG(0x00, 0x0CD)
#define WCD9320_CDC_INTR2_MODE WCD9320_REG(0x00, 0x0CE)
#define WCD9320_CDC_RF_PA_ON_MODE WCD9320_REG(0x00, 0x0CF)

/* Page-1 Registers */
#define WCD9320_BIAS_REF_CTL WCD9320_REG(0x01, 0x000)
#define WCD9320_BIAS_CENTRAL_BG_CTL WCD9320_REG(0x01, 0x001)
#define WCD9320_BIAS_PRECHRG_CTL WCD9320_REG(0x01, 0x002)
#define WCD9320_BIAS_CURR_CTL_1 WCD9320_REG(0x01, 0x003)
#define WCD9320_BIAS_CURR_CTL_2 WCD9320_REG(0x01, 0x004)
#define WCD9320_BIAS_OSC_BG_CTL WCD9320_REG(0x01, 0x005)
#define WCD9320_CLK_BUFF_EN1 WCD9320_REG(0x01, 0x008)
#define WCD9320_CLK_BUFF_EN2 WCD9320_REG(0x01, 0x009)
#define WCD9320_LDO_H_MODE_1 WCD9320_REG(0x01, 0x010)
#define WCD9320_LDO_H_MODE_2 WCD9320_REG(0x01, 0x011)
#define WCD9320_LDO_H_LOOP_CTL WCD9320_REG(0x01, 0x012)
#define WCD9320_LDO_H_COMP_1 WCD9320_REG(0x01, 0x013)
#define WCD9320_LDO_H_COMP_2 WCD9320_REG(0x01, 0x014)
#define WCD9320_LDO_H_BIAS_1 WCD9320_REG(0x01, 0x015)
#define WCD9320_LDO_H_BIAS_2 WCD9320_REG(0x01, 0x016)
#define WCD9320_LDO_H_BIAS_3 WCD9320_REG(0x01, 0x017)
#define WCD9320_VBAT_CLK WCD9320_REG(0x01, 0x018)
#define WCD9320_VBAT_LOOP WCD9320_REG(0x01, 0x019)
#define WCD9320_VBAT_REF WCD9320_REG(0x01, 0x01A)
#define WCD9320_VBAT_ADC_TEST WCD9320_REG(0x01, 0x01B)
#define WCD9320_VBAT_FE WCD9320_REG(0x01, 0x01C)
#define WCD9320_VBAT_BIAS_1 WCD9320_REG(0x01, 0x01D)
#define WCD9320_VBAT_BIAS_2 WCD9320_REG(0x01, 0x01E)
#define WCD9320_VBAT_ADC_DATA_MSB WCD9320_REG(0x01, 0x01F)
#define WCD9320_VBAT_ADC_DATA_LSB WCD9320_REG(0x01, 0x020)
#define WCD9320_MICB_CFILT_1_CTL WCD9320_REG(0x01, 0x028)
#define WCD9320_MICB_CFILT_1_VAL WCD9320_REG(0x01, 0x029)
#define WCD9320_MICB_CFILT_1_PRECHRG WCD9320_REG(0x01, 0x02A)
#define WCD9320_MICB_1_CTL WCD9320_REG(0x01, 0x02B)
#define WCD9320_MICB_1_INT_RBIAS WCD9320_REG(0x01, 0x02C)
#define WCD9320_MICB_1_MBHC WCD9320_REG(0x01, 0x02D)
#define WCD9320_MICB_CFILT_2_CTL WCD9320_REG(0x01, 0x02E)
#define WCD9320_MICB_CFILT_2_VAL WCD9320_REG(0x01, 0x02F)
#define WCD9320_MICB_CFILT_2_PRECHRG WCD9320_REG(0x01, 0x030)
#define WCD9320_MICB_2_CTL WCD9320_REG(0x01, 0x031)
#define WCD9320_MICB_2_INT_RBIAS WCD9320_REG(0x01, 0x032)
#define WCD9320_MICB_2_MBHC WCD9320_REG(0x01, 0x033)
#define WCD9320_MICB_CFILT_3_CTL WCD9320_REG(0x01, 0x034)
#define WCD9320_MICB_CFILT_3_VAL WCD9320_REG(0x01, 0x035)
#define WCD9320_MICB_CFILT_3_PRECHRG WCD9320_REG(0x01, 0x036)
#define WCD9320_MICB_3_CTL WCD9320_REG(0x01, 0x037)
#define WCD9320_MICB_3_INT_RBIAS WCD9320_REG(0x01, 0x038)
#define WCD9320_MICB_3_MBHC WCD9320_REG(0x01, 0x039)
#define WCD9320_MICB_4_CTL WCD9320_REG(0x01, 0x03D)
#define WCD9320_MICB_4_INT_RBIAS WCD9320_REG(0x01, 0x03E)
#define WCD9320_MICB_4_MBHC WCD9320_REG(0x01, 0x03F)
#define WCD9320_MBHC_INSERT_DETECT WCD9320_REG(0x01, 0x04A)
#define WCD9320_MBHC_INSERT_DET_STATUS WCD9320_REG(0x01, 0x04B)
#define WCD9320_TX_COM_BIAS WCD9320_REG(0x01, 0x04C)
#define WCD9320_MBHC_SCALING_MUX_1 WCD9320_REG(0x01, 0x04E)
#define WCD9320_MBHC_SCALING_MUX_2 WCD9320_REG(0x01, 0x04F)
#define WCD9320_MAD_ANA_CTRL WCD9320_REG(0x01, 0x050)
#define WCD9320_TX_SUP_SWITCH_CTRL_1 WCD9320_REG(0x01, 0x051)
#define WCD9320_TX_SUP_SWITCH_CTRL_2 WCD9320_REG(0x01, 0x052)
#define WCD9320_TX_1_2_EN WCD9320_REG(0x01, 0x053)
#define WCD9320_TX_1_2_TEST_EN WCD9320_REG(0x01, 0x054)
#define WCD9320_TX_1_2_ADC_CH1 WCD9320_REG(0x01, 0x055)
#define WCD9320_TX_1_2_ADC_CH2 WCD9320_REG(0x01, 0x056)
#define WCD9320_TX_1_2_ATEST_REFCTRL WCD9320_REG(0x01, 0x057)
#define WCD9320_TX_1_2_TEST_CTL WCD9320_REG(0x01, 0x058)
#define WCD9320_TX_1_2_TEST_BLOCK_EN WCD9320_REG(0x01, 0x059)
#define WCD9320_TX_1_2_TXFE_CLKDIV WCD9320_REG(0x01, 0x05A)
#define WCD9320_TX_1_2_SAR_ERR_CH1 WCD9320_REG(0x01, 0x05B)
#define WCD9320_TX_1_2_SAR_ERR_CH2 WCD9320_REG(0x01, 0x05C)
#define WCD9320_TX_3_4_EN WCD9320_REG(0x01, 0x05D)
#define WCD9320_TX_3_4_TEST_EN WCD9320_REG(0x01, 0x05E)
#define WCD9320_TX_3_4_ADC_CH3 WCD9320_REG(0x01, 0x05F)
#define WCD9320_TX_3_4_ADC_CH4 WCD9320_REG(0x01, 0x060)
#define WCD9320_TX_3_4_ATEST_REFCTRL WCD9320_REG(0x01, 0x061)
#define WCD9320_TX_3_4_TEST_CTL WCD9320_REG(0x01, 0x062)
#define WCD9320_TX_3_4_TEST_BLOCK_EN WCD9320_REG(0x01, 0x063)
#define WCD9320_TX_3_4_TXFE_CKDIV WCD9320_REG(0x01, 0x064)
#define WCD9320_TX_3_4_SAR_ERR_CH3 WCD9320_REG(0x01, 0x065)
#define WCD9320_TX_3_4_SAR_ERR_CH4 WCD9320_REG(0x01, 0x066)
#define WCD9320_TX_5_6_EN WCD9320_REG(0x01, 0x067)
#define WCD9320_TX_5_6_TEST_EN WCD9320_REG(0x01, 0x068)
#define WCD9320_TX_5_6_ADC_CH5 WCD9320_REG(0x01, 0x069)
#define WCD9320_TX_5_6_ADC_CH6 WCD9320_REG(0x01, 0x06A)
#define WCD9320_TX_5_6_ATEST_REFCTRL WCD9320_REG(0x01, 0x06B)
#define WCD9320_TX_5_6_TEST_CTL WCD9320_REG(0x01, 0x06C)
#define WCD9320_TX_5_6_TEST_BLOCK_EN WCD9320_REG(0x01, 0x06D)
#define WCD9320_TX_5_6_TXFE_CKDIV WCD9320_REG(0x01, 0x06E)
#define WCD9320_TX_5_6_SAR_ERR_CH5 WCD9320_REG(0x01, 0x06F)
#define WCD9320_TX_5_6_SAR_ERR_CH6 WCD9320_REG(0x01, 0x070)
#define WCD9320_TX_7_MBHC_EN WCD9320_REG(0x01, 0x071)
#define WCD9320_TX_7_MBHC_ATEST_REFCTRL WCD9320_REG(0x01, 0x072)
#define WCD9320_TX_7_MBHC_ADC WCD9320_REG(0x01, 0x073)
#define WCD9320_TX_7_MBHC_TEST_CTL WCD9320_REG(0x01, 0x074)
#define WCD9320_TX_7_MBHC_SAR_ERR WCD9320_REG(0x01, 0x075)
#define WCD9320_TX_7_TXFE_CLKDIV WCD9320_REG(0x01, 0x076)
#define WCD9320_BUCK_MODE_1 WCD9320_REG(0x01, 0x081)
#define WCD9320_BUCK_MODE_2 WCD9320_REG(0x01, 0x082)
#define WCD9320_BUCK_MODE_3 WCD9320_REG(0x01, 0x083)
#define WCD9320_BUCK_MODE_4 WCD9320_REG(0x01, 0x084)
#define WCD9320_BUCK_MODE_5 WCD9320_REG(0x01, 0x085)
#define WCD9320_BUCK_CTRL_VCL_1 WCD9320_REG(0x01, 0x086)
#define WCD9320_BUCK_CTRL_VCL_2 WCD9320_REG(0x01, 0x087)
#define WCD9320_BUCK_CTRL_VCL_3 WCD9320_REG(0x01, 0x088)
#define WCD9320_BUCK_CTRL_CCL_1 WCD9320_REG(0x01, 0x089)
#define WCD9320_BUCK_CTRL_CCL_2 WCD9320_REG(0x01, 0x08A)
#define WCD9320_BUCK_CTRL_CCL_3 WCD9320_REG(0x01, 0x08B)
#define WCD9320_BUCK_CTRL_CCL_4 WCD9320_REG(0x01, 0x08C)
#define WCD9320_BUCK_CTRL_PWM_DRVR_1 WCD9320_REG(0x01, 0x08D)
#define WCD9320_BUCK_CTRL_PWM_DRVR_2 WCD9320_REG(0x01, 0x08E)
#define WCD9320_BUCK_CTRL_PWM_DRVR_3 WCD9320_REG(0x01, 0x08F)
#define WCD9320_BUCK_TMUX_A_D WCD9320_REG(0x01, 0x090)
#define WCD9320_NCP_BUCKREF WCD9320_REG(0x01, 0x091)
#define WCD9320_NCP_EN WCD9320_REG(0x01, 0x092)
#define WCD9320_NCP_CLK WCD9320_REG(0x01, 0x093)
#define WCD9320_NCP_STATIC WCD9320_REG(0x01, 0x094)
#define WCD9320_NCP_VTH_LOW WCD9320_REG(0x01, 0x095)
#define WCD9320_NCP_VTH_HIGH WCD9320_REG(0x01, 0x096)
#define WCD9320_NCP_ATEST WCD9320_REG(0x01, 0x097)
#define WCD9320_NCP_DTEST WCD9320_REG(0x01, 0x098)
#define WCD9320_NCP_DLY1 WCD9320_REG(0x01, 0x099)
#define WCD9320_NCP_DLY2 WCD9320_REG(0x01, 0x09A)
#define WCD9320_RX_AUX_SW_CTL WCD9320_REG(0x01, 0x09B)
#define WCD9320_RX_PA_AUX_IN_CONN WCD9320_REG(0x01, 0x09C)
#define WCD9320_RX_COM_TIMER_DIV WCD9320_REG(0x01, 0x09E)
#define WCD9320_RX_COM_OCP_CTL WCD9320_REG(0x01, 0x09F)
#define WCD9320_RX_COM_OCP_COUNT WCD9320_REG(0x01, 0x0A0)
#define WCD9320_RX_COM_DAC_CTL WCD9320_REG(0x01, 0x0A1)
#define WCD9320_RX_COM_BIAS WCD9320_REG(0x01, 0x0A2)
#define WCD9320_RX_HPH_AUTO_CHOP WCD9320_REG(0x01, 0x0A4)
#define WCD9320_RX_HPH_CHOP_CTL WCD9320_REG(0x01, 0x0A5)
#define WCD9320_RX_HPH_BIAS_PA WCD9320_REG(0x01, 0x0A6)
#define WCD9320_RX_HPH_BIAS_LDO WCD9320_REG(0x01, 0x0A7)
#define WCD9320_RX_HPH_BIAS_CNP WCD9320_REG(0x01, 0x0A8)
#define WCD9320_RX_HPH_BIAS_WG_OCP WCD9320_REG(0x01, 0x0A9)
#define WCD9320_RX_HPH_OCP_CTL WCD9320_REG(0x01, 0x0AA)
#define WCD9320_RX_HPH_CNP_EN WCD9320_REG(0x01, 0x0AB)
#define WCD9320_RX_HPH_CNP_WG_CTL WCD9320_REG(0x01, 0x0AC)
#define WCD9320_RX_HPH_CNP_WG_TIME WCD9320_REG(0x01, 0x0AD)
#define WCD9320_RX_HPH_L_GAIN WCD9320_REG(0x01, 0x0AE)
#define WCD9320_RX_HPH_L_TEST WCD9320_REG(0x01, 0x0AF)
#define WCD9320_RX_HPH_L_PA_CTL WCD9320_REG(0x01, 0x0B0)
#define WCD9320_RX_HPH_L_DAC_CTL WCD9320_REG(0x01, 0x0B1)
#define WCD9320_RX_HPH_L_ATEST WCD9320_REG(0x01, 0x0B2)
#define WCD9320_RX_HPH_L_STATUS WCD9320_REG(0x01, 0x0B3)
#define WCD9320_RX_HPH_R_GAIN WCD9320_REG(0x01, 0x0B4)
#define WCD9320_RX_HPH_R_TEST WCD9320_REG(0x01, 0x0B5)
#define WCD9320_RX_HPH_R_PA_CTL WCD9320_REG(0x01, 0x0B6)
#define WCD9320_RX_HPH_R_DAC_CTL WCD9320_REG(0x01, 0x0B7)
#define WCD9320_RX_HPH_R_ATEST WCD9320_REG(0x01, 0x0B8)
#define WCD9320_RX_HPH_R_STATUS WCD9320_REG(0x01, 0x0B9)
#define WCD9320_RX_EAR_BIAS_PA WCD9320_REG(0x01, 0x0BA)
#define WCD9320_RX_EAR_BIAS_CMBUFF WCD9320_REG(0x01, 0x0BB)
#define WCD9320_RX_EAR_EN WCD9320_REG(0x01, 0x0BC)
#define WCD9320_RX_EAR_GAIN WCD9320_REG(0x01, 0x0BD)
#define WCD9320_RX_EAR_CMBUFF WCD9320_REG(0x01, 0x0BE)
#define WCD9320_RX_EAR_ICTL WCD9320_REG(0x01, 0x0BF)
#define WCD9320_RX_EAR_CCOMP WCD9320_REG(0x01, 0x0C0)
#define WCD9320_RX_EAR_VCM WCD9320_REG(0x01, 0x0C1)
#define WCD9320_RX_EAR_CNP WCD9320_REG(0x01, 0x0C2)
#define WCD9320_RX_EAR_DAC_CTL_ATEST WCD9320_REG(0x01, 0x0C3)
#define WCD9320_RX_EAR_STATUS WCD9320_REG(0x01, 0x0C5)
#define WCD9320_RX_LINE_BIAS_PA WCD9320_REG(0x01, 0x0C6)
#define WCD9320_RX_BUCK_BIAS1 WCD9320_REG(0x01, 0x0C7)
#define WCD9320_RX_BUCK_BIAS2 WCD9320_REG(0x01, 0x0C8)
#define WCD9320_RX_LINE_COM WCD9320_REG(0x01, 0x0C9)
#define WCD9320_RX_LINE_CNP_EN WCD9320_REG(0x01, 0x0CA)
#define WCD9320_RX_LINE_CNP_WG_CTL WCD9320_REG(0x01, 0x0CB)
#define WCD9320_RX_LINE_CNP_WG_TIME WCD9320_REG(0x01, 0x0CC)
#define WCD9320_RX_LINE_1_GAIN WCD9320_REG(0x01, 0x0CD)
#define WCD9320_RX_LINE_1_TEST WCD9320_REG(0x01, 0x0CE)
#define WCD9320_RX_LINE_1_DAC_CTL WCD9320_REG(0x01, 0x0CF)
#define WCD9320_RX_LINE_1_STATUS WCD9320_REG(0x01, 0x0D0)
#define WCD9320_RX_LINE_2_GAIN WCD9320_REG(0x01, 0x0D1)
#define WCD9320_RX_LINE_2_TEST WCD9320_REG(0x01, 0x0D2)
#define WCD9320_RX_LINE_2_DAC_CTL WCD9320_REG(0x01, 0x0D3)
#define WCD9320_RX_LINE_2_STATUS WCD9320_REG(0x01, 0x0D4)
#define WCD9320_RX_LINE_3_GAIN WCD9320_REG(0x01, 0x0D5)
#define WCD9320_RX_LINE_3_TEST WCD9320_REG(0x01, 0x0D6)
#define WCD9320_RX_LINE_3_DAC_CTL WCD9320_REG(0x01, 0x0D7)
#define WCD9320_RX_LINE_3_STATUS WCD9320_REG(0x01, 0x0D8)
#define WCD9320_RX_LINE_4_GAIN WCD9320_REG(0x01, 0x0D9)
#define WCD9320_RX_LINE_4_TEST WCD9320_REG(0x01, 0x0DA)
#define WCD9320_RX_LINE_4_DAC_CTL WCD9320_REG(0x01, 0x0DB)
#define WCD9320_RX_LINE_4_STATUS WCD9320_REG(0x01, 0x0DC)
#define WCD9320_RX_LINE_CNP_DBG WCD9320_REG(0x01, 0x0DD)
#define WCD9320_SPKR_DRV_EN WCD9320_REG(0x01, 0x0DF)
#define WCD9320_SPKR_DRV_GAIN WCD9320_REG(0x01, 0x0E0)
#define WCD9320_SPKR_DRV_DAC_CTL WCD9320_REG(0x01, 0x0E1)
#define WCD9320_SPKR_DRV_OCP_CTL WCD9320_REG(0x01, 0x0E2)
#define WCD9320_SPKR_DRV_CLIP_DET WCD9320_REG(0x01, 0x0E3)
#define WCD9320_SPKR_DRV_IEC WCD9320_REG(0x01, 0x0E4)
#define WCD9320_SPKR_DRV_DBG_DAC WCD9320_REG(0x01, 0x0E5)
#define WCD9320_SPKR_DRV_DBG_PA WCD9320_REG(0x01, 0x0E6)
#define WCD9320_SPKR_DRV_DBG_PWRSTG WCD9320_REG(0x01, 0x0E7)
#define WCD9320_SPKR_DRV_BIAS_LDO WCD9320_REG(0x01, 0x0E8)
#define WCD9320_SPKR_DRV_BIAS_INT WCD9320_REG(0x01, 0x0E9)
#define WCD9320_SPKR_DRV_BIAS_PA WCD9320_REG(0x01, 0x0EA)
#define WCD9320_SPKR_DRV_STATUS_OCP WCD9320_REG(0x01, 0x0EB)
#define WCD9320_SPKR_DRV_STATUS_PA WCD9320_REG(0x01, 0x0EC)
#define WCD9320_SPKR_PROT_EN WCD9320_REG(0x01, 0x0ED)
#define WCD9320_SPKR_PROT_ADC_EN WCD9320_REG(0x01, 0x0EE)
#define WCD9320_SPKR_PROT_ISENSE_BIAS WCD9320_REG(0x01, 0x0EF)
#define WCD9320_SPKR_PROT_VSENSE_BIAS WCD9320_REG(0x01, 0x0F0)
#define WCD9320_SPKR_PROT_ADC_ATEST_REFCTRL WCD9320_REG(0x01, 0x0F1)
#define WCD9320_SPKR_PROT_ADC_TEST_CTL WCD9320_REG(0x01, 0x0F2)
#define WCD9320_SPKR_PROT_TEST_BLOCK_EN WCD9320_REG(0x01, 0x0F3)
#define WCD9320_SPKR_PROT_ATEST WCD9320_REG(0x01, 0x0F4)
#define WCD9320_SPKR_PROT_V_SAR_ERR WCD9320_REG(0x01, 0x0F5)
#define WCD9320_SPKR_PROT_I_SAR_ERR WCD9320_REG(0x01, 0x0F6)
#define WCD9320_SPKR_PROT_LDO_CTRL WCD9320_REG(0x01, 0x0F7)
#define WCD9320_SPKR_PROT_ISENSE_CTRL WCD9320_REG(0x01, 0x0F8)
#define WCD9320_SPKR_PROT_VSENSE_CTRL WCD9320_REG(0x01, 0x0F9)
#define WCD9320_RC_OSC_FREQ WCD9320_REG(0x01, 0x0FA)
#define WCD9320_RC_OSC_TEST WCD9320_REG(0x01, 0x0FB)
#define WCD9320_RC_OSC_STATUS WCD9320_REG(0x01, 0x0FC)
#define WCD9320_RC_OSC_TUNER WCD9320_REG(0x01, 0x0FD)
#define WCD9320_MBHC_HPH WCD9320_REG(0x01, 0x0FE)

/* Page-2 Registers */
#define WCD9320_CDC_ANC1_B1_CTL WCD9320_REG(0x02, 0x000)
#define WCD9320_CDC_ANC2_B1_CTL WCD9320_REG(0x02, 0x080)
#define WCD9320_CDC_ANC1_SHIFT WCD9320_REG(0x02, 0x001)
#define WCD9320_CDC_ANC2_SHIFT WCD9320_REG(0x02, 0x081)
#define WCD9320_CDC_ANC1_IIR_B1_CTL WCD9320_REG(0x02, 0x002)
#define WCD9320_CDC_ANC2_IIR_B1_CTL WCD9320_REG(0x02, 0x082)
#define WCD9320_CDC_ANC1_IIR_B2_CTL WCD9320_REG(0x02, 0x003)
#define WCD9320_CDC_ANC2_IIR_B2_CTL WCD9320_REG(0x02, 0x083)
#define WCD9320_CDC_ANC1_IIR_B3_CTL WCD9320_REG(0x02, 0x004)
#define WCD9320_CDC_ANC2_IIR_B3_CTL WCD9320_REG(0x02, 0x084)
#define WCD9320_CDC_ANC1_LPF_B1_CTL WCD9320_REG(0x02, 0x006)
#define WCD9320_CDC_ANC2_LPF_B1_CTL WCD9320_REG(0x02, 0x086)
#define WCD9320_CDC_ANC1_LPF_B2_CTL WCD9320_REG(0x02, 0x007)
#define WCD9320_CDC_ANC2_LPF_B2_CTL WCD9320_REG(0x02, 0x087)
#define WCD9320_CDC_ANC1_SPARE WCD9320_REG(0x02, 0x009)
#define WCD9320_CDC_ANC2_SPARE WCD9320_REG(0x02, 0x089)
#define WCD9320_CDC_ANC1_SMLPF_CTL WCD9320_REG(0x02, 0x00A)
#define WCD9320_CDC_ANC2_SMLPF_CTL WCD9320_REG(0x02, 0x08A)
#define WCD9320_CDC_ANC1_DCFLT_CTL WCD9320_REG(0x02, 0x00B)
#define WCD9320_CDC_ANC2_DCFLT_CTL WCD9320_REG(0x02, 0x08B)
#define WCD9320_CDC_ANC1_GAIN_CTL WCD9320_REG(0x02, 0x00C)
#define WCD9320_CDC_ANC2_GAIN_CTL WCD9320_REG(0x02, 0x08C)
#define WCD9320_CDC_ANC1_B2_CTL WCD9320_REG(0x02, 0x00D)
#define WCD9320_CDC_ANC2_B2_CTL WCD9320_REG(0x02, 0x08D)
#define WCD9320_CDC_TX1_VOL_CTL_TIMER WCD9320_REG(0x02, 0x020)
#define WCD9320_CDC_TX2_VOL_CTL_TIMER WCD9320_REG(0x02, 0x028)
#define WCD9320_CDC_TX3_VOL_CTL_TIMER WCD9320_REG(0x02, 0x030)
#define WCD9320_CDC_TX4_VOL_CTL_TIMER WCD9320_REG(0x02, 0x038)
#define WCD9320_CDC_TX5_VOL_CTL_TIMER WCD9320_REG(0x02, 0x040)
#define WCD9320_CDC_TX6_VOL_CTL_TIMER WCD9320_REG(0x02, 0x048)
#define WCD9320_CDC_TX7_VOL_CTL_TIMER WCD9320_REG(0x02, 0x050)
#define WCD9320_CDC_TX8_VOL_CTL_TIMER WCD9320_REG(0x02, 0x058)
#define WCD9320_CDC_TX9_VOL_CTL_TIMER WCD9320_REG(0x02, 0x060)
#define WCD9320_CDC_TX10_VOL_CTL_TIMER WCD9320_REG(0x02, 0x068)
#define WCD9320_CDC_TX1_VOL_CTL_GAIN WCD9320_REG(0x02, 0x021)
#define WCD9320_CDC_TX2_VOL_CTL_GAIN WCD9320_REG(0x02, 0x029)
#define WCD9320_CDC_TX3_VOL_CTL_GAIN WCD9320_REG(0x02, 0x031)
#define WCD9320_CDC_TX4_VOL_CTL_GAIN WCD9320_REG(0x02, 0x039)
#define WCD9320_CDC_TX5_VOL_CTL_GAIN WCD9320_REG(0x02, 0x041)
#define WCD9320_CDC_TX6_VOL_CTL_GAIN WCD9320_REG(0x02, 0x049)
#define WCD9320_CDC_TX7_VOL_CTL_GAIN WCD9320_REG(0x02, 0x051)
#define WCD9320_CDC_TX8_VOL_CTL_GAIN WCD9320_REG(0x02, 0x059)
#define WCD9320_CDC_TX9_VOL_CTL_GAIN WCD9320_REG(0x02, 0x061)
#define WCD9320_CDC_TX10_VOL_CTL_GAIN WCD9320_REG(0x02, 0x069)
#define WCD9320_CDC_TX1_VOL_CTL_CFG WCD9320_REG(0x02, 0x022)
#define WCD9320_CDC_TX2_VOL_CTL_CFG WCD9320_REG(0x02, 0x02A)
#define WCD9320_CDC_TX3_VOL_CTL_CFG WCD9320_REG(0x02, 0x032)
#define WCD9320_CDC_TX4_VOL_CTL_CFG WCD9320_REG(0x02, 0x03A)
#define WCD9320_CDC_TX5_VOL_CTL_CFG WCD9320_REG(0x02, 0x042)
#define WCD9320_CDC_TX6_VOL_CTL_CFG WCD9320_REG(0x02, 0x04A)
#define WCD9320_CDC_TX7_VOL_CTL_CFG WCD9320_REG(0x02, 0x052)
#define WCD9320_CDC_TX8_VOL_CTL_CFG WCD9320_REG(0x02, 0x05A)
#define WCD9320_CDC_TX9_VOL_CTL_CFG WCD9320_REG(0x02, 0x062)
#define WCD9320_CDC_TX10_VOL_CTL_CFG WCD9320_REG(0x02, 0x06A)
#define WCD9320_CDC_TX1_MUX_CTL WCD9320_REG(0x02, 0x023)
#define WCD9320_CDC_TX2_MUX_CTL WCD9320_REG(0x02, 0x02B)
#define WCD9320_CDC_TX3_MUX_CTL WCD9320_REG(0x02, 0x033)
#define WCD9320_CDC_TX4_MUX_CTL WCD9320_REG(0x02, 0x03B)
#define WCD9320_CDC_TX5_MUX_CTL WCD9320_REG(0x02, 0x043)
#define WCD9320_CDC_TX6_MUX_CTL WCD9320_REG(0x02, 0x04B)
#define WCD9320_CDC_TX7_MUX_CTL WCD9320_REG(0x02, 0x053)
#define WCD9320_CDC_TX8_MUX_CTL WCD9320_REG(0x02, 0x05B)
#define WCD9320_CDC_TX9_MUX_CTL WCD9320_REG(0x02, 0x063)
#define WCD9320_CDC_TX10_MUX_CTL WCD9320_REG(0x02, 0x06B)
#define WCD9320_CDC_TX1_CLK_FS_CTL WCD9320_REG(0x02, 0x024)
#define WCD9320_CDC_TX2_CLK_FS_CTL WCD9320_REG(0x02, 0x02C)
#define WCD9320_CDC_TX3_CLK_FS_CTL WCD9320_REG(0x02, 0x034)
#define WCD9320_CDC_TX4_CLK_FS_CTL WCD9320_REG(0x02, 0x03C)
#define WCD9320_CDC_TX5_CLK_FS_CTL WCD9320_REG(0x02, 0x044)
#define WCD9320_CDC_TX6_CLK_FS_CTL WCD9320_REG(0x02, 0x04C)
#define WCD9320_CDC_TX7_CLK_FS_CTL WCD9320_REG(0x02, 0x054)
#define WCD9320_CDC_TX8_CLK_FS_CTL WCD9320_REG(0x02, 0x05C)
#define WCD9320_CDC_TX9_CLK_FS_CTL WCD9320_REG(0x02, 0x064)
#define WCD9320_CDC_TX10_CLK_FS_CTL WCD9320_REG(0x02, 0x06C)
#define WCD9320_CDC_TX1_DMIC_CTL WCD9320_REG(0x02, 0x025)
#define WCD9320_CDC_TX2_DMIC_CTL WCD9320_REG(0x02, 0x02D)
#define WCD9320_CDC_TX3_DMIC_CTL WCD9320_REG(0x02, 0x035)
#define WCD9320_CDC_TX4_DMIC_CTL WCD9320_REG(0x02, 0x03D)
#define WCD9320_CDC_TX5_DMIC_CTL WCD9320_REG(0x02, 0x045)
#define WCD9320_CDC_TX6_DMIC_CTL WCD9320_REG(0x02, 0x04D)
#define WCD9320_CDC_TX7_DMIC_CTL WCD9320_REG(0x02, 0x055)
#define WCD9320_CDC_TX8_DMIC_CTL WCD9320_REG(0x02, 0x05D)
#define WCD9320_CDC_TX9_DMIC_CTL WCD9320_REG(0x02, 0x065)
#define WCD9320_CDC_TX10_DMIC_CTL WCD9320_REG(0x02, 0x06D)
#define WCD9320_CDC_DEBUG_B1_CTL WCD9320_REG(0x02, 0x078)
#define WCD9320_CDC_DEBUG_B2_CTL WCD9320_REG(0x02, 0x079)
#define WCD9320_CDC_DEBUG_B3_CTL WCD9320_REG(0x02, 0x07A)
#define WCD9320_CDC_DEBUG_B4_CTL WCD9320_REG(0x02, 0x07B)
#define WCD9320_CDC_DEBUG_B5_CTL WCD9320_REG(0x02, 0x07C)
#define WCD9320_CDC_DEBUG_B6_CTL WCD9320_REG(0x02, 0x07D)
#define WCD9320_CDC_DEBUG_B7_CTL WCD9320_REG(0x02, 0x07E)
#define WCD9320_CDC_SRC1_PDA_CFG WCD9320_REG(0x02, 0x0A0)
#define WCD9320_CDC_SRC2_PDA_CFG WCD9320_REG(0x02, 0x0A8)
#define WCD9320_CDC_SRC1_FS_CTL WCD9320_REG(0x02, 0x0A1)
#define WCD9320_CDC_SRC2_FS_CTL WCD9320_REG(0x02, 0x0A9)
#define WCD9320_CDC_RX1_B1_CTL WCD9320_REG(0x02, 0x0B0)
#define WCD9320_CDC_RX2_B1_CTL WCD9320_REG(0x02, 0x0B8)
#define WCD9320_CDC_RX3_B1_CTL WCD9320_REG(0x02, 0x0C0)
#define WCD9320_CDC_RX4_B1_CTL WCD9320_REG(0x02, 0x0C8)
#define WCD9320_CDC_RX5_B1_CTL WCD9320_REG(0x02, 0x0D0)
#define WCD9320_CDC_RX6_B1_CTL WCD9320_REG(0x02, 0x0D8)
#define WCD9320_CDC_RX7_B1_CTL WCD9320_REG(0x02, 0x0E0)
#define WCD9320_CDC_RX1_B2_CTL WCD9320_REG(0x02, 0x0B1)
#define WCD9320_CDC_RX2_B2_CTL WCD9320_REG(0x02, 0x0B9)
#define WCD9320_CDC_RX3_B2_CTL WCD9320_REG(0x02, 0x0C1)
#define WCD9320_CDC_RX4_B2_CTL WCD9320_REG(0x02, 0x0C9)
#define WCD9320_CDC_RX5_B2_CTL WCD9320_REG(0x02, 0x0D1)
#define WCD9320_CDC_RX6_B2_CTL WCD9320_REG(0x02, 0x0D9)
#define WCD9320_CDC_RX7_B2_CTL WCD9320_REG(0x02, 0x0E1)
#define WCD9320_CDC_RX1_B3_CTL WCD9320_REG(0x02, 0x0B2)
#define WCD9320_CDC_RX2_B3_CTL WCD9320_REG(0x02, 0x0BA)
#define WCD9320_CDC_RX3_B3_CTL WCD9320_REG(0x02, 0x0C2)
#define WCD9320_CDC_RX4_B3_CTL WCD9320_REG(0x02, 0x0CA)
#define WCD9320_CDC_RX5_B3_CTL WCD9320_REG(0x02, 0x0D2)
#define WCD9320_CDC_RX6_B3_CTL WCD9320_REG(0x02, 0x0DA)
#define WCD9320_CDC_RX7_B3_CTL WCD9320_REG(0x02, 0x0E2)
#define WCD9320_CDC_RX1_B4_CTL WCD9320_REG(0x02, 0x0B3)
#define WCD9320_CDC_RX2_B4_CTL WCD9320_REG(0x02, 0x0BB)
#define WCD9320_CDC_RX3_B4_CTL WCD9320_REG(0x02, 0x0C3)
#define WCD9320_CDC_RX4_B4_CTL WCD9320_REG(0x02, 0x0CB)
#define WCD9320_CDC_RX5_B4_CTL WCD9320_REG(0x02, 0x0D3)
#define WCD9320_CDC_RX6_B4_CTL WCD9320_REG(0x02, 0x0DB)
#define WCD9320_CDC_RX7_B4_CTL WCD9320_REG(0x02, 0x0E3)
#define WCD9320_CDC_RX1_B5_CTL WCD9320_REG(0x02, 0x0B4)
#define WCD9320_CDC_RX2_B5_CTL WCD9320_REG(0x02, 0x0BC)
#define WCD9320_CDC_RX3_B5_CTL WCD9320_REG(0x02, 0x0C4)
#define WCD9320_CDC_RX4_B5_CTL WCD9320_REG(0x02, 0x0CC)
#define WCD9320_CDC_RX5_B5_CTL WCD9320_REG(0x02, 0x0D4)
#define WCD9320_CDC_RX6_B5_CTL WCD9320_REG(0x02, 0x0DC)
#define WCD9320_CDC_RX7_B5_CTL WCD9320_REG(0x02, 0x0E4)
#define WCD9320_CDC_RX1_B6_CTL WCD9320_REG(0x02, 0x0B5)
#define WCD9320_CDC_RX2_B6_CTL WCD9320_REG(0x02, 0x0BD)
#define WCD9320_CDC_RX3_B6_CTL WCD9320_REG(0x02, 0x0C5)
#define WCD9320_CDC_RX4_B6_CTL WCD9320_REG(0x02, 0x0CD)
#define WCD9320_CDC_RX5_B6_CTL WCD9320_REG(0x02, 0x0D5)
#define WCD9320_CDC_RX6_B6_CTL WCD9320_REG(0x02, 0x0DD)
#define WCD9320_CDC_RX7_B6_CTL WCD9320_REG(0x02, 0x0E5)
#define WCD9320_CDC_RX1_VOL_CTL_B1_CTL WCD9320_REG(0x02, 0x0B6)
#define WCD9320_CDC_RX2_VOL_CTL_B1_CTL WCD9320_REG(0x02, 0x0BE)
#define WCD9320_CDC_RX3_VOL_CTL_B1_CTL WCD9320_REG(0x02, 0x0C6)
#define WCD9320_CDC_RX4_VOL_CTL_B1_CTL WCD9320_REG(0x02, 0x0CE)
#define WCD9320_CDC_RX5_VOL_CTL_B1_CTL WCD9320_REG(0x02, 0x0D6)
#define WCD9320_CDC_RX6_VOL_CTL_B1_CTL WCD9320_REG(0x02, 0x0DE)
#define WCD9320_CDC_RX7_VOL_CTL_B1_CTL WCD9320_REG(0x02, 0x0E6)
#define WCD9320_CDC_RX1_VOL_CTL_B2_CTL WCD9320_REG(0x02, 0x0B7)
#define WCD9320_CDC_RX2_VOL_CTL_B2_CTL WCD9320_REG(0x02, 0x0BF)
#define WCD9320_CDC_RX3_VOL_CTL_B2_CTL WCD9320_REG(0x02, 0x0C7)
#define WCD9320_CDC_RX4_VOL_CTL_B2_CTL WCD9320_REG(0x02, 0x0CF)
#define WCD9320_CDC_RX5_VOL_CTL_B2_CTL WCD9320_REG(0x02, 0x0D7)
#define WCD9320_CDC_RX6_VOL_CTL_B2_CTL WCD9320_REG(0x02, 0x0DF)
#define WCD9320_CDC_RX7_VOL_CTL_B2_CTL WCD9320_REG(0x02, 0x0E7)
#define WCD9320_CDC_VBAT_CFG WCD9320_REG(0x02, 0x0E8)
#define WCD9320_CDC_VBAT_ADC_CAL1 WCD9320_REG(0x02, 0x0E9)
#define WCD9320_CDC_VBAT_ADC_CAL2 WCD9320_REG(0x02, 0x0EA)
#define WCD9320_CDC_VBAT_ADC_CAL3 WCD9320_REG(0x02, 0x0EB)
#define WCD9320_CDC_VBAT_PK_EST1 WCD9320_REG(0x02, 0x0EC)
#define WCD9320_CDC_VBAT_PK_EST2 WCD9320_REG(0x02, 0x0ED)
#define WCD9320_CDC_VBAT_PK_EST3 WCD9320_REG(0x02, 0x0EE)
#define WCD9320_CDC_VBAT_RF_PROC1 WCD9320_REG(0x02, 0x0EF)
#define WCD9320_CDC_VBAT_RF_PROC2 WCD9320_REG(0x02, 0x0F0)
#define WCD9320_CDC_VBAT_TAC1 WCD9320_REG(0x02, 0x0F1)
#define WCD9320_CDC_VBAT_TAC2 WCD9320_REG(0x02, 0x0F2)
#define WCD9320_CDC_VBAT_TAC3 WCD9320_REG(0x02, 0x0F3)
#define WCD9320_CDC_VBAT_TAC4 WCD9320_REG(0x02, 0x0F4)
#define WCD9320_CDC_VBAT_GAIN_UPD1 WCD9320_REG(0x02, 0x0F5)
#define WCD9320_CDC_VBAT_GAIN_UPD2 WCD9320_REG(0x02, 0x0F6)
#define WCD9320_CDC_VBAT_GAIN_UPD3 WCD9320_REG(0x02, 0x0F7)
#define WCD9320_CDC_VBAT_GAIN_UPD4 WCD9320_REG(0x02, 0x0F8)
#define WCD9320_CDC_VBAT_DEBUG1 WCD9320_REG(0x02, 0x0F9)

/* Page-3 Registers */
#define WCD9320_CDC_CLK_ANC_RESET_CTL WCD9320_REG(0x03, 0x000)
#define WCD9320_CDC_CLK_RX_RESET_CTL WCD9320_REG(0x03, 0x001)
#define WCD9320_CDC_CLK_TX_RESET_B1_CTL WCD9320_REG(0x03, 0x002)
#define WCD9320_CDC_CLK_TX_RESET_B2_CTL WCD9320_REG(0x03, 0x003)
#define WCD9320_CDC_CLK_DMIC_B1_CTL WCD9320_REG(0x03, 0x004)
#define WCD9320_CDC_CLK_DMIC_B2_CTL WCD9320_REG(0x03, 0x005)
#define WCD9320_CDC_CLK_RX_I2S_CTL WCD9320_REG(0x03, 0x006)
#define WCD9320_CDC_CLK_TX_I2S_CTL WCD9320_REG(0x03, 0x007)
#define WCD9320_CDC_CLK_OTHR_RESET_B1_CTL WCD9320_REG(0x03, 0x008)
#define WCD9320_CDC_CLK_OTHR_RESET_B2_CTL WCD9320_REG(0x03, 0x009)
#define WCD9320_CDC_CLK_TX_CLK_EN_B1_CTL WCD9320_REG(0x03, 0x00A)
#define WCD9320_CDC_CLK_TX_CLK_EN_B2_CTL WCD9320_REG(0x03, 0x00B)
#define WCD9320_CDC_CLK_OTHR_CTL WCD9320_REG(0x03, 0x00C)
#define WCD9320_CDC_CLK_RDAC_CLK_EN_CTL WCD9320_REG(0x03, 0x00D)
#define WCD9320_CDC_CLK_ANC_CLK_EN_CTL WCD9320_REG(0x03, 0x00E)
#define WCD9320_CDC_CLK_RX_B1_CTL WCD9320_REG(0x03, 0x00F)
#define WCD9320_CDC_CLK_RX_B2_CTL WCD9320_REG(0x03, 0x010)
#define WCD9320_CDC_CLK_MCLK_CTL WCD9320_REG(0x03, 0x011)
#define WCD9320_CDC_CLK_PDM_CTL WCD9320_REG(0x03, 0x012)
#define WCD9320_CDC_CLK_SD_CTL WCD9320_REG(0x03, 0x013)
#define WCD9320_CDC_CLK_POWER_CTL WCD9320_REG(0x03, 0x014)
#define WCD9320_CDC_CLSH_B1_CTL WCD9320_REG(0x03, 0x020)
#define WCD9320_CDC_CLSH_B2_CTL WCD9320_REG(0x03, 0x021)
#define WCD9320_CDC_CLSH_B3_CTL WCD9320_REG(0x03, 0x022)
#define WCD9320_CDC_CLSH_BUCK_NCP_VARS WCD9320_REG(0x03, 0x023)
#define WCD9320_CDC_CLSH_IDLE_HPH_THSD WCD9320_REG(0x03, 0x024)
#define WCD9320_CDC_CLSH_IDLE_EAR_THSD WCD9320_REG(0x03, 0x025)
#define WCD9320_CDC_CLSH_FCLKONLY_HPH_THSD WCD9320_REG(0x03, 0x026)
#define WCD9320_CDC_CLSH_FCLKONLY_EAR_THSD WCD9320_REG(0x03, 0x027)
#define WCD9320_CDC_CLSH_K_ADDR WCD9320_REG(0x03, 0x028)
#define WCD9320_CDC_CLSH_K_DATA WCD9320_REG(0x03, 0x029)
#define WCD9320_CDC_CLSH_I_PA_FACT_HPH_L WCD9320_REG(0x03, 0x02A)
#define WCD9320_CDC_CLSH_I_PA_FACT_HPH_U WCD9320_REG(0x03, 0x02B)
#define WCD9320_CDC_CLSH_I_PA_FACT_EAR_L WCD9320_REG(0x03, 0x02C)
#define WCD9320_CDC_CLSH_I_PA_FACT_EAR_U WCD9320_REG(0x03, 0x02D)
#define WCD9320_CDC_CLSH_V_PA_HD_EAR WCD9320_REG(0x03, 0x02E)
#define WCD9320_CDC_CLSH_V_PA_HD_HPH WCD9320_REG(0x03, 0x02F)
#define WCD9320_CDC_CLSH_V_PA_MIN_EAR WCD9320_REG(0x03, 0x030)
#define WCD9320_CDC_CLSH_V_PA_MIN_HPH WCD9320_REG(0x03, 0x031)
#define WCD9320_CDC_IIR1_GAIN_B1_CTL WCD9320_REG(0x03, 0x040)
#define WCD9320_CDC_IIR2_GAIN_B1_CTL WCD9320_REG(0x03, 0x050)
#define WCD9320_CDC_IIR1_GAIN_B2_CTL WCD9320_REG(0x03, 0x041)
#define WCD9320_CDC_IIR2_GAIN_B2_CTL WCD9320_REG(0x03, 0x051)
#define WCD9320_CDC_IIR1_GAIN_B3_CTL WCD9320_REG(0x03, 0x042)
#define WCD9320_CDC_IIR2_GAIN_B3_CTL WCD9320_REG(0x03, 0x052)
#define WCD9320_CDC_IIR1_GAIN_B4_CTL WCD9320_REG(0x03, 0x043)
#define WCD9320_CDC_IIR2_GAIN_B4_CTL WCD9320_REG(0x03, 0x053)
#define WCD9320_CDC_IIR1_GAIN_B5_CTL WCD9320_REG(0x03, 0x044)
#define WCD9320_CDC_IIR2_GAIN_B5_CTL WCD9320_REG(0x03, 0x054)
#define WCD9320_CDC_IIR1_GAIN_B6_CTL WCD9320_REG(0x03, 0x045)
#define WCD9320_CDC_IIR2_GAIN_B6_CTL WCD9320_REG(0x03, 0x055)
#define WCD9320_CDC_IIR1_GAIN_B7_CTL WCD9320_REG(0x03, 0x046)
#define WCD9320_CDC_IIR2_GAIN_B7_CTL WCD9320_REG(0x03, 0x056)
#define WCD9320_CDC_IIR1_GAIN_B8_CTL WCD9320_REG(0x03, 0x047)
#define WCD9320_CDC_IIR2_GAIN_B8_CTL WCD9320_REG(0x03, 0x057)
#define WCD9320_CDC_IIR1_CTL WCD9320_REG(0x03, 0x048)
#define WCD9320_CDC_IIR2_CTL WCD9320_REG(0x03, 0x058)
#define WCD9320_CDC_IIR1_GAIN_TIMER_CTL WCD9320_REG(0x03, 0x049)
#define WCD9320_CDC_IIR2_GAIN_TIMER_CTL WCD9320_REG(0x03, 0x059)
#define WCD9320_CDC_IIR1_COEF_B1_CTL WCD9320_REG(0x03, 0x04A)
#define WCD9320_CDC_IIR2_COEF_B1_CTL WCD9320_REG(0x03, 0x05A)
#define WCD9320_CDC_IIR1_COEF_B2_CTL WCD9320_REG(0x03, 0x04B)
#define WCD9320_CDC_IIR2_COEF_B2_CTL WCD9320_REG(0x03, 0x05B)
#define WCD9320_CDC_TOP_GAIN_UPDATE WCD9320_REG(0x03, 0x060)
#define WCD9320_CDC_COMP0_B1_CTL WCD9320_REG(0x03, 0x068)
#define WCD9320_CDC_COMP1_B1_CTL WCD9320_REG(0x03, 0x070)
#define WCD9320_CDC_COMP2_B1_CTL WCD9320_REG(0x03, 0x078)
#define WCD9320_CDC_COMP0_B2_CTL WCD9320_REG(0x03, 0x069)
#define WCD9320_CDC_COMP1_B2_CTL WCD9320_REG(0x03, 0x071)
#define WCD9320_CDC_COMP2_B2_CTL WCD9320_REG(0x03, 0x079)
#define WCD9320_CDC_COMP0_B3_CTL WCD9320_REG(0x03, 0x06A)
#define WCD9320_CDC_COMP1_B3_CTL WCD9320_REG(0x03, 0x072)
#define WCD9320_CDC_COMP2_B3_CTL WCD9320_REG(0x03, 0x07A)
#define WCD9320_CDC_COMP0_B4_CTL WCD9320_REG(0x03, 0x06B)
#define WCD9320_CDC_COMP1_B4_CTL WCD9320_REG(0x03, 0x073)
#define WCD9320_CDC_COMP2_B4_CTL WCD9320_REG(0x03, 0x07B)
#define WCD9320_CDC_COMP0_B5_CTL WCD9320_REG(0x03, 0x06C)
#define WCD9320_CDC_COMP1_B5_CTL WCD9320_REG(0x03, 0x074)
#define WCD9320_CDC_COMP2_B5_CTL WCD9320_REG(0x03, 0x07C)
#define WCD9320_CDC_COMP0_B6_CTL WCD9320_REG(0x03, 0x06D)
#define WCD9320_CDC_COMP1_B6_CTL WCD9320_REG(0x03, 0x075)
#define WCD9320_CDC_COMP2_B6_CTL WCD9320_REG(0x03, 0x07D)
#define WCD9320_CDC_COMP0_SHUT_DOWN_STATUS WCD9320_REG(0x03, 0x06E)
#define WCD9320_CDC_COMP1_SHUT_DOWN_STATUS WCD9320_REG(0x03, 0x076)
#define WCD9320_CDC_COMP2_SHUT_DOWN_STATUS WCD9320_REG(0x03, 0x07E)
#define WCD9320_CDC_COMP0_FS_CFG WCD9320_REG(0x03, 0x06F)
#define WCD9320_CDC_COMP1_FS_CFG WCD9320_REG(0x03, 0x077)
#define WCD9320_CDC_COMP2_FS_CFG WCD9320_REG(0x03, 0x07F)
#define WCD9320_CDC_CONN_RX1_B1_CTL WCD9320_REG(0x03, 0x080)
#define WCD9320_CDC_CONN_RX1_B2_CTL WCD9320_REG(0x03, 0x081)
#define WCD9320_CDC_CONN_RX1_B3_CTL WCD9320_REG(0x03, 0x082)
#define WCD9320_CDC_CONN_RX2_B1_CTL WCD9320_REG(0x03, 0x083)
#define WCD9320_CDC_CONN_RX2_B2_CTL WCD9320_REG(0x03, 0x084)
#define WCD9320_CDC_CONN_RX2_B3_CTL WCD9320_REG(0x03, 0x085)
#define WCD9320_CDC_CONN_RX3_B1_CTL WCD9320_REG(0x03, 0x086)
#define WCD9320_CDC_CONN_RX3_B2_CTL WCD9320_REG(0x03, 0x087)
#define WCD9320_CDC_CONN_RX4_B1_CTL WCD9320_REG(0x03, 0x088)
#define WCD9320_CDC_CONN_RX4_B2_CTL WCD9320_REG(0x03, 0x089)
#define WCD9320_CDC_CONN_RX5_B1_CTL WCD9320_REG(0x03, 0x08A)
#define WCD9320_CDC_CONN_RX5_B2_CTL WCD9320_REG(0x03, 0x08B)
#define WCD9320_CDC_CONN_RX6_B1_CTL WCD9320_REG(0x03, 0x08C)
#define WCD9320_CDC_CONN_RX6_B2_CTL WCD9320_REG(0x03, 0x08D)
#define WCD9320_CDC_CONN_RX7_B1_CTL WCD9320_REG(0x03, 0x08E)
#define WCD9320_CDC_CONN_RX7_B2_CTL WCD9320_REG(0x03, 0x08F)
#define WCD9320_CDC_CONN_RX7_B3_CTL WCD9320_REG(0x03, 0x090)
#define WCD9320_CDC_CONN_ANC_B1_CTL WCD9320_REG(0x03, 0x091)
#define WCD9320_CDC_CONN_ANC_B2_CTL WCD9320_REG(0x03, 0x092)
#define WCD9320_CDC_CONN_TX_B1_CTL WCD9320_REG(0x03, 0x093)
#define WCD9320_CDC_CONN_TX_B2_CTL WCD9320_REG(0x03, 0x094)
#define WCD9320_CDC_CONN_TX_B3_CTL WCD9320_REG(0x03, 0x095)
#define WCD9320_CDC_CONN_TX_B4_CTL WCD9320_REG(0x03, 0x096)
#define WCD9320_CDC_CONN_EQ1_B1_CTL WCD9320_REG(0x03, 0x097)
#define WCD9320_CDC_CONN_EQ1_B2_CTL WCD9320_REG(0x03, 0x098)
#define WCD9320_CDC_CONN_EQ1_B3_CTL WCD9320_REG(0x03, 0x099)
#define WCD9320_CDC_CONN_EQ1_B4_CTL WCD9320_REG(0x03, 0x09A)
#define WCD9320_CDC_CONN_EQ2_B1_CTL WCD9320_REG(0x03, 0x09B)
#define WCD9320_CDC_CONN_EQ2_B2_CTL WCD9320_REG(0x03, 0x09C)
#define WCD9320_CDC_CONN_EQ2_B3_CTL WCD9320_REG(0x03, 0x09D)
#define WCD9320_CDC_CONN_EQ2_B4_CTL WCD9320_REG(0x03, 0x09E)
#define WCD9320_CDC_CONN_SRC1_B1_CTL WCD9320_REG(0x03, 0x09F)
#define WCD9320_CDC_CONN_SRC1_B2_CTL WCD9320_REG(0x03, 0x0A0)
#define WCD9320_CDC_CONN_SRC2_B1_CTL WCD9320_REG(0x03, 0x0A1)
#define WCD9320_CDC_CONN_SRC2_B2_CTL WCD9320_REG(0x03, 0x0A2)
#define WCD9320_CDC_CONN_TX_SB_B1_CTL WCD9320_REG(0x03, 0x0A3)
#define WCD9320_CDC_CONN_TX_SB_B2_CTL WCD9320_REG(0x03, 0x0A4)
#define WCD9320_CDC_CONN_TX_SB_B3_CTL WCD9320_REG(0x03, 0x0A5)
#define WCD9320_CDC_CONN_TX_SB_B4_CTL WCD9320_REG(0x03, 0x0A6)
#define WCD9320_CDC_CONN_TX_SB_B5_CTL WCD9320_REG(0x03, 0x0A7)
#define WCD9320_CDC_CONN_TX_SB_B6_CTL WCD9320_REG(0x03, 0x0A8)
#define WCD9320_CDC_CONN_TX_SB_B7_CTL WCD9320_REG(0x03, 0x0A9)
#define WCD9320_CDC_CONN_TX_SB_B8_CTL WCD9320_REG(0x03, 0x0AA)
#define WCD9320_CDC_CONN_TX_SB_B9_CTL WCD9320_REG(0x03, 0x0AB)
#define WCD9320_CDC_CONN_TX_SB_B10_CTL WCD9320_REG(0x03, 0x0AC)
#define WCD9320_CDC_CONN_TX_SB_B11_CTL WCD9320_REG(0x03, 0x0AD)
#define WCD9320_CDC_CONN_RX_SB_B1_CTL WCD9320_REG(0x03, 0x0AE)
#define WCD9320_CDC_CONN_RX_SB_B2_CTL WCD9320_REG(0x03, 0x0AF)
#define WCD9320_CDC_CONN_CLSH_CTL WCD9320_REG(0x03, 0x0B0)
#define WCD9320_CDC_CONN_MISC WCD9320_REG(0x03, 0x0B1)
#define WCD9320_CDC_CONN_MAD WCD9320_REG(0x03, 0x0B2)
#define WCD9320_CDC_MBHC_EN_CTL WCD9320_REG(0x03, 0x0C0)
#define WCD9320_CDC_MBHC_FIR_B1_CFG WCD9320_REG(0x03, 0x0C1)
#define WCD9320_CDC_MBHC_FIR_B2_CFG WCD9320_REG(0x03, 0x0C2)
#define WCD9320_CDC_MBHC_TIMER_B1_CTL WCD9320_REG(0x03, 0x0C3)
#define WCD9320_CDC_MBHC_TIMER_B2_CTL WCD9320_REG(0x03, 0x0C4)
#define WCD9320_CDC_MBHC_TIMER_B3_CTL WCD9320_REG(0x03, 0x0C5)
#define WCD9320_CDC_MBHC_TIMER_B4_CTL WCD9320_REG(0x03, 0x0C6)
#define WCD9320_CDC_MBHC_TIMER_B5_CTL WCD9320_REG(0x03, 0x0C7)
#define WCD9320_CDC_MBHC_TIMER_B6_CTL WCD9320_REG(0x03, 0x0C8)
#define WCD9320_CDC_MBHC_B1_STATUS WCD9320_REG(0x03, 0x0C9)
#define WCD9320_CDC_MBHC_B2_STATUS WCD9320_REG(0x03, 0x0CA)
#define WCD9320_CDC_MBHC_B3_STATUS WCD9320_REG(0x03, 0x0CB)
#define WCD9320_CDC_MBHC_B4_STATUS WCD9320_REG(0x03, 0x0CC)
#define WCD9320_CDC_MBHC_B5_STATUS WCD9320_REG(0x03, 0x0CD)
#define WCD9320_CDC_MBHC_B1_CTL WCD9320_REG(0x03, 0x0CE)
#define WCD9320_CDC_MBHC_B2_CTL WCD9320_REG(0x03, 0x0CF)
#define WCD9320_CDC_MBHC_VOLT_B1_CTL WCD9320_REG(0x03, 0x0D0)
#define WCD9320_CDC_MBHC_VOLT_B2_CTL WCD9320_REG(0x03, 0x0D1)
#define WCD9320_CDC_MBHC_VOLT_B3_CTL WCD9320_REG(0x03, 0x0D2)
#define WCD9320_CDC_MBHC_VOLT_B4_CTL WCD9320_REG(0x03, 0x0D3)
#define WCD9320_CDC_MBHC_VOLT_B5_CTL WCD9320_REG(0x03, 0x0D4)
#define WCD9320_CDC_MBHC_VOLT_B6_CTL WCD9320_REG(0x03, 0x0D5)
#define WCD9320_CDC_MBHC_VOLT_B7_CTL WCD9320_REG(0x03, 0x0D6)
#define WCD9320_CDC_MBHC_VOLT_B8_CTL WCD9320_REG(0x03, 0x0D7)
#define WCD9320_CDC_MBHC_VOLT_B9_CTL WCD9320_REG(0x03, 0x0D8)
#define WCD9320_CDC_MBHC_VOLT_B10_CTL WCD9320_REG(0x03, 0x0D9)
#define WCD9320_CDC_MBHC_VOLT_B11_CTL WCD9320_REG(0x03, 0x0DA)
#define WCD9320_CDC_MBHC_VOLT_B12_CTL WCD9320_REG(0x03, 0x0DB)
#define WCD9320_CDC_MBHC_CLK_CTL WCD9320_REG(0x03, 0x0DC)
#define WCD9320_CDC_MBHC_INT_CTL WCD9320_REG(0x03, 0x0DD)
#define WCD9320_CDC_MBHC_DEBUG_CTL WCD9320_REG(0x03, 0x0DE)
#define WCD9320_CDC_MBHC_SPARE WCD9320_REG(0x03, 0x0DF)
#define WCD9320_CDC_MAD_MAIN_CTL_1 WCD9320_REG(0x03, 0x0E0)
#define WCD9320_CDC_MAD_MAIN_CTL_2 WCD9320_REG(0x03, 0x0E1)
#define WCD9320_CDC_MAD_AUDIO_CTL_1 WCD9320_REG(0x03, 0x0E2)
#define WCD9320_CDC_MAD_AUDIO_CTL_2 WCD9320_REG(0x03, 0x0E3)
#define WCD9320_CDC_MAD_AUDIO_CTL_3 WCD9320_REG(0x03, 0x0E4)
#define WCD9320_CDC_MAD_AUDIO_CTL_4 WCD9320_REG(0x03, 0x0E5)
#define WCD9320_CDC_MAD_AUDIO_CTL_5 WCD9320_REG(0x03, 0x0E6)
#define WCD9320_CDC_MAD_AUDIO_CTL_6 WCD9320_REG(0x03, 0x0E7)
#define WCD9320_CDC_MAD_AUDIO_CTL_7 WCD9320_REG(0x03, 0x0E8)
#define WCD9320_CDC_MAD_AUDIO_CTL_8 WCD9320_REG(0x03, 0x0E9)
#define WCD9320_CDC_MAD_AUDIO_IIR_CTL_PTR WCD9320_REG(0x03, 0x0EA)
#define WCD9320_CDC_MAD_AUDIO_IIR_CTL_VAL WCD9320_REG(0x03, 0x0EB)
#define WCD9320_CDC_MAD_ULTR_CTL_1 WCD9320_REG(0x03, 0x0EC)
#define WCD9320_CDC_MAD_ULTR_CTL_2 WCD9320_REG(0x03, 0x0ED)
#define WCD9320_CDC_MAD_ULTR_CTL_3 WCD9320_REG(0x03, 0x0EE)
#define WCD9320_CDC_MAD_ULTR_CTL_4 WCD9320_REG(0x03, 0x0EF)
#define WCD9320_CDC_MAD_ULTR_CTL_5 WCD9320_REG(0x03, 0x0F0)
#define WCD9320_CDC_MAD_ULTR_CTL_6 WCD9320_REG(0x03, 0x0F1)
#define WCD9320_CDC_MAD_ULTR_CTL_7 WCD9320_REG(0x03, 0x0F2)
#define WCD9320_CDC_MAD_BEACON_CTL_1 WCD9320_REG(0x03, 0x0F3)
#define WCD9320_CDC_MAD_BEACON_CTL_2 WCD9320_REG(0x03, 0x0F4)
#define WCD9320_CDC_MAD_BEACON_CTL_3 WCD9320_REG(0x03, 0x0F5)
#define WCD9320_CDC_MAD_BEACON_CTL_4 WCD9320_REG(0x03, 0x0F6)
#define WCD9320_CDC_MAD_BEACON_CTL_5 WCD9320_REG(0x03, 0x0F7)
#define WCD9320_CDC_MAD_BEACON_CTL_6 WCD9320_REG(0x03, 0x0F8)
#define WCD9320_CDC_MAD_BEACON_CTL_7 WCD9320_REG(0x03, 0x0F9)
#define WCD9320_CDC_MAD_BEACON_CTL_8 WCD9320_REG(0x03, 0x0FA)
#define WCD9320_CDC_MAD_BEACON_IIR_CTL_PTR WCD9320_REG(0x03, 0x0FB)
#define WCD9320_CDC_MAD_BEACON_IIR_CTL_VAL WCD9320_REG(0x03, 0x0FC)

/* Taiko v2+ registers */
#define WCD9320_CDC_TX_1_GAIN WCD9320_REG(0x01, 0x053)
#define WCD9320_CDC_TX_2_GAIN WCD9320_REG(0x01, 0x055)
#define WCD9320_CDC_TX_1_2_ADC_IB WCD9320_REG(0x01, 0x056)
#define WCD9320_CDC_TX_3_GAIN WCD9320_REG(0x01, 0x05D)
#define WCD9320_CDC_TX_4_GAIN WCD9320_REG(0x01, 0x05F)
#define WCD9320_CDC_TX_3_4_ADC_IB WCD9320_REG(0x01, 0x060)
#define WCD9320_CDC_TX_5_GAIN WCD9320_REG(0x01, 0x067)
#define WCD9320_CDC_TX_6_GAIN WCD9320_REG(0x01, 0x069)
#define WCD9320_CDC_TX_5_6_ADC_IB WCD9320_REG(0x01, 0x06A)
#define WCD9320_CDC_SPKR_CLIPDET_VAL0 WCD9320_REG(0x02, 0x070)
#define WCD9320_CDC_SPKR_CLIPDET_VAL1 WCD9320_REG(0x02, 0x071)
#define WCD9320_CDC_SPKR_CLIPDET_VAL2 WCD9320_REG(0x02, 0x072)
#define WCD9320_CDC_SPKR_CLIPDET_VAL3 WCD9320_REG(0x02, 0x073)
#define WCD9320_CDC_SPKR_CLIPDET_VAL4 WCD9320_REG(0x02, 0x074)
#define WCD9320_CDC_SPKR_CLIPDET_VAL5 WCD9320_REG(0x02, 0x075)
#define WCD9320_CDC_SPKR_CLIPDET_VAL6 WCD9320_REG(0x02, 0x076)
#define WCD9320_CDC_SPKR_CLIPDET_VAL7 WCD9320_REG(0x02, 0x077)
#define WCD9320_CDC_VBAT_GAIN_UPD_MON WCD9320_REG(0x02, 0x0FA)
#define WCD9320_CDC_VBAT_GAIN_MON_VAL WCD9320_REG(0x02, 0x0FB)
#define WCD9320_CDC_PA_RAMP_B1_CTL WCD9320_REG(0x03, 0x061)
#define WCD9320_CDC_PA_RAMP_B2_CTL WCD9320_REG(0x03, 0x062)
#define WCD9320_CDC_PA_RAMP_B3_CTL WCD9320_REG(0x03, 0x063)
#define WCD9320_CDC_PA_RAMP_B4_CTL WCD9320_REG(0x03, 0x064)
#define WCD9320_CDC_SPKR_CLIPDET_B1_CTL WCD9320_REG(0x03, 0x065)

#define WCD9320_MAX_REGISTER	WCD9320_REG(0x03, 0x0FF)

/* SLIMBUS Slave Registers */
#define WCD9320_SLIM_PGD_PORT_INT_EN0	WCD9320_REG(0, 0x30)
#define WCD9320_SLIM_PGD_PORT_INT_STATUS_RX_0	WCD9320_REG(0, 0x34)
#define WCD9320_SLIM_PGD_PORT_INT_STATUS_RX_1	WCD9320_REG(0, 0x35)
#define WCD9320_SLIM_PGD_PORT_INT_STATUS_TX_0	WCD9320_REG(0, 0x36)
#define WCD9320_SLIM_PGD_PORT_INT_STATUS_TX_1	WCD9320_REG(0, 0x37)
#define WCD9320_SLIM_PGD_PORT_INT_CLR_RX_0	WCD9320_REG(0, 0x38)
#define WCD9320_SLIM_PGD_PORT_INT_CLR_RX_1	WCD9320_REG(0, 0x39)
#define WCD9320_SLIM_PGD_PORT_INT_CLR_TX_0	WCD9320_REG(0, 0x3A)
#define WCD9320_SLIM_PGD_PORT_INT_CLR_TX_1	WCD9320_REG(0, 0x3B)
#define WCD9320_SLIM_PGD_PORT_INT_RX_SOURCE0	WCD9320_REG(0, 0x60)
#define WCD9320_SLIM_PGD_PORT_INT_TX_SOURCE0	WCD9320_REG(0, 0x70)
#define WCD9320_SLIM_PGD_RX_PORT_CFG(p)	WCD9320_REG(0, (0x30 + p))
#define WCD9320_SLIM_PGD_PORT_CFG(p)	WCD9320_REG(0, (0x40 + p))
#define WCD9320_SLIM_PGD_TX_PORT_CFG(p)	WCD9320_REG(0, (0x50 + p))
#define WCD9320_SLIM_PGD_PORT_INT_SRC(p)	WCD9320_REG(0, (0x60 + p))
#define WCD9320_SLIM_PGD_PORT_INT_STATUS(p)	WCD9320_REG(0, (0x80 + p))
#define WCD9320_SLIM_PGD_TX_PORT_MULTI_CHNL_0(p) WCD9320_REG(0, (0x100 + 4 * p))
/* ports range from 10-16 */
#define WCD9320_SLIM_PGD_TX_PORT_MULTI_CHNL_1(p) WCD9320_REG(0, (0x101 + 4 * p))
#define WCD9320_SLIM_PGD_RX_PORT_MULTI_CHNL_0(p) WCD9320_REG(0, (0x140 + 4 * p))

#define WCD9320_IRQ_SLIMBUS 0
#define WCD9320_IRQ_MBHC_REMOVAL 1
#define WCD9320_IRQ_MBHC_SHORT_TERM 2
#define WCD9320_IRQ_MBHC_PRESS 3
#define WCD9320_IRQ_MBHC_RELEASE 4
#define WCD9320_IRQ_MBHC_POTENTIAL 5
#define WCD9320_IRQ_MBHC_INSERTION 6
#define WCD9320_IRQ_BG_PRECHARGE 7
#define WCD9320_IRQ_PA1_STARTUP 8
#define WCD9320_IRQ_PA2_STARTUP 9
#define WCD9320_IRQ_PA3_STARTUP 10
#define WCD9320_IRQ_PA4_STARTUP 11
#define WCD9320_IRQ_PA5_STARTUP 12
#define WCD9320_IRQ_MICBIAS1_PRECHARGE 13
#define WCD9320_IRQ_MICBIAS2_PRECHARGE 14
#define WCD9320_IRQ_MICBIAS3_PRECHARGE 15
#define WCD9320_IRQ_HPH_PA_OCPL_FAULT 16
#define WCD9320_IRQ_HPH_PA_OCPR_FAULT 17
#define WCD9320_IRQ_EAR_PA_OCPL_FAULT 18
#define WCD9320_IRQ_HPH_L_PA_STARTUP 19
#define WCD9320_IRQ_HPH_R_PA_STARTUP 20
#define WCD9320_IRQ_EAR_PA_STARTUP 21
#define WCD9320_IRQ_RESERVED_0 22
#define WCD9320_IRQ_RESERVED_1 23
#define WCD9320_IRQ_MAD_AUDIO 24
#define WCD9320_IRQ_MAD_BEACON 25
#define WCD9320_IRQ_MAD_ULTRASOUND 26
#define WCD9320_IRQ_SPEAKER_CLIPPING 27
#define WCD9320_IRQ_MBHC_JACK_SWITCH 28
#define WCD9320_IRQ_VBAT_MONITOR_ATTACK 29
#define WCD9320_IRQ_VBAT_MONITOR_RELEASE 30

#define SLIM_MANF_ID_QCOM			0x217
#define SLIM_PROD_CODE_WCD9320			0x0a0

#define WCD9320_VERSION_2_0     2
#define WCD9320_MAX_SUPPLY	5

// not in wcd9335

#define WCD9320_SLIM_INTERFACE_DEVICE_INDEX	0

enum wcd_interface_type {
	WCD9320_INTERFACE_TYPE_SLIMBUS = 1,
	WCD9320_INTERFACE_TYPE_I2C,
};

#endif /* __WCD9320_H__ */
