Fitter report for DWT_coif1_2_Level
Mon Apr 22 14:10:51 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter DSP Block Usage Summary
 24. Routing Usage Summary
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing Summary
 31. Estimated Delay Added for Hold Timing Details
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------------+--------------------------------------------+
; Fitter Status                   ; Successful - Mon Apr 22 14:10:51 2024      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; DWT_coif1_2_Level                          ;
; Top-level Entity Name           ; DWT_coif1_2_Level                          ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CSXFC6D6F31C6                             ;
; Timing Models                   ; Preliminary                                ;
; Logic utilization (in ALMs)     ; 2,062 / 41,910 ( 5 % )                     ;
; Total registers                 ; 3928                                       ;
; Total pins                      ; 36 / 499 ( 7 % )                           ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0 / 5,662,720 ( 0 % )                      ;
; Total DSP Blocks                ; 60 / 112 ( 54 % )                          ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                              ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                              ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                              ;
; Total HSSI TX Channels          ; 0 / 9 ( 0 % )                              ;
; Total PLLs                      ; 0 / 15 ( 0 % )                             ;
; Total DLLs                      ; 0 / 4 ( 0 % )                              ;
+---------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; ce_out   ; Missing drive strength and slew rate ;
; Out1[0]  ; Missing drive strength and slew rate ;
; Out1[1]  ; Missing drive strength and slew rate ;
; Out1[2]  ; Missing drive strength and slew rate ;
; Out1[3]  ; Missing drive strength and slew rate ;
; Out1[4]  ; Missing drive strength and slew rate ;
; Out1[5]  ; Missing drive strength and slew rate ;
; Out1[6]  ; Missing drive strength and slew rate ;
; Out1[7]  ; Missing drive strength and slew rate ;
; Out1[8]  ; Missing drive strength and slew rate ;
; Out1[9]  ; Missing drive strength and slew rate ;
; Out1[10] ; Missing drive strength and slew rate ;
; Out1[11] ; Missing drive strength and slew rate ;
; Out1[12] ; Missing drive strength and slew rate ;
; Out1[13] ; Missing drive strength and slew rate ;
; Out1[14] ; Missing drive strength and slew rate ;
; Out1[15] ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                        ; Action          ; Operation        ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                            ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk~inputCLKENA0                                                                                            ; Created         ; Placement        ; Fitter Periphery Placement ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[0]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[0]                                                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[0]~_Duplicate_1                                        ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[0]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[0]~_Duplicate_1                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[1]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[1]                                                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[1]~_Duplicate_1                                        ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[1]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[1]~_Duplicate_1                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[2]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[2]                                                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[2]~_Duplicate_1                                        ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[2]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[2]~_Duplicate_1                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[3]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[3]                                                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[3]~_Duplicate_1                                        ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[3]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[3]~_Duplicate_1                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[4]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[4]                                                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[4]~_Duplicate_1                                        ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[4]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[4]~_Duplicate_1                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[5]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[5]                                                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[5]~_Duplicate_1                                        ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[5]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[5]~_Duplicate_1                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[6]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[6]                                                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[6]~_Duplicate_1                                        ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[6]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[6]~_Duplicate_1                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[7]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[7]                                                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[7]~_Duplicate_1                                        ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[7]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[7]~_Duplicate_1                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[8]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[8]                                                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[8]~_Duplicate_1                                        ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[8]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[8]~_Duplicate_1                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[9]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[9]                                                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[9]~_Duplicate_1                                        ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[9]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[9]~_Duplicate_1                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[10]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[10]                                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[10]~_Duplicate_1                                       ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[10]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[10]~_Duplicate_1                                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[11]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[11]                                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[11]~_Duplicate_1                                       ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[11]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[11]~_Duplicate_1                                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[12]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[12]                                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[12]~_Duplicate_1                                       ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[12]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[12]~_Duplicate_1                                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[13]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[13]                                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[13]~_Duplicate_1                                       ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[13]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[13]~_Duplicate_1                                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[14]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[14]                                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[14]~_Duplicate_1                                       ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[14]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[14]~_Duplicate_1                                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[15]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[15]                                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[15]~_Duplicate_1                                       ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[15]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[15]~_Duplicate_1                                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]                                                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_1                                           ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~SCLR_LUT                                               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_1                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_1                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_2                                           ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_2                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_2                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_3                                           ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_3                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_3                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_4                                           ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_4                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_4                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_5                                           ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_5                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_5                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_6                                           ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_6                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_6                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_7                                           ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_7                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_7                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_8                                           ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_8                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_8                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_9                                           ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_9                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_9                                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_10                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_10                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_10                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_11                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_11                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_11                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_12                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_12                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_12                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_13                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_13                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_13                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_14                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_14                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_14                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_15                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_15                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_15                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_16                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_16                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_16                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_17                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_17                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_17                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_18                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_18                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_18                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_19                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_19                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_19                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_20                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_20                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_20                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_21                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_21                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_21                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_22                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_22                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_22                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_23                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_23                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_23                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_24                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_24                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_24                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_25                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_25                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_25                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_26                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_26                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_26                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_27                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_27                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_27                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_28                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_28                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_28                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_29                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_29                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_29                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_30                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_30                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_30                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_31                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_31                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_31                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_32                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_32                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_32                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_33                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_33                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_33                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_34                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_34                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_34                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_35                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_35                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_35                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_36                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_36                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_36                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_37                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_37                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_37                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_38                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_38                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_38                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_39                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_39                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_39                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_40                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_40                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_40                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_41                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_41                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_41                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_42                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_42                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_42                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_43                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_43                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_43                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_44                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_44                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_44                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_45                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_45                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_45                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_46                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_46                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_46                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_47                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_47                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_47                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_48                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_48                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_48                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_49                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_49                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_49                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_50                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_50                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_50                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_51                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_51                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_51                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_52                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_52                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_52                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_53                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_53                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_53                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_54                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_54                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_54                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_55                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_55                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_55                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_56                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_56                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_56                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_57                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_57                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_57                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_58                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_58                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_58                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_59                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_59                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_59                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_60                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_60                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_60                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_61                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_61                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_61                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_62                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_62                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_62                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_63                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_63                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_63                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_64                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_64                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_64                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_65                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_65                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_65                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_66                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_66                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_66                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_67                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_67                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_67                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_68                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_68                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_68                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_69                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_69                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_69                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_70                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_70                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_70                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_71                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_71                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_71                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_72                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_72                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_72                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_73                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_73                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_73                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_74                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_74                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_74                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_75                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_75                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_75                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_76                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_76                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_76                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_77                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_77                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_77                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_78                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_78                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_78                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_79                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_79                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_79                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_80                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_80                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_80                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_81                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_81                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_81                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_82                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_82                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_82                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_83                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_83                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_83                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_84                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_84                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_84                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_85                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_85                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_85                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_86                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_86                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_86                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_87                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_87                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_87                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_88                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_88                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_88                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_89                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_89                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_89                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_90                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_90                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_90                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_91                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_91                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_91                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_92                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_92                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_92                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_93                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_93                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_93                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_94                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_94                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_94                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_95                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_95                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_95                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_96                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_96                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_96                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_97                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_97                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_97                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_98                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_98                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_98                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_99                                          ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_99                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_99                                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_100                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_100                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_100                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_101                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_101                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_101                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_102                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_102                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_102                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_103                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_103                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_103                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_104                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_104                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult1~8                                                               ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_104                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_105                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_105                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult1~8                                                               ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_105                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_106                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_106                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult1~8                                                               ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_106                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_107                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_107                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult1~8                                                               ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_107                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_108                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_108                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult1~8                                                               ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_108                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_109                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_109                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult1~8                                                               ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_109                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_110                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_110                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult1~8                                                               ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_110                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_111                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_111                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult1~8                                                               ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_111                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_112                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_112                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult1~8                                                               ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_112                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_113                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_113                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult1~8                                                               ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_113                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_114                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_114                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_114                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_115                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_115                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_115                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_116                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_116                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_116                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_117                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_117                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_117                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_118                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_118                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_118                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_119                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_119                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_119                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_120                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_120                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_120                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_121                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_121                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_121                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_122                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_122                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_122                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_123                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_123                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_123                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_124                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_124                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_124                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_125                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_125                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_125                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_126                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_126                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_126                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_127                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_127                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_127                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_128                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_128                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_128                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_129                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_129                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_129                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_130                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_130                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_130                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_131                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_131                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_131                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_132                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_132                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_132                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_133                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_133                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_133                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_134                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_134                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_134                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_135                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_135                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_135                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_136                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_136                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_136                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_137                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_137                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_137                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_138                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_138                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_138                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_139                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_139                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_139                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_140                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_140                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_140                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_141                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_141                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_141                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_142                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_142                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_142                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_143                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_143                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_143                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_144                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_144                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_144                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_145                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_145                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_145                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_146                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_146                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_146                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_147                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_147                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_147                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_148                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_148                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_148                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_149                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_149                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding:u_Soft_Thresholding|Mult0~8                                                               ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_149                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_150                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_150                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_150                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_151                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_151                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_151                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_152                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_152                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_152                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_153                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_153                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_153                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_154                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_154                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_154                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_155                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_155                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_155                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_156                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_156                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult1~8                                                             ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_156                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_157                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_157                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult1~8                                                             ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_157                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_158                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_158                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult1~8                                                             ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_158                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_159                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_159                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult1~8                                                             ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_159                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_160                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_160                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult1~8                                                             ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_160                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_161                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_161                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult1~8                                                             ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_161                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_162                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_162                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult1~8                                                             ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_162                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_163                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_163                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult1~8                                                             ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_163                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_164                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_164                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult1~8                                                             ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_164                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_165                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_165                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult1~8                                                             ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_165                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_166                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_166                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_166                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_167                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_167                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_167                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_168                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_168                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_168                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_169                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_169                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_169                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_170                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_170                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_170                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_171                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_171                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_171                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_172                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_172                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_172                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_173                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_173                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_173                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_174                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_174                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_174                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_175                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_175                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_175                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_176                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_176                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_176                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_177                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_177                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_177                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_178                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_178                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_178                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_179                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_179                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_179                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_180                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_180                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_180                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_181                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_181                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_181                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_182                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_182                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_182                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_183                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_183                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_183                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_184                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_184                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_184                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_185                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_185                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|Mult0~8                                                             ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_185                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_186                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_186                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_186                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_187                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_187                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_187                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_188                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_188                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_188                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_189                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_189                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_189                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_190                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_190                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_190                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_191                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_191                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_191                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_192                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_192                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_192                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_193                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_193                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_193                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_194                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_194                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_194                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_195                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_195                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_195                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_196                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_196                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_196                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_197                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_197                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_197                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_198                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_198                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_198                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_199                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_199                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_199                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_200                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_200                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_200                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_201                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_201                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_201                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_202                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_202                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_202                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_203                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_203                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_203                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_204                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_204                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_204                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_205                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_205                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_205                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_206                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_206                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_206                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_207                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_207                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_207                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_208                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_208                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_208                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_209                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_209                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_209                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_210                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_210                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_210                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_211                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_211                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_211                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_212                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_212                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_212                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_213                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_213                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_213                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_214                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_214                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_214                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_215                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_215                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_215                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_216                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_216                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_216                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_217                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_217                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_217                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_218                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_218                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_218                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_219                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_219                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_219                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_220                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_220                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_220                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_221                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_221                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_221                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_222                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_222                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_222                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_223                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_223                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_223                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_224                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_224                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_224                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_225                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_225                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_225                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_226                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_226                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_226                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_227                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_227                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_227                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_228                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_228                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_228                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_229                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_229                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_229                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_230                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_230                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_230                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_231                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_231                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_231                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_232                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_232                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_232                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_233                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_233                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_233                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_234                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_234                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_234                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_235                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_235                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_235                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_236                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_236                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_236                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_237                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_237                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_237                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_238                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_238                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_238                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_239                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_239                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_239                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_240                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_240                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_240                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_241                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_241                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_241                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_242                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_242                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_242                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_243                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_243                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_243                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_244                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_244                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_244                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_245                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_245                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_245                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_246                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_246                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_246                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_247                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_247                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_247                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_248                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_248                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_248                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_249                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_249                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_249                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_250                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_250                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_250                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_251                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_251                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_251                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_252                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_252                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_252                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_253                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_253                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_253                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_254                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_254                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_254                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_255                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_255                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_255                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_256                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_256                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_256                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_257                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_257                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_257                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_258                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_258                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_258                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_259                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_259                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_259                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_260                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_260                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_260                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_261                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_261                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_261                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_262                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_262                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_262                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_263                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_263                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_263                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_264                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_264                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_264                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_265                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_265                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_265                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_266                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_266                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_266                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_267                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_267                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_267                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_268                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_268                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_268                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_269                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_269                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_269                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_270                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_270                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_270                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_271                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_271                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_271                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_272                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_272                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_272                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_273                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_273                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_273                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_274                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_274                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_274                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_275                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_275                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_275                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_276                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_276                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_276                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_277                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_277                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_277                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_278                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_278                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_278                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_279                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_279                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_279                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_280                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_280                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_280                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_281                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_281                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_281                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_282                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_282                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_282                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_283                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_283                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_283                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_284                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_284                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_284                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_285                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_285                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_285                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_286                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_286                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_286                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_287                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_287                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_287                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_288                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_288                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_288                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_289                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_289                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_289                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_290                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_290                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_290                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_291                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_291                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_291                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_292                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_292                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_292                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_293                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_293                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_293                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_294                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_294                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_294                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_295                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_295                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_295                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_296                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_296                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_296                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_297                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_297                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_297                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_298                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_298                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_298                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_299                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_299                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_299                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_300                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_300                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_300                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_301                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_301                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_301                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_302                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_302                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_302                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_303                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_303                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_303                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_304                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_304                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_304                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_305                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_305                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_305                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_306                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_306                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_306                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_307                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_307                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_307                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_308                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_308                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_308                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_309                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_309                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_309                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_310                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_310                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_310                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_311                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_311                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_311                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_312                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_312                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_312                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_313                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_313                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_313                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_314                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_314                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_314                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_315                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_315                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_315                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_316                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_316                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_316                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_317                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_317                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_317                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_318                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_318                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_318                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_319                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_319                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_319                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_320                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_320                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_320                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_321                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_321                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_321                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_322                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_322                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_322                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_323                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_323                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_323                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_324                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_324                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_324                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_325                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_325                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_325                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_326                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_326                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_326                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_327                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_327                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_327                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_328                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_328                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_328                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_329                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_329                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_329                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_330                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_330                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_330                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_331                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_331                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_331                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_332                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_332                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_332                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_333                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_333                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_333                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_334                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_334                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_334                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_335                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_335                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_335                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_336                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_336                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_336                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_337                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_337                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_337                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_338                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_338                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_338                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_339                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_339                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_339                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_340                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_340                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_340                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_341                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_341                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_341                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_342                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_342                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_342                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_343                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_343                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_343                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_344                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_344                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_344                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_345                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_345                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_345                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_346                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_346                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_346                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_347                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_347                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_347                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_348                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_348                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_348                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_349                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_349                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_349                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_350                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_350                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_350                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_351                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_351                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_351                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_352                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_352                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_352                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_353                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_353                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_353                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_354                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_354                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_354                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_355                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_355                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_355                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_356                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_356                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_356                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_357                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_357                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_357                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_358                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_358                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_358                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_359                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_359                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_359                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_360                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_360                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_360                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_361                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_361                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_361                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_362                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_362                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_362                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_363                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_363                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_363                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_364                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_364                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_364                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_365                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_365                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_365                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_366                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_366                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_366                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_367                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_367                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_367                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_368                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_368                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_368                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_369                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_369                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_369                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_370                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_370                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_370                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_371                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_371                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_371                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_372                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_372                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_372                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_373                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_373                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_373                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_374                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_374                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_374                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_375                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_375                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_375                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_376                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_376                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_376                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_377                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_377                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_377                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_378                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_378                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_378                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_379                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_379                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_379                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_380                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_380                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_380                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_381                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_381                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_381                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_382                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_382                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_382                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_383                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_383                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_383                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_384                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_384                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_384                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_385                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_385                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_385                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_386                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_386                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_386                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_387                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_387                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_387                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_388                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_388                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_388                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_389                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_389                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_389                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_390                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_390                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_390                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_391                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_391                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_391                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_392                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_392                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_392                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_393                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_393                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_393                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_394                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_394                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_394                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_395                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_395                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_395                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_396                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_396                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_396                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_397                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_397                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_397                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_398                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_398                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_398                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_399                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_399                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_399                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_400                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_400                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_400                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_401                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_401                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_401                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_402                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_402                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_402                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_403                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_403                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_403                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_404                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_404                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_404                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_405                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_405                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_405                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_406                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_406                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_406                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_407                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_407                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_407                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_408                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_408                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_408                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_409                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_409                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_409                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_410                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_410                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_410                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_411                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_411                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_411                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_412                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_412                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_412                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_413                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_413                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_413                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_414                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_414                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_414                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_415                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_415                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_415                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_416                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_416                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_416                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_417                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_417                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_417                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_418                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_418                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_418                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_419                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_419                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_419                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_420                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_420                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_420                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_421                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_421                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_421                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_422                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_422                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_422                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_423                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_423                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_423                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_424                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_424                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_424                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_425                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_425                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_425                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_426                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_426                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_426                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_427                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_427                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_427                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_428                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_428                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_428                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_429                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_429                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_429                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_430                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_430                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_430                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_431                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_431                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_431                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_432                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_432                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_432                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_433                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_433                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_433                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_434                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_434                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_434                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_435                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_435                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_435                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_436                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_436                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_436                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_437                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_437                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_437                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_438                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_438                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_438                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_439                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_439                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_439                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_440                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_440                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_440                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_441                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_441                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_441                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_442                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_442                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_442                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_443                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_443                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_443                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_444                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_444                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_444                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_445                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_445                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_445                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_446                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_446                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_446                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_447                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_447                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_447                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_448                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_448                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_448                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_449                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_449                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_449                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_450                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_450                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_450                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_451                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_451                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_451                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_452                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_452                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_452                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_453                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_453                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_453                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_454                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_454                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_454                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_455                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_455                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_455                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_456                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_456                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_456                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_457                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_457                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_457                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_458                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_458                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_458                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_459                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_459                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_459                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_460                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_460                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_460                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_461                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_461                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_461                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_462                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_462                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AY               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_462                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_463                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_463                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_463                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_464                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_464                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_464                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_465                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_465                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_465                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_466                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_466                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_466                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_467                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_467                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_467                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_468                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_468                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_468                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_469                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_469                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_469                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_470                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_470                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_470                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_471                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_471                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_471                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_472                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_472                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_472                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_473                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_473                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_473                                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_474                                         ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][0]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][0]                                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][0]~_Duplicate_1                                      ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][0]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][1]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][1]                                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][1]~_Duplicate_1                                      ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][1]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][2]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][2]                                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][2]~_Duplicate_1                                      ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][2]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][3]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][3]                                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][3]~_Duplicate_1                                      ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][3]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][4]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][4]                                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][4]~_Duplicate_1                                      ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][4]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][5]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][5]                                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][5]~_Duplicate_1                                      ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][5]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][6]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][6]                                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][6]~_Duplicate_1                                      ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][6]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][7]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][7]                                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][7]~_Duplicate_1                                      ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][7]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][8]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][8]                                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][8]~_Duplicate_1                                      ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][8]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][9]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][9]                                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][9]~_Duplicate_1                                      ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][9]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][10]                                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][10]                                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][10]~_Duplicate_1                                     ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][10]~SCLR_LUT                                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][11]                                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][11]                                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][11]~_Duplicate_1                                     ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][11]~SCLR_LUT                                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][12]                                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][12]                                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][12]~_Duplicate_1                                     ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][12]~SCLR_LUT                                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][13]                                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][13]                                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][13]~_Duplicate_1                                     ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][13]~SCLR_LUT                                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][14]                                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][14]                                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][14]~_Duplicate_1                                     ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][14]~SCLR_LUT                                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][15]                                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Mult0~8                         ; AX               ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][15]                                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][15]~_Duplicate_1                                     ; Q                ;                       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][15]~SCLR_LUT                                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[0]                                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[0]~SCLR_LUT                                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[1]                                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[1]~SCLR_LUT                                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[2]                                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[2]~SCLR_LUT                                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[3]                                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[3]~SCLR_LUT                                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[4]                                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[4]~SCLR_LUT                                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[5]                                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[5]~SCLR_LUT                                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[6]                                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[6]~SCLR_LUT                                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[7]                                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[7]~SCLR_LUT                                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[8]                                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[8]~SCLR_LUT                                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[9]                                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[9]~SCLR_LUT                                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[10]                                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[10]~SCLR_LUT                                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[11]                                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[11]~SCLR_LUT                                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[12]                                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[12]~SCLR_LUT                                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[13]                                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[13]~SCLR_LUT                                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[14]                                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[14]~SCLR_LUT                                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[15]                                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; Threshold_Estimator:u_Threshold_Estimator|Mult0~8                                                           ; AY               ;                       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[15]~SCLR_LUT                                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[0]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[0]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[1]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[1]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[2]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[2]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[3]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[3]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[4]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[4]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[5]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[5]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[6]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[6]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[7]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[7]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[8]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[8]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[9]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[9]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[10]                                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[10]~SCLR_LUT                                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[11]                                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[11]~SCLR_LUT                                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[12]                                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[12]~SCLR_LUT                                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[13]                                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[13]~SCLR_LUT                                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[14]                                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[14]~SCLR_LUT                                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[15]                                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult1~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[15]~SCLR_LUT                                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[2]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[2]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[3]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[3]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[4]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[4]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[5]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[5]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[6]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[6]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[7]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[7]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[8]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[8]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[9]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[9]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[10]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[10]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[11]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[11]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[12]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[12]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[13]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[13]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[14]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[14]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[15]                                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~8                                                          ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[15]~SCLR_LUT                                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[0]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[0]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[0]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[0]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[0]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[0]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[0]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[1]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[1]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[1]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[1]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[1]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[1]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[1]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[2]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[2]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[2]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[2]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[2]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[2]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[2]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[3]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[3]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[3]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[3]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[3]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[3]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[3]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[4]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[4]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[4]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[4]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[4]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[4]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[4]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[5]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[5]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[5]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[5]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[5]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[5]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[5]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[6]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[6]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[6]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[6]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[6]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[6]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[6]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[7]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[7]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[7]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[7]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[7]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[7]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[7]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[8]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[8]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[8]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[8]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[8]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[8]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[8]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[9]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[9]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[9]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[9]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[9]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[9]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[9]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[10]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[10]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[10]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[10]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[10]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[10]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[10]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[11]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[11]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[11]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[11]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[11]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[11]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[11]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[12]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[12]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[12]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[12]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[12]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[12]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[12]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[13]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[13]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[13]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[13]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[13]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[13]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[13]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[14]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[14]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[14]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[14]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[14]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[14]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[14]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[15]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[15]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[15]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[15]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[15]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[15]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[15]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[0]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[0]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[0]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[0]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[1]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[1]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[1]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[1]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[2]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[2]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[2]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[2]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[3]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[3]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[3]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[3]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[4]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[4]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[4]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[4]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[5]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[5]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[5]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[5]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[6]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[6]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[6]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[6]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[7]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[7]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[7]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[7]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[8]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[8]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[8]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[8]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[9]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[9]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[9]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[9]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[10]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[10]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[10]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[10]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[11]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[11]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[11]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[11]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[12]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[12]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[12]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[12]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[13]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[13]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[13]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[13]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[14]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[14]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[14]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[14]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[15]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[15]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[15]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[15]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[0]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[0]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[0]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[0]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[0]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[1]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[1]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[1]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[1]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[1]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[2]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[2]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[2]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[2]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[2]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[3]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[3]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[3]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[3]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[3]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[4]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[4]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[4]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[4]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[4]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[5]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[5]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[5]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[5]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[5]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[6]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[6]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[6]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[6]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[6]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[7]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[7]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[7]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[7]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[7]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[8]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[8]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[8]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[8]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[8]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[9]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[9]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[9]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[9]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[9]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[10]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[10]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[10]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[10]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[10]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[11]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[11]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[11]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[11]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[11]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[12]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[12]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[12]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[12]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[12]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[13]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[13]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[13]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[13]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[13]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[13]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[14]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[14]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[14]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[14]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[14]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[14]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[15]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[15]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[15]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[15]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[15]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[15]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[0]                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[0]                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[0]~_Duplicate_1               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[0]~SCLR_LUT                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[0]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[0]~_Duplicate_1               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[0]~_Duplicate_2               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[1]                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[1]                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[1]~_Duplicate_1               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[1]~SCLR_LUT                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[1]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[1]~_Duplicate_1               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[1]~_Duplicate_2               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[2]                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[2]                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[2]~_Duplicate_1               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[2]~SCLR_LUT                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[2]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[2]~_Duplicate_1               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[2]~_Duplicate_2               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[3]                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[3]                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[3]~_Duplicate_1               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[3]~SCLR_LUT                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[3]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[3]~_Duplicate_1               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[3]~_Duplicate_2               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[4]                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[4]                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[4]~_Duplicate_1               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[4]~SCLR_LUT                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[4]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[4]~_Duplicate_1               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[4]~_Duplicate_2               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[5]                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[5]                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[5]~_Duplicate_1               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[5]~SCLR_LUT                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[5]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[5]~_Duplicate_1               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[5]~_Duplicate_2               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[6]                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[6]                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[6]~_Duplicate_1               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[6]~SCLR_LUT                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[6]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[6]~_Duplicate_1               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[6]~_Duplicate_2               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[7]                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[7]                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[7]~_Duplicate_1               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[7]~SCLR_LUT                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[7]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[7]~_Duplicate_1               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[7]~_Duplicate_2               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[8]                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[8]                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[8]~_Duplicate_1               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[8]~SCLR_LUT                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[8]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[8]~_Duplicate_1               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[8]~_Duplicate_2               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[9]                            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[9]                            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[9]~_Duplicate_1               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[9]~SCLR_LUT                   ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[9]~_Duplicate_1               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[9]~_Duplicate_1               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[9]~_Duplicate_2               ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[10]                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[10]                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[10]~_Duplicate_1              ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[10]~SCLR_LUT                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[10]~_Duplicate_1              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[10]~_Duplicate_1              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[10]~_Duplicate_2              ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[11]                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[11]                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[11]~_Duplicate_1              ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[11]~SCLR_LUT                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[11]~_Duplicate_1              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[11]~_Duplicate_1              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[11]~_Duplicate_2              ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[12]                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[12]                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[12]~_Duplicate_1              ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[12]~SCLR_LUT                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[12]~_Duplicate_1              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[12]~_Duplicate_1              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[12]~_Duplicate_2              ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[13]                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[13]                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[13]~_Duplicate_1              ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[13]~SCLR_LUT                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[13]~_Duplicate_1              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[13]~_Duplicate_1              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[13]~_Duplicate_2              ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[14]                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[14]                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[14]~_Duplicate_1              ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[14]~SCLR_LUT                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[14]~_Duplicate_1              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[14]~_Duplicate_1              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[14]~_Duplicate_2              ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[15]                           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[15]                           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[15]~_Duplicate_1              ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[15]~SCLR_LUT                  ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[15]~_Duplicate_1              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[15]~_Duplicate_1              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[15]~_Duplicate_2              ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[0]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[0]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[0]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[0]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[0]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[1]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[1]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[1]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[1]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[1]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[2]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[2]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[2]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[2]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[2]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[3]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[3]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[3]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[3]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[3]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[4]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[4]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[4]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[4]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[4]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[5]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[5]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[5]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[5]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[5]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[6]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[6]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[6]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[6]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[6]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[7]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[7]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[7]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[7]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[7]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[8]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[8]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[8]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[8]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[8]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[9]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[9]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[9]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[9]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[9]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[10]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[10]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[10]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[10]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[10]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[11]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[11]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[11]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[11]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[11]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[12]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[12]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[12]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[12]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[12]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[13]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[13]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[13]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[13]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[13]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[14]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[14]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[14]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[14]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[14]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[15]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[15]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[15]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[15]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[15]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[0]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[0]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[0]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[0]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[0]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[0]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[0]~_Duplicate_2     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[1]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[1]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[1]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[1]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[1]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[1]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[1]~_Duplicate_2     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[2]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[2]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[2]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[2]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[2]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[2]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[2]~_Duplicate_2     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[3]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[3]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[3]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[3]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[3]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[3]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[3]~_Duplicate_2     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[4]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[4]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[4]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[4]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[4]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[4]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[4]~_Duplicate_2     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[5]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[5]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[5]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[5]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[5]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[5]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[5]~_Duplicate_2     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[6]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[6]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[6]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[6]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[6]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[6]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[6]~_Duplicate_2     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[7]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[7]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[7]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[7]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[7]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[7]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[7]~_Duplicate_2     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[8]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[8]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[8]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[8]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[8]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[8]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[8]~_Duplicate_2     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[9]                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[9]                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[9]~_Duplicate_1     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[9]~SCLR_LUT         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[9]~_Duplicate_1     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[9]~_Duplicate_1     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[9]~_Duplicate_2     ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[10]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[10]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[10]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[10]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[10]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[10]~_Duplicate_1    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[10]~_Duplicate_2    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[11]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[11]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[11]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[11]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[11]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[11]~_Duplicate_1    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[11]~_Duplicate_2    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[12]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[12]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[12]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[12]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[12]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[12]~_Duplicate_1    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[12]~_Duplicate_2    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[13]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[13]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[13]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[13]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[13]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[13]~_Duplicate_1    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[13]~_Duplicate_2    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[14]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[14]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[14]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[14]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[14]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[14]~_Duplicate_1    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[14]~_Duplicate_2    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[15]                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[15]                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[15]~_Duplicate_1    ; Q                ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[15]~SCLR_LUT        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[15]~_Duplicate_1    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[15]~_Duplicate_1    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[15]~_Duplicate_2    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[0]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[0]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[1]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[1]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[2]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[2]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[3]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[3]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[4]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[4]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[5]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[5]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[6]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[6]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[7]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[7]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[8]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[8]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[9]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[9]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[10]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[10]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[11]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[11]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[12]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[12]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[13]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[13]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[14]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[14]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[15]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult1~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[15]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[1]                                                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[1]~SCLR_LUT                                             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[2]                                                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[2]~SCLR_LUT                                             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[3]                                                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[3]~SCLR_LUT                                             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[4]                                                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[4]~SCLR_LUT                                             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[5]                                                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[5]~SCLR_LUT                                             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[6]                                                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[6]~SCLR_LUT                                             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[7]                                                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[7]~SCLR_LUT                                             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[8]                                                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[8]~SCLR_LUT                                             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[9]                                                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[9]~SCLR_LUT                                             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[10]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[10]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[11]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[11]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[12]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[12]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[13]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[13]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[14]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[14]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[15]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[15]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[0]                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[0]                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[0]~_Duplicate_1                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[0]~SCLR_LUT                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[0]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[0]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[0]~_Duplicate_2                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[1]                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[1]                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[1]~_Duplicate_1                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[1]~SCLR_LUT                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[1]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[1]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[1]~_Duplicate_2                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[2]                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[2]                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[2]~_Duplicate_1                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[2]~SCLR_LUT                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[2]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[2]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[2]~_Duplicate_2                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[3]                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[3]                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[3]~_Duplicate_1                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[3]~SCLR_LUT                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[3]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[3]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[3]~_Duplicate_2                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[4]                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[4]                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[4]~_Duplicate_1                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[4]~SCLR_LUT                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[4]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[4]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[4]~_Duplicate_2                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[5]                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[5]                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[5]~_Duplicate_1                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[5]~SCLR_LUT                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[5]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[5]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[5]~_Duplicate_2                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[6]                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[6]                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[6]~_Duplicate_1                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[6]~SCLR_LUT                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[6]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[6]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[6]~_Duplicate_2                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[7]                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[7]                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[7]~_Duplicate_1                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[7]~SCLR_LUT                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[7]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[7]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[7]~_Duplicate_2                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[8]                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[8]                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[8]~_Duplicate_1                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[8]~SCLR_LUT                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[8]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[8]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[8]~_Duplicate_2                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[9]                                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[9]                                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[9]~_Duplicate_1                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[9]~SCLR_LUT                         ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[9]~_Duplicate_1                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[9]~_Duplicate_1                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[9]~_Duplicate_2                     ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[10]                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[10]                                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[10]~_Duplicate_1                    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[10]~SCLR_LUT                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[10]~_Duplicate_1                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[10]~_Duplicate_1                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[10]~_Duplicate_2                    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[11]                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[11]                                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[11]~_Duplicate_1                    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[11]~SCLR_LUT                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[11]~_Duplicate_1                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[11]~_Duplicate_1                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[11]~_Duplicate_2                    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[12]                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[12]                                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[12]~_Duplicate_1                    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[12]~SCLR_LUT                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[12]~_Duplicate_1                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[12]~_Duplicate_1                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[12]~_Duplicate_2                    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[13]                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[13]                                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[13]~_Duplicate_1                    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[13]~SCLR_LUT                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[13]~_Duplicate_1                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[13]~_Duplicate_1                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[13]~_Duplicate_2                    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[14]                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[14]                                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[14]~_Duplicate_1                    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[14]~SCLR_LUT                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[14]~_Duplicate_1                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[14]~_Duplicate_1                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[14]~_Duplicate_2                    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[15]                                 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[15]                                 ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[15]~_Duplicate_1                    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[15]~SCLR_LUT                        ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[15]~_Duplicate_1                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[15]~_Duplicate_1                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[15]~_Duplicate_2                    ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[0]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[0]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[0]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[0]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[0]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[1]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[1]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[1]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[1]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[1]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[2]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[2]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[2]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[2]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[2]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[3]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[3]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[3]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[3]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[3]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[4]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[4]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[4]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[4]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[4]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[5]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[5]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[5]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[5]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[5]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[6]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[6]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[6]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[6]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[6]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[7]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[7]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[7]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[7]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[7]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[8]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[8]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[8]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[8]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[8]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[9]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[9]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[9]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[9]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[9]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[10]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[10]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[10]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[10]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[10]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[11]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[11]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[11]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[11]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[11]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[12]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[12]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[12]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[12]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[12]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[13]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[13]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[13]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[13]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[13]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[14]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[14]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[14]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[14]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[14]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[15]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[15]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[15]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[15]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[15]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[0]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[0]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[0]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[0]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[0]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[0]~_Duplicate_1           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[0]~_Duplicate_2           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[1]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[1]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[1]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[1]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[1]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[1]~_Duplicate_1           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[1]~_Duplicate_2           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[2]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[2]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[2]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[2]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[2]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[2]~_Duplicate_1           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[2]~_Duplicate_2           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[3]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[3]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[3]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[3]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[3]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[3]~_Duplicate_1           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[3]~_Duplicate_2           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[4]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[4]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[4]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[4]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[4]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[4]~_Duplicate_1           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[4]~_Duplicate_2           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[5]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[5]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[5]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[5]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[5]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[5]~_Duplicate_1           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[5]~_Duplicate_2           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[6]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[6]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[6]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[6]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[6]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[6]~_Duplicate_1           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[6]~_Duplicate_2           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[7]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[7]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[7]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[7]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[7]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[7]~_Duplicate_1           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[7]~_Duplicate_2           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[8]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[8]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[8]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[8]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[8]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[8]~_Duplicate_1           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[8]~_Duplicate_2           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[9]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[9]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[9]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[9]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[9]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[9]~_Duplicate_1           ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[9]~_Duplicate_2           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[10]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[10]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[10]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[10]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[10]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[10]~_Duplicate_1          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[10]~_Duplicate_2          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[11]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[11]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[11]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[11]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[11]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[11]~_Duplicate_1          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[11]~_Duplicate_2          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[12]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[12]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[12]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[12]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[12]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[12]~_Duplicate_1          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[12]~_Duplicate_2          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[13]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[13]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[13]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[13]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[13]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[13]~_Duplicate_1          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[13]~_Duplicate_2          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[14]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[14]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[14]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[14]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[14]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[14]~_Duplicate_1          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[14]~_Duplicate_2          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[15]                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[15]                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[15]~_Duplicate_1          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[15]~SCLR_LUT              ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[15]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[15]~_Duplicate_1          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[15]~_Duplicate_2          ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[0]                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[0]                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[0]~_Duplicate_1                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[0]~SCLR_LUT                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[0]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[0]~_Duplicate_1                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[0]~_Duplicate_2                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[1]                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[1]                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[1]~_Duplicate_1                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[1]~SCLR_LUT                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[1]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[1]~_Duplicate_1                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[1]~_Duplicate_2                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[2]                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[2]                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[2]~_Duplicate_1                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[2]~SCLR_LUT                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[2]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[2]~_Duplicate_1                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[2]~_Duplicate_2                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[3]                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[3]                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[3]~_Duplicate_1                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[3]~SCLR_LUT                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[3]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[3]~_Duplicate_1                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[3]~_Duplicate_2                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[4]                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[4]                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[4]~_Duplicate_1                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[4]~SCLR_LUT                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[4]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[4]~_Duplicate_1                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[4]~_Duplicate_2                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[5]                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[5]                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[5]~_Duplicate_1                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[5]~SCLR_LUT                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[5]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[5]~_Duplicate_1                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[5]~_Duplicate_2                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[6]                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[6]                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[6]~_Duplicate_1                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[6]~SCLR_LUT                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[6]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[6]~_Duplicate_1                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[6]~_Duplicate_2                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[7]                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[7]                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[7]~_Duplicate_1                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[7]~SCLR_LUT                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[7]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[7]~_Duplicate_1                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[7]~_Duplicate_2                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[8]                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[8]                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[8]~_Duplicate_1                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[8]~SCLR_LUT                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[8]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[8]~_Duplicate_1                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[8]~_Duplicate_2                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[9]                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[9]                                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[9]~_Duplicate_1                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[9]~SCLR_LUT                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[9]~_Duplicate_1                       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[9]~_Duplicate_1                       ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[9]~_Duplicate_2                       ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[10]                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[10]                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[10]~_Duplicate_1                      ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[10]~SCLR_LUT                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[10]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[10]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[10]~_Duplicate_2                      ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[11]                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[11]                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[11]~_Duplicate_1                      ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[11]~SCLR_LUT                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[11]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[11]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[11]~_Duplicate_2                      ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[12]                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[12]                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[12]~_Duplicate_1                      ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[12]~SCLR_LUT                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[12]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[12]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[12]~_Duplicate_2                      ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[13]                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[13]                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[13]~_Duplicate_1                      ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[13]~SCLR_LUT                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[13]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[13]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[13]~_Duplicate_2                      ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[14]                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[14]                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[14]~_Duplicate_1                      ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[14]~SCLR_LUT                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[14]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[14]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[14]~_Duplicate_2                      ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[15]                                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[15]                                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[15]~_Duplicate_1                      ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[15]~SCLR_LUT                          ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[15]~_Duplicate_1                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult0~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[15]~_Duplicate_1                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[15]~_Duplicate_2                      ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[0]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[0]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[0]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[0]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[0]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[1]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[1]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[1]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[1]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[1]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[2]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[2]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[2]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[2]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[2]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[3]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[3]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[3]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[3]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[3]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[4]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[4]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[4]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[4]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[4]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[5]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[5]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[5]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[5]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[5]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[6]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[6]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[6]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[6]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[6]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[7]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[7]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[7]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[7]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[7]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[8]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[8]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[8]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[8]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[8]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[9]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[9]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[9]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[9]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[9]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[10]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[10]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[10]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[10]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[10]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[11]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[11]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[11]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[11]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[11]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[12]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[12]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[12]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[12]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[12]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[13]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[13]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[13]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[13]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[13]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[14]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[14]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[14]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[14]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[14]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[15]                        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[15]                        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[15]~_Duplicate_1           ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[15]~SCLR_LUT               ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[15]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult2~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[0]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[0]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[0]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[0]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[0]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[0]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[0]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[1]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[1]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[1]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[1]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[1]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[1]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[1]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[2]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[2]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[2]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[2]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[2]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[2]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[2]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[3]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[3]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[3]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[3]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[3]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[3]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[3]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[4]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[4]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[4]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[4]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[4]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[4]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[4]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[5]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[5]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[5]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[5]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[5]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[5]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[5]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[6]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[6]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[6]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[6]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[6]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[6]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[6]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[7]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[7]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[7]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[7]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[7]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[7]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[7]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[8]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[8]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[8]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[8]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[8]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[8]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[8]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[9]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[9]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[9]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[9]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[9]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[9]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[9]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[10]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[10]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[10]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[10]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[10]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[10]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[10]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[11]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[11]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[11]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[11]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[11]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[11]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[11]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[12]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[12]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[12]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[12]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[12]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[12]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[12]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[13]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[13]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[13]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[13]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[13]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[13]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[13]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[14]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[14]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[14]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[14]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[14]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[14]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[14]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[15]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[15]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[15]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[15]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[15]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Mult1~8                                          ; AX               ;                       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[15]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[15]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[0]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[0]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[1]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[1]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[2]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[2]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[3]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[3]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[4]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[4]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[5]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[5]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[6]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[6]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[7]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[7]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[8]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[8]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[9]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[9]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[10]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[10]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[11]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[11]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[12]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[12]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[13]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[13]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[14]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[14]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[15]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[15]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[0]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[0]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[0]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[0]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[0]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[0]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[0]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[1]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[1]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[1]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[1]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[1]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[1]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[1]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[2]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[2]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[2]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[2]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[2]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[2]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[2]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[3]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[3]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[3]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[3]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[3]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[3]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[3]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[4]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[4]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[4]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[4]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[4]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[4]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[4]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[5]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[5]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[5]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[5]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[5]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[5]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[5]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[6]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[6]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[6]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[6]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[6]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[6]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[6]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[7]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[7]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[7]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[7]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[7]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[7]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[7]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[8]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[8]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[8]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[8]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[8]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[8]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[8]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[9]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[9]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[9]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[9]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[9]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[9]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[9]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[10]                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[10]                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[10]~_Duplicate_1                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[10]~SCLR_LUT                      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[10]~_Duplicate_1                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[10]~_Duplicate_1                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[10]~_Duplicate_2                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[11]                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[11]                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[11]~_Duplicate_1                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[11]~SCLR_LUT                      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[11]~_Duplicate_1                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[11]~_Duplicate_1                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[11]~_Duplicate_2                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[12]                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[12]                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[12]~_Duplicate_1                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[12]~SCLR_LUT                      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[12]~_Duplicate_1                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[12]~_Duplicate_1                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[12]~_Duplicate_2                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[13]                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[13]                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[13]~_Duplicate_1                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[13]~SCLR_LUT                      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[13]~_Duplicate_1                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[13]~_Duplicate_1                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[13]~_Duplicate_2                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[14]                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[14]                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[14]~_Duplicate_1                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[14]~SCLR_LUT                      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[14]~_Duplicate_1                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[14]~_Duplicate_1                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[14]~_Duplicate_2                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[15]                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[15]                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[15]~_Duplicate_1                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[15]~SCLR_LUT                      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[15]~_Duplicate_1                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[15]~_Duplicate_1                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[15]~_Duplicate_2                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[0]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[0]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[0]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[0]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[1]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[1]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[1]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[1]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[2]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[2]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[2]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[2]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[3]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[3]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[3]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[3]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[4]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[4]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[4]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[4]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[5]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[5]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[5]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[5]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[6]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[6]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[6]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[6]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[7]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[7]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[7]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[7]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[8]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[8]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[8]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[8]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[9]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[9]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[9]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[9]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[10]                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[10]                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[10]~_Duplicate_1       ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[10]~SCLR_LUT           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[11]                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[11]                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[11]~_Duplicate_1       ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[11]~SCLR_LUT           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[12]                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[12]                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[12]~_Duplicate_1       ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[12]~SCLR_LUT           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[13]                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[13]                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[13]~_Duplicate_1       ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[13]~SCLR_LUT           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[14]                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[14]                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[14]~_Duplicate_1       ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[14]~SCLR_LUT           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[15]                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[15]                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[15]~_Duplicate_1       ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[15]~SCLR_LUT           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[0]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[0]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[0]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[0]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[0]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[0]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[0]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[1]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[1]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[1]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[1]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[1]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[1]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[1]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[2]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[2]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[2]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[2]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[2]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[2]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[2]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[3]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[3]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[3]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[3]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[3]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[3]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[3]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[4]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[4]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[4]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[4]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[4]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[4]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[4]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[5]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[5]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[5]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[5]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[5]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[5]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[5]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[6]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[6]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[6]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[6]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[6]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[6]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[6]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[7]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[7]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[7]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[7]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[7]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[7]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[7]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[8]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[8]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[8]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[8]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[8]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[8]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[8]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[9]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[9]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[9]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[9]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[9]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[9]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[9]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[10]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[10]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[10]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[10]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[10]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[10]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[10]~_Duplicate_2        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[11]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[11]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[11]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[11]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[11]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[11]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[11]~_Duplicate_2        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[12]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[12]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[12]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[12]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[12]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[12]~_Duplicate_2        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[13]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[13]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[13]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[13]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[13]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[13]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[13]~_Duplicate_2        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[14]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[14]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[14]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[14]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[14]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[14]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[14]~_Duplicate_2        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[15]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[15]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[15]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[15]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[15]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[15]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[15]~_Duplicate_2        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[0]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[0]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[0]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[0]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[0]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[0]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[0]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[1]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[1]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[1]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[1]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[1]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[1]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[1]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[2]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[2]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[2]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[2]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[2]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[2]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[2]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[3]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[3]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[3]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[3]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[3]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[3]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[3]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[4]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[4]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[4]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[4]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[4]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[4]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[4]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[5]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[5]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[5]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[5]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[5]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[5]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[5]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[6]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[6]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[6]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[6]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[6]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[6]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[6]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[7]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[7]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[7]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[7]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[7]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[7]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[7]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[8]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[8]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[8]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[8]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[8]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[8]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[8]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[9]                                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[9]                                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[9]~_Duplicate_1                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[9]~SCLR_LUT                       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[9]~_Duplicate_1                   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[9]~_Duplicate_1                   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[9]~_Duplicate_2                   ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[10]                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[10]                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[10]~_Duplicate_1                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[10]~SCLR_LUT                      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[10]~_Duplicate_1                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[10]~_Duplicate_1                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[10]~_Duplicate_2                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[11]                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[11]                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[11]~_Duplicate_1                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[11]~SCLR_LUT                      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[11]~_Duplicate_1                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[11]~_Duplicate_1                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[11]~_Duplicate_2                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[12]                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[12]                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[12]~_Duplicate_1                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[12]~SCLR_LUT                      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[12]~_Duplicate_1                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[12]~_Duplicate_1                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[12]~_Duplicate_2                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[13]                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[13]                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[13]~_Duplicate_1                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[13]~SCLR_LUT                      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[13]~_Duplicate_1                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[13]~_Duplicate_1                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[13]~_Duplicate_2                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[14]                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[14]                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[14]~_Duplicate_1                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[14]~SCLR_LUT                      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[14]~_Duplicate_1                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[14]~_Duplicate_1                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[14]~_Duplicate_2                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[15]                               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult0~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[15]                               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[15]~_Duplicate_1                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[15]~SCLR_LUT                      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[15]~_Duplicate_1                  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult0~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[15]~_Duplicate_1                  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[15]~_Duplicate_2                  ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[0]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[0]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[0]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[0]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[1]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[1]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[1]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[1]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[2]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[2]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[2]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[2]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[3]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[3]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[3]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[3]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[4]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[4]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[4]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[4]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[5]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[5]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[5]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[5]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[6]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[6]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[6]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[6]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[7]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[7]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[7]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[7]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[8]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[8]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[8]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[8]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[9]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[9]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[9]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[9]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[10]                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[10]                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[10]~_Duplicate_1       ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[10]~SCLR_LUT           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[11]                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[11]                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[11]~_Duplicate_1       ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[11]~SCLR_LUT           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[12]                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[12]                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[12]~_Duplicate_1       ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[12]~SCLR_LUT           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[13]                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[13]                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[13]~_Duplicate_1       ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[13]~SCLR_LUT           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[14]                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[14]                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[14]~_Duplicate_1       ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[14]~SCLR_LUT           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[15]                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult2~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[15]                    ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[15]~_Duplicate_1       ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[15]~SCLR_LUT           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult2~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[0]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[0]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[0]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[0]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[0]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[0]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[0]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[1]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[1]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[1]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[1]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[1]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[1]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[1]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[2]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[2]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[2]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[2]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[2]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[2]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[2]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[3]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[3]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[3]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[3]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[3]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[3]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[3]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[4]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[4]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[4]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[4]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[4]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[4]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[4]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[5]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[5]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[5]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[5]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[5]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[5]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[5]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[6]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[6]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[6]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[6]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[6]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[6]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[6]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[7]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[7]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[7]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[7]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[7]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[7]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[7]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[8]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[8]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[8]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[8]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[8]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[8]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[8]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[9]                      ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[9]                      ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[9]~_Duplicate_1         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[9]~SCLR_LUT             ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[9]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[9]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[9]~_Duplicate_2         ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[10]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[10]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[10]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[10]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[10]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[10]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[10]~_Duplicate_2        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[11]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[11]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[11]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[11]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[11]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[11]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[11]~_Duplicate_2        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[12]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[12]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[12]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[12]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[12]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[12]~_Duplicate_2        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[13]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[13]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[13]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[13]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[13]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[13]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[13]~_Duplicate_2        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[14]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[14]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[14]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[14]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[14]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[14]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[14]~_Duplicate_2        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[15]                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Mult1~8                                      ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[15]                     ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[15]~_Duplicate_1        ; Q                ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[15]~SCLR_LUT            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[15]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Mult1~8                                        ; AX               ;                       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[15]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[15]~_Duplicate_2        ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[0]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[0]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[1]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[1]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[2]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[2]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[3]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[3]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[4]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[4]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[5]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[5]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[6]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[6]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[7]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[7]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[8]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[8]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[9]                                                     ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[9]~SCLR_LUT                                            ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[10]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[10]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[11]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[11]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[12]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[12]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[13]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[13]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[14]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[14]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[15]                                                    ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~8                                                            ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[15]~SCLR_LUT                                           ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[0]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[0]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[0]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[0]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[0]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[0]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[0]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[1]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[1]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[1]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[1]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[1]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[1]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[1]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[2]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[2]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[2]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[2]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[2]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[2]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[2]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[3]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[3]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[3]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[3]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[3]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[3]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[3]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[4]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[4]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[4]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[4]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[4]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[4]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[4]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[5]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[5]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[5]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[5]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[5]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[5]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[5]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[6]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[6]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[6]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[6]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[6]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[6]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[6]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[7]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[7]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[7]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[7]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[7]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[7]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[7]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[8]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[8]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[8]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[8]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[8]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[8]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[8]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[9]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[9]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[9]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[9]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[9]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[9]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[9]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[10]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[10]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[10]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[10]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[10]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[10]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[10]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[11]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[11]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[11]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[11]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[11]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[11]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[11]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[12]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[12]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[12]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[12]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[12]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[12]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[12]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[13]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[13]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[13]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[13]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[13]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[13]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[13]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[14]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[14]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[14]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[14]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[14]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[14]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[14]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[15]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[15]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[15]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[15]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[15]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[15]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[15]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[0]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[0]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[0]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[0]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[1]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[1]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[1]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[1]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[2]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[2]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[2]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[2]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[3]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[3]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[3]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[3]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[4]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[4]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[4]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[4]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[5]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[5]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[5]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[5]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[6]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[6]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[6]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[6]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[7]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[7]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[7]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[7]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[8]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[8]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[8]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[8]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[9]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[9]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[9]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[9]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[10]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[10]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[10]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[10]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[11]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[11]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[11]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[11]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[12]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[12]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[12]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[12]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[13]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[13]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[13]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[13]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[14]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[14]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[14]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[14]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[15]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[15]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[15]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[15]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[0]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[0]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[0]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[0]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[0]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[1]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[1]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[1]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[1]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[1]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[2]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[2]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[2]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[2]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[2]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[3]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[3]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[3]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[3]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[3]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[4]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[4]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[4]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[4]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[4]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[5]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[5]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[5]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[5]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[5]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[6]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[6]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[6]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[6]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[6]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[7]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[7]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[7]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[7]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[7]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[8]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[8]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[8]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[8]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[8]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[9]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[9]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[9]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[9]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[9]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[10]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[10]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[10]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[10]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[10]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[11]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[11]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[11]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[11]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[11]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[12]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[12]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[12]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[12]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[12]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[13]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[13]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[13]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[13]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[13]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[13]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[14]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[14]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[14]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[14]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[14]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[14]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[15]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[15]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[15]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[15]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[15]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[15]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[0]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[0]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[0]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[0]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[0]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[0]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[0]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[1]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[1]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[1]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[1]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[1]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[1]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[1]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[2]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[2]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[2]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[2]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[2]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[2]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[2]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[3]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[3]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[3]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[3]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[3]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[3]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[3]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[4]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[4]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[4]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[4]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[4]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[4]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[4]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[5]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[5]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[5]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[5]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[5]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[5]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[5]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[6]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[6]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[6]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[6]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[6]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[6]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[6]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[7]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[7]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[7]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[7]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[7]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[7]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[7]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[8]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[8]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[8]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[8]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[8]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[8]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[8]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[9]                          ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[9]                          ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[9]~_Duplicate_1             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[9]~SCLR_LUT                 ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[9]~_Duplicate_1             ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[9]~_Duplicate_1             ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[9]~_Duplicate_2             ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[10]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[10]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[10]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[10]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[10]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[10]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[10]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[11]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[11]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[11]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[11]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[11]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[11]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[11]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[12]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[12]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[12]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[12]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[12]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[12]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[12]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[13]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[13]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[13]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[13]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[13]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[13]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[13]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[14]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[14]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[14]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[14]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[14]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[14]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[14]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[15]                         ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult0~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[15]                         ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[15]~_Duplicate_1            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[15]~SCLR_LUT                ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[15]~_Duplicate_1            ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult0~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[15]~_Duplicate_1            ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[15]~_Duplicate_2            ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[0]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[0]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[0]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[0]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[1]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[1]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[1]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[1]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[2]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[2]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[2]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[2]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[3]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[3]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[3]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[3]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[4]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[4]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[4]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[4]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[5]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[5]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[5]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[5]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[6]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[6]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[6]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[6]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[7]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[7]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[7]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[7]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[8]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[8]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[8]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[8]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[9]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[9]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[9]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[9]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[10]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[10]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[10]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[10]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[11]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[11]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[11]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[11]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[12]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[12]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[12]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[12]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[13]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[13]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[13]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[13]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[14]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[14]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[14]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[14]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[15]              ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult2~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[15]              ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[15]~_Duplicate_1 ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[15]~SCLR_LUT     ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult2~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[0]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[0]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[0]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[0]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[0]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[1]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[1]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[1]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[1]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[1]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[2]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[2]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[2]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[2]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[2]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[3]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[3]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[3]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[3]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[3]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[4]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[4]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[4]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[4]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[4]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[5]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[5]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[5]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[5]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[5]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[6]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[6]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[6]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[6]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[6]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[7]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[7]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[7]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[7]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[7]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[8]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[8]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[8]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[8]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[8]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[9]                ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[9]                ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[9]~_Duplicate_1   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[9]~SCLR_LUT       ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[9]~_Duplicate_2   ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[10]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[10]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[10]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[10]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[10]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[11]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[11]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[11]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[11]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[11]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[12]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[12]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[12]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[12]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[12]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[13]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[13]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[13]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[13]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[13]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[13]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[14]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[14]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[14]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[14]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[14]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[14]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[14]~_Duplicate_2  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[15]               ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Mult1~8                                ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[15]               ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[15]~_Duplicate_1  ; Q                ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[15]~SCLR_LUT      ; Created         ; Register Packing ; Timing optimization        ;           ;                ;                                                                                                             ;                  ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[15]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Mult1~8                                  ; AX               ;                       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[15]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization        ; Q         ;                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[15]~_Duplicate_2  ; Q                ;                       ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4961 ) ; 0.00 % ( 0 / 4961 )        ; 0.00 % ( 0 / 4961 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4961 ) ; 0.00 % ( 0 / 4961 )        ; 0.00 % ( 0 / 4961 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4961 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/00 coif/coif1/coif1 Level 2/hdl_prj/hdlsrc/final_heart_coif1_2_Level_fixed/output_files/DWT_coif1_2_Level.pin.


+--------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                        ;
+-------------------------------------------------------------+----------------+-------+
; Resource                                                    ; Usage          ; %     ;
+-------------------------------------------------------------+----------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,062 / 41,910 ; 5 %   ;
; ALMs needed [=A-B+C]                                        ; 2,062          ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,077 / 41,910 ; 5 %   ;
;         [a] ALMs used for LUT logic and registers           ; 426            ;       ;
;         [b] ALMs used for LUT logic                         ; 164            ;       ;
;         [c] ALMs used for registers                         ; 1,487          ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0              ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 21 / 41,910    ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 6 / 41,910     ; < 1 % ;
;         [a] Due to location constrained logic               ; 0              ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 6              ;       ;
;         [c] Due to LAB input limits                         ; 0              ;       ;
;         [d] Due to virtual I/Os                             ; 0              ;       ;
;                                                             ;                ;       ;
; Difficulty packing design                                   ; Low            ;       ;
;                                                             ;                ;       ;
; Total LABs:  partially or completely used                   ; 315 / 4,191    ; 8 %   ;
;     -- Logic LABs                                           ; 315            ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0              ;       ;
;                                                             ;                ;       ;
; Combinational ALUT usage for logic                          ; 1,173          ;       ;
;     -- 7 input functions                                    ; 1              ;       ;
;     -- 6 input functions                                    ; 29             ;       ;
;     -- 5 input functions                                    ; 2              ;       ;
;     -- 4 input functions                                    ; 16             ;       ;
;     -- <=3 input functions                                  ; 1,125          ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,165          ;       ;
; Dedicated logic registers                                   ; 3,928          ;       ;
;     -- By type:                                             ;                ;       ;
;         -- Primary logic registers                          ; 3,825 / 83,820 ; 5 %   ;
;         -- Secondary logic registers                        ; 103 / 83,820   ; < 1 % ;
;     -- By function:                                         ;                ;       ;
;         -- Design implementation registers                  ; 3,928          ;       ;
;         -- Routing optimization registers                   ; 0              ;       ;
;                                                             ;                ;       ;
; Virtual pins                                                ; 0              ;       ;
; I/O pins                                                    ; 36 / 499       ; 7 %   ;
;     -- Clock pins                                           ; 3 / 11         ; 27 %  ;
;     -- Dedicated input pins                                 ; 0 / 39         ; 0 %   ;
;                                                             ;                ;       ;
; Hard processor system peripheral utilization                ;                ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )  ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )  ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )  ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )  ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )  ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )  ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )  ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )  ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )  ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )  ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )  ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )  ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )  ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )  ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )  ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )  ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )  ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )  ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )  ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )  ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )  ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )  ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )  ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )  ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )  ;       ;
;                                                             ;                ;       ;
; Global signals                                              ; 1              ;       ;
; M10K blocks                                                 ; 0 / 553        ; 0 %   ;
; Total MLAB memory bits                                      ; 0              ;       ;
; Total block memory bits                                     ; 0 / 5,662,720  ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 5,662,720  ; 0 %   ;
; Total DSP Blocks                                            ; 60 / 112       ; 54 %  ;
; Fractional PLLs                                             ; 0 / 6          ; 0 %   ;
; Global clocks                                               ; 1 / 16         ; 6 %   ;
; Quadrant clocks                                             ; 0 / 66         ; 0 %   ;
; Horizontal periphery clocks and Vertical periphery clocks   ; 0 / 18         ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100        ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100        ; 0 %   ;
; JTAGs                                                       ; 0 / 1          ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1          ; 0 %   ;
; CRC blocks                                                  ; 0 / 1          ; 0 %   ;
; Remote update blocks                                        ; 0 / 1          ; 0 %   ;
; Hard IPs                                                    ; 0 / 2          ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9          ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9          ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9          ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9          ; 0 %   ;
; Channel PLLs                                                ; 0 / 9          ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4          ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2          ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1% / 1% / 1%   ;       ;
; Peak interconnect usage (total/H/V)                         ; 6% / 6% / 8%   ;       ;
; Maximum fan-out                                             ; 4155           ;       ;
; Highest non-global fan-out                                  ; 4155           ;       ;
; Total fan-out                                               ; 20952          ;       ;
; Average fan-out                                             ; 3.27           ;       ;
+-------------------------------------------------------------+----------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2062 / 41910 ( 5 % )  ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2062                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2077 / 41910 ( 5 % )  ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 426                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 164                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1487                  ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 21 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 6 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 6                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 315 / 4191 ( 8 % )    ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 315                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 1173                  ; 0                              ;
;     -- 7 input functions                                    ; 1                     ; 0                              ;
;     -- 6 input functions                                    ; 29                    ; 0                              ;
;     -- 5 input functions                                    ; 2                     ; 0                              ;
;     -- 4 input functions                                    ; 16                    ; 0                              ;
;     -- <=3 input functions                                  ; 1125                  ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1165                  ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 3825 / 83820 ( 5 % )  ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 103 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 3928                  ; 0                              ;
;         -- Routing optimization registers                   ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 36                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                              ;
; DSP block                                                   ; 60 / 112 ( 53 % )     ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 0                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 0                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 21672                 ; 0                              ;
;     -- Registered Connections                               ; 4346                  ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 19                    ; 0                              ;
;     -- Output Ports                                         ; 17                    ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; In1[0]     ; W15   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[10]    ; AG1   ; 3A       ; 10           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[11]    ; AG2   ; 3A       ; 16           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[12]    ; AG3   ; 3A       ; 6            ; 0            ; 34           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[13]    ; AG5   ; 3A       ; 14           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[14]    ; AG6   ; 3A       ; 12           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[15]    ; AG7   ; 3A       ; 10           ; 0            ; 91           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[1]     ; AK2   ; 3B       ; 20           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[2]     ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[3]     ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[4]     ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[5]     ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[6]     ; AH2   ; 3A       ; 10           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[7]     ; AH3   ; 3A       ; 16           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[8]     ; AH4   ; 3A       ; 6            ; 0            ; 51           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; In1[9]     ; AH5   ; 3A       ; 14           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; clk        ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 4046                  ; 0                  ; yes    ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; clk_enable ; AB30  ; 5B       ; 89           ; 21           ; 3            ; 11                    ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; reset      ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 4155                  ; 0                  ; no     ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Out1[0]  ; AG8   ; 3A       ; 8            ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[10] ; AE12  ; 3A       ; 2            ; 0            ; 57           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[11] ; AD7   ; 3A       ; 6            ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[12] ; AD9   ; 3A       ; 2            ; 0            ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[13] ; AD10  ; 3A       ; 4            ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[14] ; AD11  ; 3A       ; 2            ; 0            ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[15] ; AD12  ; 3A       ; 16           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[1]  ; AF4   ; 3A       ; 8            ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[2]  ; AF5   ; 3A       ; 8            ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[3]  ; AF6   ; 3A       ; 12           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[4]  ; AF8   ; 3A       ; 10           ; 0            ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[5]  ; AF9   ; 3A       ; 8            ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[6]  ; AF10  ; 3A       ; 4            ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[7]  ; AE7   ; 3A       ; 6            ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[8]  ; AE9   ; 3A       ; 2            ; 0            ; 91           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Out1[9]  ; AE11  ; 3A       ; 4            ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ce_out   ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 28 / 32 ( 88 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 6 / 48 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 2 / 16 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 45 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 57 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; clk_enable                      ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ; 35         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; Out1[11]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; Out1[12]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A       ; Out1[13]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; Out1[14]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; Out1[15]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; Out1[7]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; Out1[8]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; Out1[9]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; Out1[10]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; Out1[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 64         ; 3A       ; Out1[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 75         ; 3A       ; Out1[3]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; Out1[4]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 67         ; 3A       ; Out1[5]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; Out1[6]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B       ; clk                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A       ; In1[10]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG2      ; 83         ; 3A       ; In1[11]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG3      ; 63         ; 3A       ; In1[12]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; In1[13]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 73         ; 3A       ; In1[14]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ; 68         ; 3A       ; In1[15]                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG8      ; 65         ; 3A       ; Out1[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; In1[6]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 81         ; 3A       ; In1[7]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 61         ; 3A       ; In1[8]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 76         ; 3A       ; In1[9]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A       ; In1[4]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ2      ; 77         ; 3A       ; In1[5]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; reset                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; In1[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B       ; In1[3]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A       ; GND+                            ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; GND+                            ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; In1[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; In1[2]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B       ; ce_out                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Library Name ;
+--------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
; |DWT_coif1_2_Level                               ; 2062.0 (264.8)       ; 2076.0 (264.8)                   ; 20.0 (0.0)                                        ; 6.0 (0.0)                        ; 0.0 (0.0)            ; 1173 (4)            ; 3928 (656)                ; 0 (0)         ; 0                 ; 0     ; 60         ; 36   ; 0            ; |DWT_coif1_2_Level                                                                                           ; work         ;
;    |DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc| ; 6.5 (6.5)            ; 7.0 (7.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_coif1_2_Level|DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc                                               ; work         ;
;    |Soft_Thresholding1:u_Soft_Thresholding1|     ; 115.3 (115.3)        ; 117.3 (117.3)                    ; 3.4 (3.4)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 92 (92)             ; 214 (214)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_coif1_2_Level|Soft_Thresholding1:u_Soft_Thresholding1                                                   ; work         ;
;    |Soft_Thresholding:u_Soft_Thresholding|       ; 590.7 (590.7)        ; 590.8 (590.8)                    ; 1.7 (1.7)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 58 (58)             ; 1179 (1179)               ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_coif1_2_Level|Soft_Thresholding:u_Soft_Thresholding                                                     ; work         ;
;    |Threshold_Estimator:u_Threshold_Estimator|   ; 119.0 (8.3)          ; 117.8 (9.0)                      ; 1.8 (0.7)                                         ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 33 (16)             ; 242 (16)                  ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DWT_coif1_2_Level|Threshold_Estimator:u_Threshold_Estimator                                                 ; work         ;
;       |Absolute_Value1:u_Absolute_Value1|        ; 6.0 (6.0)            ; 7.0 (7.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DWT_coif1_2_Level|Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1               ; work         ;
;       |Median2:u_Median2|                        ; 104.7 (37.5)         ; 101.8 (35.7)                     ; 0.2 (1.2)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 212 (77)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_coif1_2_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2                               ; work         ;
;          |Data_Sorter10:u_Data_Sorter10|         ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_coif1_2_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10 ; work         ;
;          |Data_Sorter13:u_Data_Sorter13|         ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_coif1_2_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13 ; work         ;
;          |Data_Sorter17:u_Data_Sorter17|         ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_coif1_2_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17 ; work         ;
;          |Data_Sorter20:u_Data_Sorter20|         ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_coif1_2_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20 ; work         ;
;          |Data_Sorter23:u_Data_Sorter23|         ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_coif1_2_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23 ; work         ;
;          |Data_Sorter24:u_Data_Sorter24|         ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_coif1_2_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24 ; work         ;
;          |Data_Sorter2:u_Data_Sorter2|           ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_coif1_2_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2   ; work         ;
;          |Data_Sorter3:u_Data_Sorter3|           ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_coif1_2_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3   ; work         ;
;          |Data_Sorter6:u_Data_Sorter6|           ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DWT_coif1_2_Level|Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6   ; work         ;
;    |alpha1st_Level_Decomp1:u_1st_Level_Decomp1|  ; 172.7 (29.1)         ; 177.4 (29.1)                     ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 208 (46)            ; 286 (32)                  ; 0 (0)         ; 0                 ; 0     ; 14         ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1                                                ; work         ;
;       |HiD_Even_block:u_HiD_Even|                ; 37.3 (37.3)          ; 41.3 (41.3)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even                      ; work         ;
;       |HiD_Odd_block:u_HiD_Odd|                  ; 49.9 (49.9)          ; 51.8 (51.8)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd                        ; work         ;
;       |LoD_Even_block:u_LoD_Even|                ; 31.7 (31.7)          ; 32.0 (32.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even                      ; work         ;
;       |LoD_Odd_block:u_LoD_Odd|                  ; 21.3 (21.3)          ; 23.3 (23.3)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd                        ; work         ;
;    |alpha1st_Level_Decomp:u_1st_Level_Decomp|    ; 188.6 (33.3)         ; 193.1 (33.3)                     ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 226 (47)            ; 291 (32)                  ; 0 (0)         ; 0                 ; 0     ; 14         ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp                                                  ; work         ;
;       |HiD_Even:u_HiD_Even|                      ; 41.5 (41.5)          ; 44.8 (44.8)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even                              ; work         ;
;       |HiD_Odd:u_HiD_Odd|                        ; 52.7 (52.7)          ; 53.4 (53.4)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (70)             ; 83 (83)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd                                ; work         ;
;       |LoD_Even:u_LoD_Even|                      ; 38.0 (38.0)          ; 39.5 (39.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even                              ; work         ;
;       |LoD_Odd:u_LoD_Odd|                        ; 21.3 (21.3)          ; 22.0 (22.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd                                ; work         ;
;    |alpha1st_Level_Recon1:u_1st_Level_Recon1|    ; 344.0 (131.1)        ; 348.8 (131.1)                    ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 288 (64)            ; 606 (255)                 ; 0 (0)         ; 0                 ; 0     ; 13         ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1                                                  ; work         ;
;       |HiR_Even1:u_HiR_Even1|                    ; 66.7 (66.7)          ; 70.9 (70.9)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1                            ; work         ;
;       |HiR_Odd1:u_HiR_Odd1|                      ; 37.0 (37.0)          ; 37.0 (37.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1                              ; work         ;
;       |LoR_Even1:u_LoR_Even1|                    ; 66.0 (66.0)          ; 70.8 (70.8)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1                            ; work         ;
;       |LoR_Odd1:u_LoR_Odd1|                      ; 39.0 (39.0)          ; 39.0 (39.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1                              ; work         ;
;    |alpha1st_Level_Recon4:u_1st_Level_Recon4|    ; 258.9 (61.8)         ; 258.9 (61.8)                     ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 256 (65)            ; 446 (103)                 ; 0 (0)         ; 0                 ; 0     ; 13         ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Recon4:u_1st_Level_Recon4                                                  ; work         ;
;       |HiR_Even1_block:u_HiR_Even1|              ; 64.2 (64.2)          ; 64.2 (64.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1                      ; work         ;
;       |HiR_Odd1_block:u_HiR_Odd1|                ; 38.3 (38.3)          ; 38.5 (38.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1                        ; work         ;
;       |LoR_Even1_block:u_LoR_Even1|              ; 54.8 (54.8)          ; 59.6 (59.6)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1                      ; work         ;
;       |LoR_Odd1_block:u_LoR_Odd1|                ; 34.8 (34.8)          ; 34.8 (34.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DWT_coif1_2_Level|alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1                        ; work         ;
+--------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                       ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name       ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; ce_out     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[10]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[11]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[12]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[13]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[14]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Out1[15]   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_enable ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clk        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; reset      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[0]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[1]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[2]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[3]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[4]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[5]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[6]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[7]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[8]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[9]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[10]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[11]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[12]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[13]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[14]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; In1[15]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk_enable                                                                                                       ;                   ;         ;
;      - DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|phase_1~0                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[0]~0                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|kconst_1~0                                                        ; 1                 ; 0       ;
;      - Downsample4_out1[5]~0                                                                                     ; 1                 ; 0       ;
;      - DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|phase_0_tmp~0                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1~0                                 ; 1                 ; 0       ;
;      - DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30~0                                                     ; 1                 ; 0       ;
;      - Downsample3_out1[14]~0                                                                                    ; 1                 ; 0       ;
;      - Downsample4_ds_out[15]~0                                                                                  ; 1                 ; 0       ;
;      - DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|phase_4_tmp~0                                                 ; 1                 ; 0       ;
;      - ce_out~output                                                                                             ; 0                 ; 0       ;
; clk                                                                                                              ;                   ;         ;
; reset                                                                                                            ;                   ;         ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[0]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[1]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[2]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[3]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[4]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[5]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[6]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[7]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[8]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[9]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[10]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[11]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[12]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[13]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[14]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[15]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[14]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[13]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[12]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[11]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[10]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[9]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[8]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[7]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[6]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[5]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[4]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[3]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[2]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[1]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[15]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[15]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[15]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[14]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[13]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[12]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[11]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[14]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[10]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[13]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][14]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[9]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[12]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][13]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[8]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[11]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][12]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[7]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[10]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][11]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[6]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[9]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][10]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[5]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[8]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][9]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[4]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[7]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][8]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[3]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[6]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][7]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[2]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[5]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][6]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Delay3_out1[1]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[4]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][5]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[3]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][4]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][4]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[0]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[1]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][5]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[2]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][6]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[3]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][7]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[4]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][8]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[5]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][9]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[6]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][10]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[7]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][11]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[8]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][12]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[9]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][13]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[10]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][14]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[11]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][15]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[12]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[13]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply1_out1_1[14]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[1][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[15]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][15]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[14]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[13]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[12]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[11]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][14]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[10]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][13]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[9]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][12]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[8]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][11]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[7]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][10]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[6]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][9]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[5]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][8]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[4]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][7]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[3]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][6]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[2]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[2]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][5]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[1][14]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[1][13]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[1][12]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[1][11]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[1][10]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[1][9]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[1][8]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[1][7]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[1][6]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[1][5]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[1][4]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[0][4]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[0][5]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[0][6]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[0][7]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[0][8]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[0][9]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[0][10]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[0][11]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[0][12]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[0][13]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[0][14]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[0][15]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[15]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[14]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[13]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[12]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[11]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[10]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[9]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[8]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[7]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[6]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[5]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[4]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[3]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[2]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[1]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][4]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][14]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][13]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][12]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][11]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][10]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][9]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][8]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][7]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][6]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][5]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[0]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][15]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[1][15]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[1][14]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[1][13]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[1][12]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[1][11]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[1][10]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[1][9]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[1][8]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[1][7]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[1][6]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[1][5]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[1]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[1]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][4]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][14]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][13]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][12]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][11]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][10]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][9]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][8]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][7]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][6]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][5]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][4]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[0]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[1]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[2]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[3]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[4]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[5]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[6]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[7]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[8]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[9]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[10]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[11]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[12]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[13]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[14]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[15]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[15]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[14]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[13]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[12]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[11]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[10]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[9]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[8]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[7]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[0]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[15]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[14]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[13]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[12]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[11]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[10]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[9]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[8]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[7]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[6]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[5]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[4]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[3]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[2]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[1]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[6]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[0][4]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[0][14]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[0][13]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[0][12]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[0][11]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[0][10]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[0][9]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[0][8]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[0][7]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[0][6]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[0][5]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[0][15]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][15]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][14]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][13]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][12]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][11]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][10]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][9]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][8]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][7]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][6]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][5]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[1][4]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[15]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[14]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[13]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[12]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[11]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[10]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[9]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[8]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[7]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[6]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[5]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[4]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[3]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[2]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][1]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][14]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][13]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][12]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][11]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][10]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][9]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][8]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][7]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][6]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][5]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][4]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][3]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][2]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[1]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][15]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[15]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[14]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[13]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[12]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[11]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[10]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[9]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[8]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[7]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[6]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[5]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[4]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[0]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[2]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[1]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[3]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][4]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][1]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][14]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][13]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][12]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][11]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][10]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][9]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][8]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][7]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][6]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][5]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][4]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][3]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][2]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[0][15]                ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[15]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[14]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[13]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[12]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[11]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[10]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[9]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[8]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[7]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[6]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[5]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[4]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[3]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[2]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[1]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][3]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][14]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][13]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][12]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][11]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][10]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][9]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][8]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][7]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][6]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][5]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][4]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[0]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][15]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply_out1_1[15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply_out1_1[14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply_out1_1[13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply_out1_1[12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply_out1_1[11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply_out1_1[10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply_out1_1[9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply_out1_1[8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply_out1_1[7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply_out1_1[6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[0]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[15]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[14]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[13]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[12]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[11]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[10]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[9]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[8]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[7]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[6]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[5]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[4]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[3]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[2]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Delay3_out1[1]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply_out1_1[5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][14]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][13]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][12]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][11]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][10]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][9]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][8]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][7]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][6]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][5]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][4]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][3]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][2]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][1]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[6][0]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[14]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[13]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[12]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[11]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[10]                                                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[9]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[8]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[7]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[6]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[5]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[4]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[3]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[2]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[1]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[15]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[0]                                                      ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[1]                                                      ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[2]                                                      ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[3]                                                      ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[4]                                                      ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[5]                                                      ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[6]                                                      ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[7]                                                      ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[8]                                                      ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[9]                                                      ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[10]                                                     ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[11]                                                     ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[12]                                                     ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[13]                                                     ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[14]                                                     ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain_out1_1[15]                                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][3]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][14]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][13]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][12]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][11]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][10]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][9]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][8]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][7]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][6]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][5]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][4]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[0][15]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[15]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[14]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[13]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[12]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[11]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[10]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[9]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[8]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[7]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[6]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[5]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[4]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[3]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[2]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[1]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][0]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][15]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][14]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][13]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][12]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][11]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][10]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][9]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][8]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][7]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][6]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][5]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][4]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][3]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][2]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[1][1]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply1_out1_1[0]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][14]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][13]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][12]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][11]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][10]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][9]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][8]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][7]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][6]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][5]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][4]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][3]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][2]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][1]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[5][0]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[15]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[14]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[13]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[12]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[11]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[10]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[9]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[8]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[7]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[6]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[5]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[4]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[0]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[15]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[14]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[13]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[12]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[11]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[10]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[9]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[8]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[7]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[6]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[5]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[4]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[3]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[2]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Delay3_out1[1]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[3]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][15]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][14]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][13]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][12]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][11]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][10]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][9]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][8]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][7]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][6]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][5]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][4]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][3]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][2]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][1]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][0]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][0]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][15]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][14]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][13]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][12]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][11]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][10]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][9]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][8]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][7]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][6]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][5]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][4]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][3]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][2]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|delayMatch_reg[0][1]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][14]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][13]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][12]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][11]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][10]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][9]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][8]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][7]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][6]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][5]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][4]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][3]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][2]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][1]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[4][0]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[15]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[14]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[13]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[12]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[11]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[10]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[9]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[8]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[7]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[6]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[5]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[4]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[3]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[2]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[1]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply1_out1_1[0]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][15]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][14]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][13]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][12]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][11]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][10]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][9]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][8]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][7]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][6]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][5]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][4]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][3]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][2]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][1]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[5][0]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[1]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[1][14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[2]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[1][15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[3]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[4]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[5]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[6]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[1]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[10]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[1][0]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[11]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[1][1]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[12]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[1][2]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[13]                           ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[0]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[1]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[2]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[3]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[4]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[5]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[6]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[7]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[8]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[9]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[10]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[11]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[12]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[13]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[14]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain_out1_1[15]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][14]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][13]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][12]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][11]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][10]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][9]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][8]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][7]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][6]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][5]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][4]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][3]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][2]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][1]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[3][0]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[0][15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][15]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][14]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][13]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][12]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][11]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][10]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][9]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][8]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][7]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][6]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][5]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][4]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][3]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][2]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][1]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[4][0]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][0]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][0]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Delay3_out1                                                         ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[1]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][1]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][1]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][2]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][2]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][3]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][3]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][4]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][4]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][5]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][5]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][6]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][6]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][7]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][7]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][8]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][8]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][9]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][9]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][10]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][10]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][11]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][11]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][12]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][12]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][13]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][13]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][14]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][14]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[2][15]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[2][15]                                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][14]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][13]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][12]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][11]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][10]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][9]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][8]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][7]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][6]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][5]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][4]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][3]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][2]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][1]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[2][0]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][15]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][14]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][13]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][12]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][11]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][10]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][9]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][8]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][7]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][6]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][5]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][4]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][3]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][2]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][1]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[3][0]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][0]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][0]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][14]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][13]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][12]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][11]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][10]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][9]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][15]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain1_out1_1[10]                                                    ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain1_out1_1[5]                                                     ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain1_out1_1[4]                                                     ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain1_out1_1[3]                                                     ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain1_out1_1[2]                                                     ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain1_out1_1[1]                                                     ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Gain1_out1_1[0]                                                     ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch11_reg[0]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][1]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][1]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][2]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][2]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][3]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][3]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][4]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][4]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][5]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][5]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][6]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][6]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][7]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][7]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][8]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][8]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][9]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][9]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][10]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][10]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][11]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][11]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][12]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][12]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][13]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][13]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][14]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][14]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[1][15]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[1][15]                                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[14]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[15]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[0][13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[0][14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[0][15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[0][0]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[0][1]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][14]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][13]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][12]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][11]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][10]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][9]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][8]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][7]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][6]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][5]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][4]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][3]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][2]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][1]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[1][0]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][15]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][14]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][13]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][12]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][11]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][10]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][9]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][8]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][7]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][6]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][5]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][4]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][3]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][2]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][1]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[2][0]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][0]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][0]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch6_reg[0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][14]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][13]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][12]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][11]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][10]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][9]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[0][15]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[15]                                             ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[14]                                             ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[13]                                             ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[12]                                             ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[11]                                             ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[10]                                             ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[9]                                              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[8]                                              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[7]                                              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[6]                                              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[5]                                              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[4]                                              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[3]                                              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[2]                                              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[1]                                              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[0]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][1]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][1]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][2]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][2]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][3]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][3]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][4]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][4]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][5]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][5]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][6]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][6]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][7]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][7]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][8]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][8]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][9]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][9]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][10]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][10]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][11]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][11]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][12]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][12]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][13]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][13]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][14]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][14]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch8_reg[0][15]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|delayMatch9_reg[0][15]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][0]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][0]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[2]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Delay3_out1                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[1]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][1]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][1]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][2]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][2]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][3]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][3]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][4]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][4]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][5]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][5]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][6]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][6]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][7]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][7]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][8]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][8]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][9]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][9]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][10]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][10]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][11]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][11]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][12]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][12]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][13]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][13]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][14]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][14]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[2][15]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[2][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][14]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][13]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][12]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][11]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][10]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][9]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][8]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][7]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][6]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][5]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][4]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][3]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][2]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][1]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][0]                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][15]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][14]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][13]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][12]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][11]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][10]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][9]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][8]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][7]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][6]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][5]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][4]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][3]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][2]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][1]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[1][0]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[62][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][0]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][0]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[1]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][14]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][13]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][12]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][15]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain1_out1_1[10]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain1_out1_1[5]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain1_out1_1[4]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain1_out1_1[3]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain1_out1_1[2]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain1_out1_1[1]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Gain1_out1_1[0]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch11_reg[0]                                               ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][1]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][1]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][2]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][2]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][3]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][3]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][4]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][4]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][5]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][5]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][6]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][6]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][7]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][7]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][8]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][8]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][9]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][9]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][10]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][10]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][11]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][11]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][12]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][12]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][13]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][13]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][14]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][14]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[1][15]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[1][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[0]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[15]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[14]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[13]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[12]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[11]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[10]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[9]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[8]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[7]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[6]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[5]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[4]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[3]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[2]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Delay3_out1[1]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][15]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][14]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][13]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][12]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][11]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][10]                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][9]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][8]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][7]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][6]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][5]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][4]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][3]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][2]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][1]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][0]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[61][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][0]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][0]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][14]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][13]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][12]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[0][15]                                              ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][15]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][1]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][0]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][14]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][13]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][12]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][11]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][10]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][9]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][8]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][7]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][6]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][5]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][4]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][3]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][2]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][1]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][1]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][2]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][2]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][3]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][3]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][4]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][4]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][5]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][5]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][6]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][6]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][7]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][7]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][8]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][8]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][9]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][9]                                             ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][10]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][10]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][11]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][11]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][12]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][12]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][13]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][13]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][14]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][14]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch8_reg[0][15]                                            ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][15]                                            ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[15]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[14]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[13]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[12]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[11]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[10]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[9]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[8]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[7]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[6]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[5]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[4]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[3]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[2]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[1]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][3]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][14]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][13]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][12]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][11]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][10]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][9]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][8]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][7]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][6]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][5]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][4]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply1_out1_1[0]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][15]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[15]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[14]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[13]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[12]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[11]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[10]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[9]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[8]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[7]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[6]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[5]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[4]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[3]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[2]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[1]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[15]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[14]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[13]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[12]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[11]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[10]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[9]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[8]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[7]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[6]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[5]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[4]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[3]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[2]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[1]                           ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[0]                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[1]                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[2]                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[3]                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[4]                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[5]                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[6]                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[7]                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[8]                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[9]                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[10]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[11]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[12]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[13]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[14]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay_out1[15]                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[60][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][15]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][1]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][0]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][14]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][13]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][12]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][11]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][10]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][9]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][8]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][7]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][6]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][5]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][4]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][3]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[2][2]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][3]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][14]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][13]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][12]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][11]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][10]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][9]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][8]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][7]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][6]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][5]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][4]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[0][15]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[15]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[14]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[13]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[12]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[11]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[10]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[9]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[8]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[7]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[6]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[5]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[4]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[3]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[2]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[1]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[0]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][15]                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[0]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[1]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[2]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[3]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[4]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[5]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[6]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[7]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[8]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[9]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[10]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[11]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[12]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[13]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[14]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay1_out1[15]                               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[59][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][15]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][1]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][0]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][14]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][13]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][12]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][11]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][10]                                                ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][9]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][8]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][7]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][6]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][5]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][4]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][3]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][2]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[0]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[1]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[2]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[3]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[4]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[5]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[6]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[7]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[8]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[9]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[10]                                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[11]                                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[12]                                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[13]                                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[14]                                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[15]                                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[0][4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[0][14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[0][13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[0][12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[0][11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[0][10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[0][9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[0][8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[0][7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[0][6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[0][5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[0][15]                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[15] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[14] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[13] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[12] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[11] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[10] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[9]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[8]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[7]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[6]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[5]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[4]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[3]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[2]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[1]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[15] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[14] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[13] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[12] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[11] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[10] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[9]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[8]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[7]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[6]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[5]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[4]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[3]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[2]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[1]  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[58][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[15] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[14] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[13] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[12] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[11] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[10] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[9]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[8]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[7]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[6]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[5]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[4]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[3]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[2]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter20:u_Data_Sorter20|Delay2_out1[1]  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[57][0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[15]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[1]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[0]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[14]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[13]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[12]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[11]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[10]                                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[9]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[8]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[7]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[6]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[5]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[4]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[3]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain_out1_1[2]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[15] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[14] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[13] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[12] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[11] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[10] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[9]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[8]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[7]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[6]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[5]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[4]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[3]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[2]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter17:u_Data_Sorter17|Delay1_out1[1]  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[56][0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[2]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_out1_1[0]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_out1_1[1]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_out1_1[2]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_out1_1[3]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_out1_1[4]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_out1_1[5]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Delay3_out1[15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[9]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[8]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[7]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[6]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[5]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[4]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[3]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[2]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_out1_1[3]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_out1_1[2]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_out1_1[1]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[10]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[15]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[14]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[13]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[12]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[11]                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_out1_1[0]                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[15] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[14] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[13] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[12] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[11] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[10] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[9]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[8]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[7]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[6]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[5]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[4]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[3]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[2]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter13:u_Data_Sorter13|Delay2_out1[1]  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[55][0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[1]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[2]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[3]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[4]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[5]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[6]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[7]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[8]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[9]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|delayMatch_reg[1][0]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[10]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|delayMatch_reg[1][1]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[11]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|delayMatch_reg[1][2]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[12]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|delayMatch_reg[1][3]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[13]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|delayMatch_reg[1][4]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply1_out1_1[14]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|delayMatch_reg[1][5]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[15]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[14]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[13]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[12]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[11]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[10]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[9]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[8]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[7]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[6]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[5]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[4]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[3]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[2]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][1]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][15]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][14]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][13]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][12]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][11]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][10]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][9]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][8]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][7]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][6]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][5]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][4]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][3]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[1][2]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[1]                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[15] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[14] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[13] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[12] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[11] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[10] ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[9]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[8]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[7]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[6]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[5]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[4]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[3]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[2]  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter10:u_Data_Sorter10|Delay1_out1[1]  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[54][0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|delayMatch_reg[0][0]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|delayMatch_reg[0][1]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|delayMatch_reg[0][2]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|delayMatch_reg[0][3]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|delayMatch_reg[0][4]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|delayMatch_reg[0][5]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][1]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][15]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][14]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][13]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][12]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][11]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][10]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][9]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][8]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][7]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][6]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][5]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][4]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][3]                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|delayMatch_reg[0][2]                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[15]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[14]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[13]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[12]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[11]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[10]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[9]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[8]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[7]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[6]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[5]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[4]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[3]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[2]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter6:u_Data_Sorter6|Delay2_out1[1]    ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[53][0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[4]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[2]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[2]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[5]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[3]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[6]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[4]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[7]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[5]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[8]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[6]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[9]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[7]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[10]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[8]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[11]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[9]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[12]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[10]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[13]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay3_out1[0]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[14]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay3_out1[1]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply_out1_1[15]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay3_out1[2]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay3_out1[3]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Delay3_out1[4]                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[11]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[12]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[13]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[14]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[15]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[15]                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[15]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[14]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[13]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[12]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[11]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[10]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[9]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[8]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[7]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[6]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[5]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[4]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[3]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[2]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter3:u_Data_Sorter3|Delay1_out1[1]    ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[52][0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[2]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[1]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply_out1_1[1]                     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[3]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[4]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[5]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[6]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[7]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[8]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[9]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[10]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][13]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply1_out1_1[0]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply1_out1_1[1]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][14]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply1_out1_1[2]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][15]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply1_out1_1[3]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Multiply1_out1_1[4]                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[1]                    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[11]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|delayMatch_reg[1][0]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[12]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|delayMatch_reg[1][1]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[13]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|delayMatch_reg[1][2]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[14]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|delayMatch_reg[1][3]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[15]                   ; 1                 ; 0       ;
;      - DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|phase_0                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[15]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[14]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[13]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[12]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[11]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[10]   ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[9]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[8]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[7]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[6]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[5]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[4]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[3]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[2]    ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter2:u_Data_Sorter2|Delay2_out1[1]    ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[51][0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][13]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][14]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[0][15]                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|delayMatch_reg[0][0]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|delayMatch_reg[0][1]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|delayMatch_reg[0][2]                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|delayMatch_reg[0][3]                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[15]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[14]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[13]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[12]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[11]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[10]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[9]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[8]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[7]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[6]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[5]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[4]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[3]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[2]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay4_out1[1]                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[50][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[25][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[25][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[25][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[25][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[25][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[25][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[25][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[25][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[25][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[25][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[25][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[25][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[25][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[25][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[25][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[25][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[15]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[14]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[13]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[12]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[11]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[10]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[9]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[8]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[7]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[6]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[5]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[4]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[3]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[2]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay3_out1[1]                                ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[49][0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[0]                                                                           ; 1                 ; 0       ;
;      - DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|phase_4                                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[1]                                                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[2]                                                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[3]                                                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[4]                                                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[5]                                                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[6]                                                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[7]                                                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[8]                                                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[9]                                                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[10]                                                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[11]                                                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[12]                                                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[13]                                                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[14]                                                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp_out2_1[15]                                                                          ; 1                 ; 0       ;
;      - reduced_reg[24][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[24][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[24][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[24][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[24][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[24][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[24][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[24][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[24][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[24][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[24][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[24][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[24][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[24][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[24][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[24][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[48][0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[1]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[2]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[3]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[4]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[5]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[6]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[7]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[8]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[9]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[10]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[11]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[12]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[13]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[14]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain1_out1_1[15]                                                 ; 1                 ; 0       ;
;      - reduced_reg[23][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[23][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[23][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[23][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[23][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[23][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[23][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[23][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[23][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[23][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[23][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[23][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[23][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[23][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[23][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[23][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][15]                                                 ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[15]              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[14]              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[13]              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[12]              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[11]              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[10]              ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[9]               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[8]               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[7]               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[6]               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[5]               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[4]               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[3]               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Absolute_Value1:u_Absolute_Value1|Gain2_out1_1[2]               ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[47][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[22][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[22][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[22][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[22][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[22][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[22][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[22][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[22][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[22][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[22][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[22][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[22][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[22][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[22][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[22][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[22][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[46][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[21][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[21][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[21][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[21][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[21][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[21][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[21][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[21][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[21][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[21][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[21][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[21][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[21][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[21][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[21][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[21][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[45][0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[15]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[14]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[13]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[12]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[11]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[10]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[9]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[8]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[7]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[1]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[15]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[14]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[13]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[12]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[11]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[10]                              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[9]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[8]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[7]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[6]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[5]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[4]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[3]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[2]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[6]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[8]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[7]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[6]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[5]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[4]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[3]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[2]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply_out1_1[4]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply_out1_1[3]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply_out1_1[2]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply_out1_1[1]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[9]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[15]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[14]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[13]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[12]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[11]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[10]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply_out1_1[0]                             ; 1                 ; 0       ;
;      - reduced_reg[20][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[20][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[20][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[20][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[20][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[20][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[20][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[20][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[20][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[20][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[20][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[20][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[20][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[20][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[20][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[20][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[44][0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[15]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[14]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[13]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[12]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[11]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[10]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[9]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[8]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[7]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[6]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[5]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[4]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[3]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[2]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][1]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[1][2]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[1]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[8]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[7]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[6]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[5]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[4]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[3]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[2]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[9]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|delayMatch_reg[1][0]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[10]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|delayMatch_reg[1][1]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[11]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|delayMatch_reg[1][2]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[12]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|delayMatch_reg[1][3]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[13]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|delayMatch_reg[1][4]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[14]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[15]                           ; 1                 ; 0       ;
;      - reduced_reg[19][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[19][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[19][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[19][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[19][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[19][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[19][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[19][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[19][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[19][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[19][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[19][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[19][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[19][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[19][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[19][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[43][0]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][1]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][15]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][14]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][12]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][11]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][10]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][9]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][8]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][7]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][6]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][5]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][4]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][3]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|delayMatch_reg[0][2]                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|delayMatch_reg[0][0]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|delayMatch_reg[0][1]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|delayMatch_reg[0][2]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|delayMatch_reg[0][3]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|delayMatch_reg[0][4]                           ; 1                 ; 0       ;
;      - reduced_reg[18][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[18][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[18][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[18][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[18][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[18][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[18][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[18][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[18][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[18][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[18][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[18][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[18][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[18][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[18][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[18][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[42][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[17][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[17][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[17][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[17][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[17][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[17][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[17][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[17][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[17][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[17][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[17][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[17][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[17][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[17][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[17][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[17][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[41][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[16][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[16][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[16][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[16][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[16][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[16][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[16][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[16][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[16][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[16][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[16][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[16][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[16][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[16][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[16][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[16][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[40][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][14]                                                 ; 1                 ; 0       ;
;      - reduced_reg[15][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[15][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[15][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[15][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[15][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[15][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[15][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[15][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[15][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[15][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[15][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[15][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[15][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[15][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[15][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[15][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[39][0]                                                  ; 1                 ; 0       ;
;      - Delay_out1[0]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[1]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[2]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[3]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[4]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[5]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[6]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[7]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[8]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[9]                                                                                             ; 1                 ; 0       ;
;      - Delay_out1[10]                                                                                            ; 1                 ; 0       ;
;      - Delay_out1[11]                                                                                            ; 1                 ; 0       ;
;      - Delay_out1[12]                                                                                            ; 1                 ; 0       ;
;      - Delay_out1[13]                                                                                            ; 1                 ; 0       ;
;      - Delay_out1[14]                                                                                            ; 1                 ; 0       ;
;      - Delay_out1[15]                                                                                            ; 1                 ; 0       ;
;      - reduced_reg[14][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[14][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[14][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[14][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[14][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[14][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[14][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[14][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[14][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[14][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[14][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[14][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[14][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[14][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[14][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[14][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[38][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[13][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[13][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[13][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[13][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[13][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[13][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[13][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[13][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[13][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[13][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[13][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[13][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[13][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[13][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[13][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[13][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[37][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[12][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[12][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[12][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[12][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[12][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[12][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[12][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[12][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[12][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[12][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[12][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[12][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[12][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[12][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[12][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[12][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[36][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[11][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[11][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[11][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[11][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[11][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[11][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[11][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[11][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[11][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[11][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[11][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[11][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[11][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[11][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[11][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[11][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[35][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[10][0]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[10][1]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[10][2]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[10][3]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[10][4]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[10][5]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[10][6]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[10][7]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[10][8]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[10][9]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[10][10]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[10][11]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[10][12]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[10][13]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[10][14]                                                                                       ; 1                 ; 0       ;
;      - reduced_reg[10][15]                                                                                       ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[34][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[9][0]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[9][1]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[9][2]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[9][3]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[9][4]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[9][5]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[9][6]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[9][7]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[9][8]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[9][9]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[9][10]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[9][11]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[9][12]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[9][13]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[9][14]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[9][15]                                                                                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[33][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[8][0]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[8][1]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[8][2]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[8][3]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[8][4]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[8][5]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[8][6]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[8][7]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[8][8]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[8][9]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[8][10]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[8][11]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[8][12]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[8][13]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[8][14]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[8][15]                                                                                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[32][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[7][0]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[7][1]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[7][2]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[7][3]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[7][4]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[7][5]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[7][6]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[7][7]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[7][8]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[7][9]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[7][10]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[7][11]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[7][12]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[7][13]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[7][14]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[7][15]                                                                                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[31][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[6][0]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[6][1]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[6][2]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[6][3]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[6][4]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[6][5]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[6][6]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[6][7]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[6][8]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[6][9]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[6][10]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[6][11]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[6][12]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[6][13]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[6][14]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[6][15]                                                                                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[30][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[5][0]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[5][1]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[5][2]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[5][3]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[5][4]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[5][5]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[5][6]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[5][7]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[5][8]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[5][9]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[5][10]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[5][11]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[5][12]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[5][13]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[5][14]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[5][15]                                                                                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[29][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[4][0]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[4][1]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[4][2]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[4][3]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[4][4]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[4][5]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[4][6]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[4][7]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[4][8]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[4][9]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[4][10]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[4][11]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[4][12]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[4][13]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[4][14]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[4][15]                                                                                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[28][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[3][0]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[3][1]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[3][2]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[3][3]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[3][4]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[3][5]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[3][6]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[3][7]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[3][8]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[3][9]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[3][10]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[3][11]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[3][12]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[3][13]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[3][14]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[3][15]                                                                                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[27][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[2][0]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[2][1]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[2][2]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[2][3]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[2][4]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[2][5]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[2][6]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[2][7]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[2][8]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[2][9]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[2][10]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[2][11]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[2][12]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[2][13]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[2][14]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[2][15]                                                                                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[26][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[1][0]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[1][1]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[1][2]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[1][3]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[1][4]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[1][5]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[1][6]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[1][7]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[1][8]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[1][9]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[1][10]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[1][11]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[1][12]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[1][13]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[1][14]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[1][15]                                                                                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[25][0]                                                  ; 1                 ; 0       ;
;      - reduced_reg[0][0]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[0][1]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[0][2]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[0][3]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[0][4]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[0][5]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[0][6]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[0][7]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[0][8]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[0][9]                                                                                         ; 1                 ; 0       ;
;      - reduced_reg[0][10]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[0][11]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[0][12]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[0][13]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[0][14]                                                                                        ; 1                 ; 0       ;
;      - reduced_reg[0][15]                                                                                        ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][15]                                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[0][2]                           ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[24][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[23][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[22][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[21][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[20][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[19][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[18][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[17][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[16][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[15][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[14][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[13][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[12][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[11][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][15]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][14]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][13]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][12]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][11]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][10]                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][9]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][8]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][7]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][6]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][5]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][4]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][3]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][2]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][1]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[10][0]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][15]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][14]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][13]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][12]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][11]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][10]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][9]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][8]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][7]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][6]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][5]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][4]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][3]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][2]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][1]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[9][0]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][15]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][14]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][13]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][12]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][11]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][10]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][9]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][8]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][7]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][6]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][5]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][4]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][3]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][2]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][1]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[8][0]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][15]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][14]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][13]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][12]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][11]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][10]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][9]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][8]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][7]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][6]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][5]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][4]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][3]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][2]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][1]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[7][0]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][15]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][14]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][13]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][12]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][11]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][10]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][9]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][8]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][7]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][6]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][5]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][4]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][3]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][2]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][1]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[6][0]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][15]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][14]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][13]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][12]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][11]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][10]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][9]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][8]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][7]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][6]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][5]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][4]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][3]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][2]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][1]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[5][0]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][15]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][14]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][13]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][12]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][11]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][10]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][9]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][8]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][7]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][6]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][5]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][4]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][3]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][2]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][1]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[4][0]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][15]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][14]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][13]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][12]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][11]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][10]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][9]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][8]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][7]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][6]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][5]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][4]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][3]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][2]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][1]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[3][0]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][15]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][14]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][13]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][12]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][11]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][10]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][9]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][8]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][7]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][6]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][5]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][4]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][3]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][2]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][1]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[2][0]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][15]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][14]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][13]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][12]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][11]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][10]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][9]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][8]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][7]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][6]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][5]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][4]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][3]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][2]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][1]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[1][0]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][15]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][14]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][13]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][12]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][11]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][10]                                                  ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][9]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][8]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][7]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][6]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][5]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][4]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][3]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][2]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][1]                                                   ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|reduced_reg[0][0]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[15]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[14]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[13]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[12]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[11]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[10]                                                  ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[9]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[8]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[7]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[6]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[5]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[4]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[3]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[2]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[1]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[0]                                                   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[5]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[2]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[2]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[6]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[3]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[3]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[7]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[4]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[4]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[8]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[5]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[5]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[9]                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[6]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[6]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[10]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[7]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[7]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[11]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[8]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[8]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[12]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[9]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[9]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[13]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[0]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[14]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[1]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[15]                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[2]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[3]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[4]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[5]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[6]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[10]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[10]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[11]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[11]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[12]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[12]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[13]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[13]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[14]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[14]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[15]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[15]                                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[2]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[1]                                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[1]                             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[3]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[4]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[5]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[6]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[7]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[8]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[9]                            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[1][13]                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[0]                          ; 1                 ; 0       ;
;      - Downsample4_out1[5]                                                                                       ; 1                 ; 0       ;
;      - RT1_out1[8]                                                                                               ; 1                 ; 0       ;
;      - RT1_out1[7]                                                                                               ; 1                 ; 0       ;
;      - RT1_out1[6]                                                                                               ; 1                 ; 0       ;
;      - RT1_out1[5]                                                                                               ; 1                 ; 0       ;
;      - RT1_out1[4]                                                                                               ; 1                 ; 0       ;
;      - RT1_out1[3]                                                                                               ; 1                 ; 0       ;
;      - RT1_out1[2]                                                                                               ; 1                 ; 0       ;
;      - RT1_out1[1]                                                                                               ; 1                 ; 0       ;
;      - RT1_out1[0]                                                                                               ; 1                 ; 0       ;
;      - RT2_out1[1]                                                                                               ; 1                 ; 0       ;
;      - RT2_out1[0]                                                                                               ; 1                 ; 0       ;
;      - RT3_out1[15]                                                                                              ; 1                 ; 0       ;
;      - RT3_out1[14]                                                                                              ; 1                 ; 0       ;
;      - RT3_out1[13]                                                                                              ; 1                 ; 0       ;
;      - RT3_out1[11]                                                                                              ; 1                 ; 0       ;
;      - RT3_out1[10]                                                                                              ; 1                 ; 0       ;
;      - RT3_out1[9]                                                                                               ; 1                 ; 0       ;
;      - RT3_out1[8]                                                                                               ; 1                 ; 0       ;
;      - RT3_out1[7]                                                                                               ; 1                 ; 0       ;
;      - RT3_out1[6]                                                                                               ; 1                 ; 0       ;
;      - RT3_out1[5]                                                                                               ; 1                 ; 0       ;
;      - Downsample3_out1_1[15]                                                                                    ; 1                 ; 0       ;
;      - Downsample3_out1_1[14]                                                                                    ; 1                 ; 0       ;
;      - Downsample3_out1_1[13]                                                                                    ; 1                 ; 0       ;
;      - Downsample3_out1_1[12]                                                                                    ; 1                 ; 0       ;
;      - RT_out1[15]                                                                                               ; 1                 ; 0       ;
;      - RT_out1[14]                                                                                               ; 1                 ; 0       ;
;      - RT_out1[13]                                                                                               ; 1                 ; 0       ;
;      - RT_out1[12]                                                                                               ; 1                 ; 0       ;
;      - RT_out1[11]                                                                                               ; 1                 ; 0       ;
;      - Downsample4_out1[4]                                                                                       ; 1                 ; 0       ;
;      - RT2_out1[12]                                                                                              ; 1                 ; 0       ;
;      - Downsample4_out1[6]                                                                                       ; 1                 ; 0       ;
;      - Downsample4_out1[7]                                                                                       ; 1                 ; 0       ;
;      - Downsample2_out1_1[0]                                                                                     ; 1                 ; 0       ;
;      - Downsample2_out1_1[1]                                                                                     ; 1                 ; 0       ;
;      - Downsample2_out1_1[2]                                                                                     ; 1                 ; 0       ;
;      - Downsample2_out1_1[3]                                                                                     ; 1                 ; 0       ;
;      - Downsample2_out1_1[4]                                                                                     ; 1                 ; 0       ;
;      - Downsample2_out1_1[5]                                                                                     ; 1                 ; 0       ;
;      - Downsample2_out1_1[6]                                                                                     ; 1                 ; 0       ;
;      - Downsample2_out1_1[7]                                                                                     ; 1                 ; 0       ;
;      - Downsample2_out1_1[8]                                                                                     ; 1                 ; 0       ;
;      - Downsample2_out1_1[9]                                                                                     ; 1                 ; 0       ;
;      - Downsample2_out1_1[10]                                                                                    ; 1                 ; 0       ;
;      - Downsample2_out1_1[11]                                                                                    ; 1                 ; 0       ;
;      - Downsample2_out1_1[12]                                                                                    ; 1                 ; 0       ;
;      - Downsample2_out1_1[13]                                                                                    ; 1                 ; 0       ;
;      - Downsample2_out1_1[14]                                                                                    ; 1                 ; 0       ;
;      - Downsample2_out1_1[15]                                                                                    ; 1                 ; 0       ;
;      - Downsample4_out1[8]                                                                                       ; 1                 ; 0       ;
;      - Downsample4_out1[9]                                                                                       ; 1                 ; 0       ;
;      - Downsample4_out1[10]                                                                                      ; 1                 ; 0       ;
;      - Downsample4_out1[11]                                                                                      ; 1                 ; 0       ;
;      - Downsample4_out1[12]                                                                                      ; 1                 ; 0       ;
;      - Downsample4_out1[13]                                                                                      ; 1                 ; 0       ;
;      - Downsample4_out1[14]                                                                                      ; 1                 ; 0       ;
;      - Downsample4_out1[15]                                                                                      ; 1                 ; 0       ;
;      - Downsample3_out1_1[8]                                                                                     ; 1                 ; 0       ;
;      - RT_out1[9]                                                                                                ; 1                 ; 0       ;
;      - RT_out1[8]                                                                                                ; 1                 ; 0       ;
;      - RT_out1[7]                                                                                                ; 1                 ; 0       ;
;      - RT_out1[6]                                                                                                ; 1                 ; 0       ;
;      - RT_out1[10]                                                                                               ; 1                 ; 0       ;
;      - RT_out1[5]                                                                                                ; 1                 ; 0       ;
;      - RT_out1[4]                                                                                                ; 1                 ; 0       ;
;      - RT_out1[3]                                                                                                ; 1                 ; 0       ;
;      - RT_out1[2]                                                                                                ; 1                 ; 0       ;
;      - RT_out1[1]                                                                                                ; 1                 ; 0       ;
;      - RT_out1[0]                                                                                                ; 1                 ; 0       ;
;      - Downsample3_out1_1[11]                                                                                    ; 1                 ; 0       ;
;      - Downsample3_out1_1[10]                                                                                    ; 1                 ; 0       ;
;      - RT3_out1[12]                                                                                              ; 1                 ; 0       ;
;      - Downsample3_out1_1[9]                                                                                     ; 1                 ; 0       ;
;      - RT3_out1[3]                                                                                               ; 1                 ; 0       ;
;      - RT3_out1[4]                                                                                               ; 1                 ; 0       ;
;      - Downsample3_out1_1[0]                                                                                     ; 1                 ; 0       ;
;      - Downsample3_out1_1[1]                                                                                     ; 1                 ; 0       ;
;      - Downsample3_out1_1[2]                                                                                     ; 1                 ; 0       ;
;      - Downsample3_out1_1[3]                                                                                     ; 1                 ; 0       ;
;      - Downsample3_out1_1[4]                                                                                     ; 1                 ; 0       ;
;      - Downsample3_out1_1[5]                                                                                     ; 1                 ; 0       ;
;      - Downsample3_out1_1[6]                                                                                     ; 1                 ; 0       ;
;      - Downsample3_out1_1[7]                                                                                     ; 1                 ; 0       ;
;      - RT1_out1[9]                                                                                               ; 1                 ; 0       ;
;      - RT1_out1[10]                                                                                              ; 1                 ; 0       ;
;      - RT1_out1[11]                                                                                              ; 1                 ; 0       ;
;      - RT1_out1[12]                                                                                              ; 1                 ; 0       ;
;      - RT1_out1[13]                                                                                              ; 1                 ; 0       ;
;      - RT1_out1[14]                                                                                              ; 1                 ; 0       ;
;      - RT1_out1[15]                                                                                              ; 1                 ; 0       ;
;      - RT2_out1[2]                                                                                               ; 1                 ; 0       ;
;      - RT2_out1[3]                                                                                               ; 1                 ; 0       ;
;      - Downsample4_out1_1[0]                                                                                     ; 1                 ; 0       ;
;      - RT2_out1[4]                                                                                               ; 1                 ; 0       ;
;      - Downsample4_out1_1[1]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_out1_1[2]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_out1_1[3]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_out1_1[4]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_out1_1[5]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_out1_1[6]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_out1_1[7]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_out1_1[8]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_out1_1[9]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_out1_1[10]                                                                                    ; 1                 ; 0       ;
;      - Downsample4_out1_1[11]                                                                                    ; 1                 ; 0       ;
;      - Downsample4_out1_1[12]                                                                                    ; 1                 ; 0       ;
;      - Downsample4_out1_1[13]                                                                                    ; 1                 ; 0       ;
;      - Downsample4_out1_1[14]                                                                                    ; 1                 ; 0       ;
;      - Downsample4_out1_1[15]                                                                                    ; 1                 ; 0       ;
;      - RT2_out1[5]                                                                                               ; 1                 ; 0       ;
;      - RT2_out1[6]                                                                                               ; 1                 ; 0       ;
;      - RT2_out1[7]                                                                                               ; 1                 ; 0       ;
;      - RT2_out1[8]                                                                                               ; 1                 ; 0       ;
;      - RT2_out1[9]                                                                                               ; 1                 ; 0       ;
;      - RT2_out1[10]                                                                                              ; 1                 ; 0       ;
;      - RT2_out1[11]                                                                                              ; 1                 ; 0       ;
;      - RT2_out1[13]                                                                                              ; 1                 ; 0       ;
;      - RT2_out1[14]                                                                                              ; 1                 ; 0       ;
;      - RT2_out1[15]                                                                                              ; 1                 ; 0       ;
;      - Downsample1_out1_1[0]                                                                                     ; 1                 ; 0       ;
;      - Downsample1_out1_1[1]                                                                                     ; 1                 ; 0       ;
;      - Downsample1_out1_1[2]                                                                                     ; 1                 ; 0       ;
;      - Downsample1_out1_1[3]                                                                                     ; 1                 ; 0       ;
;      - Downsample1_out1_1[4]                                                                                     ; 1                 ; 0       ;
;      - Downsample1_out1_1[5]                                                                                     ; 1                 ; 0       ;
;      - Downsample1_out1_1[6]                                                                                     ; 1                 ; 0       ;
;      - Downsample1_out1_1[7]                                                                                     ; 1                 ; 0       ;
;      - Downsample1_out1_1[8]                                                                                     ; 1                 ; 0       ;
;      - Downsample1_out1_1[9]                                                                                     ; 1                 ; 0       ;
;      - Downsample1_out1_1[10]                                                                                    ; 1                 ; 0       ;
;      - Downsample1_out1_1[11]                                                                                    ; 1                 ; 0       ;
;      - Downsample1_out1_1[12]                                                                                    ; 1                 ; 0       ;
;      - Downsample1_out1_1[13]                                                                                    ; 1                 ; 0       ;
;      - Downsample1_out1_1[14]                                                                                    ; 1                 ; 0       ;
;      - Downsample1_out1_1[15]                                                                                    ; 1                 ; 0       ;
;      - RT3_out1[0]                                                                                               ; 1                 ; 0       ;
;      - RT3_out1[1]                                                                                               ; 1                 ; 0       ;
;      - RT3_out1[2]                                                                                               ; 1                 ; 0       ;
;      - Downsample4_out1[0]                                                                                       ; 1                 ; 0       ;
;      - Downsample4_out1[1]                                                                                       ; 1                 ; 0       ;
;      - Downsample4_out1[2]                                                                                       ; 1                 ; 0       ;
;      - Downsample4_out1[3]                                                                                       ; 1                 ; 0       ;
;      - Downsample3_out1[14]                                                                                      ; 1                 ; 0       ;
;      - Downsample3_out1[15]                                                                                      ; 1                 ; 0       ;
;      - Downsample1_out1[0]                                                                                       ; 1                 ; 0       ;
;      - Downsample1_out1[1]                                                                                       ; 1                 ; 0       ;
;      - Downsample1_out1[2]                                                                                       ; 1                 ; 0       ;
;      - Downsample1_out1[3]                                                                                       ; 1                 ; 0       ;
;      - Downsample1_out1[4]                                                                                       ; 1                 ; 0       ;
;      - Downsample1_out1[5]                                                                                       ; 1                 ; 0       ;
;      - Downsample1_out1[6]                                                                                       ; 1                 ; 0       ;
;      - Downsample1_out1[7]                                                                                       ; 1                 ; 0       ;
;      - Downsample1_out1[8]                                                                                       ; 1                 ; 0       ;
;      - Downsample1_out1[9]                                                                                       ; 1                 ; 0       ;
;      - Downsample1_out1[10]                                                                                      ; 1                 ; 0       ;
;      - Downsample1_out1[11]                                                                                      ; 1                 ; 0       ;
;      - Downsample1_out1[12]                                                                                      ; 1                 ; 0       ;
;      - Downsample1_out1[13]                                                                                      ; 1                 ; 0       ;
;      - Downsample1_out1[14]                                                                                      ; 1                 ; 0       ;
;      - Downsample1_out1[15]                                                                                      ; 1                 ; 0       ;
;      - Downsample2_out1[0]                                                                                       ; 1                 ; 0       ;
;      - Downsample2_out1[1]                                                                                       ; 1                 ; 0       ;
;      - Downsample2_out1[15]                                                                                      ; 1                 ; 0       ;
;      - Downsample2_out1[3]                                                                                       ; 1                 ; 0       ;
;      - Downsample2_out1[4]                                                                                       ; 1                 ; 0       ;
;      - Downsample2_out1[5]                                                                                       ; 1                 ; 0       ;
;      - Downsample2_out1[6]                                                                                       ; 1                 ; 0       ;
;      - Downsample2_out1[7]                                                                                       ; 1                 ; 0       ;
;      - Downsample2_out1[8]                                                                                       ; 1                 ; 0       ;
;      - Downsample2_out1[9]                                                                                       ; 1                 ; 0       ;
;      - Downsample2_out1[10]                                                                                      ; 1                 ; 0       ;
;      - Downsample2_out1[11]                                                                                      ; 1                 ; 0       ;
;      - Downsample2_out1[12]                                                                                      ; 1                 ; 0       ;
;      - Downsample2_out1[13]                                                                                      ; 1                 ; 0       ;
;      - Downsample2_out1[14]                                                                                      ; 1                 ; 0       ;
;      - Downsample3_out1[5]                                                                                       ; 1                 ; 0       ;
;      - Downsample3_out1[0]                                                                                       ; 1                 ; 0       ;
;      - Downsample3_out1[1]                                                                                       ; 1                 ; 0       ;
;      - Downsample3_out1[2]                                                                                       ; 1                 ; 0       ;
;      - Downsample3_out1[3]                                                                                       ; 1                 ; 0       ;
;      - Downsample3_out1[4]                                                                                       ; 1                 ; 0       ;
;      - Downsample3_out1[6]                                                                                       ; 1                 ; 0       ;
;      - Downsample3_out1[7]                                                                                       ; 1                 ; 0       ;
;      - Downsample3_out1[8]                                                                                       ; 1                 ; 0       ;
;      - Downsample3_out1[9]                                                                                       ; 1                 ; 0       ;
;      - Downsample3_out1[10]                                                                                      ; 1                 ; 0       ;
;      - Downsample3_out1[11]                                                                                      ; 1                 ; 0       ;
;      - Downsample3_out1[12]                                                                                      ; 1                 ; 0       ;
;      - Downsample3_out1[13]                                                                                      ; 1                 ; 0       ;
;      - Downsample2_out1[2]                                                                                       ; 1                 ; 0       ;
;      - Downsample4_ds_out[15]                                                                                    ; 1                 ; 0       ;
;      - Downsample4_ds_out[1]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_ds_out[0]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_ds_out[14]                                                                                    ; 1                 ; 0       ;
;      - Downsample4_ds_out[13]                                                                                    ; 1                 ; 0       ;
;      - Downsample4_ds_out[12]                                                                                    ; 1                 ; 0       ;
;      - Downsample4_ds_out[11]                                                                                    ; 1                 ; 0       ;
;      - Downsample4_ds_out[10]                                                                                    ; 1                 ; 0       ;
;      - Downsample4_ds_out[9]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_ds_out[8]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_ds_out[7]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_ds_out[3]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_ds_out[6]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_ds_out[5]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_ds_out[4]                                                                                     ; 1                 ; 0       ;
;      - Downsample4_ds_out[2]                                                                                     ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[1]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[2]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[4]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[5]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[6]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[7]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[8]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[9]                                ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[10]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[11]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[12]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[13]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[14]                               ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[3]                                ; 1                 ; 0       ;
;      - DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30[0]                                                    ; 1                 ; 0       ;
;      - DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|phase_1                                                       ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[15]                               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[0]~0                                                 ; 1                 ; 0       ;
;      - Soft_Thresholding:u_Soft_Thresholding|Threshold_Switch2_out1_1[1]~0                                       ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1_1[12]~0                                    ; 1                 ; 0       ;
;      - Downsample4_out1[5]~0                                                                                     ; 1                 ; 0       ;
;      - DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30~1                                                     ; 1                 ; 0       ;
;      - DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30~2                                                     ; 1                 ; 0       ;
;      - DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30~3                                                     ; 1                 ; 0       ;
;      - DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30~4                                                     ; 1                 ; 0       ;
;      - Downsample3_out1[14]~0                                                                                    ; 1                 ; 0       ;
;      - Downsample4_ds_out[15]~0                                                                                  ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[0]~SCLR_LUT                                      ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[1]~SCLR_LUT                                      ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[2]~SCLR_LUT                                      ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[3]~SCLR_LUT                                      ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[4]~SCLR_LUT                                      ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[5]~SCLR_LUT                                      ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[6]~SCLR_LUT                                      ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[7]~SCLR_LUT                                      ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[8]~SCLR_LUT                                      ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[9]~SCLR_LUT                                      ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[10]~SCLR_LUT                                     ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[11]~SCLR_LUT                                     ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[12]~SCLR_LUT                                     ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[13]~SCLR_LUT                                     ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[14]~SCLR_LUT                                     ; 1                 ; 0       ;
;      - Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[15]~SCLR_LUT                                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[0]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[1]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[2]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[3]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[4]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[5]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[6]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[7]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[8]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[9]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[10]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[11]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[12]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[13]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[14]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[15]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[0]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[1]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[2]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[3]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[4]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[5]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[6]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[7]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[8]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[9]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[10]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[11]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[12]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[13]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[14]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[15]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[0]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[1]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[2]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[3]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[4]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[5]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[6]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[7]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[8]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[9]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[10]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[11]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[12]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[13]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[14]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[15]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[2]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[3]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[4]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[5]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[6]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[7]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[8]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[9]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[10]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[11]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[12]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[13]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[14]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[15]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[0]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[1]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[2]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[3]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[4]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[5]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[6]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[7]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[8]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[9]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[10]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[11]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[12]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[13]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[14]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[15]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[1]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[2]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[3]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[4]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[5]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[6]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[7]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[8]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[9]~SCLR_LUT                                           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[10]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[11]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[12]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[13]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[14]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[15]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~SCLR_LUT                                             ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[0]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[1]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[2]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[3]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[4]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[5]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[6]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[7]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[8]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[9]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[10]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[11]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[12]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[13]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[14]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[15]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[0]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[1]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[2]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[3]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[4]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[5]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[6]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[7]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[8]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[9]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[10]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[11]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[12]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[13]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[14]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[15]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[0]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[1]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[2]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[3]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[4]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[5]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[6]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[7]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[8]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[9]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[10]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[11]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[12]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[13]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[14]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[15]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[0]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[1]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[2]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[3]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[4]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[5]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[6]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[7]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[8]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[9]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[10]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[11]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[12]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[13]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[14]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[15]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[0]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[1]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[2]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[3]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[4]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[5]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[6]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[7]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[8]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[9]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[10]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[11]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[12]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[13]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[14]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[15]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[0]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[1]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[2]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[3]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[4]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[5]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[6]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[7]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[8]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[9]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[10]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[11]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[12]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[13]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[14]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[15]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[0]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[1]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[2]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[3]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[4]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[5]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[6]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[7]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[8]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[9]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[10]~SCLR_LUT                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[11]~SCLR_LUT                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[12]~SCLR_LUT                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[13]~SCLR_LUT                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[14]~SCLR_LUT                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[15]~SCLR_LUT                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[0]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[1]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[2]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[3]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[4]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[5]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[6]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[7]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[8]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[9]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[10]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[11]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[12]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[13]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[14]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[15]~SCLR_LUT          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[0]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[1]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[2]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[3]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[4]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[5]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[6]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[7]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[8]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[9]~SCLR_LUT                                          ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[10]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[11]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[12]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[13]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[14]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[15]~SCLR_LUT                                         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[0]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[1]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[2]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[3]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[4]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[5]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[6]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[7]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[8]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[9]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[10]~SCLR_LUT         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[11]~SCLR_LUT         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[12]~SCLR_LUT         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[13]~SCLR_LUT         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[14]~SCLR_LUT         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[15]~SCLR_LUT         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[0]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[1]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[2]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[3]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[4]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[5]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[6]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[7]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[8]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[9]~SCLR_LUT                     ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[10]~SCLR_LUT                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[11]~SCLR_LUT                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[12]~SCLR_LUT                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[13]~SCLR_LUT                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[14]~SCLR_LUT                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[15]~SCLR_LUT                    ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[0]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[1]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[2]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[3]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[4]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[5]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[6]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[7]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[8]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[9]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[10]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[11]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[12]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[13]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[14]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[15]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[0]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[1]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[2]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[3]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[4]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[5]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[6]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[7]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[8]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[9]~SCLR_LUT          ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[10]~SCLR_LUT         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[11]~SCLR_LUT         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[12]~SCLR_LUT         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[13]~SCLR_LUT         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[14]~SCLR_LUT         ; 1                 ; 0       ;
;      - alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[15]~SCLR_LUT         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[0]~SCLR_LUT       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[1]~SCLR_LUT       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[2]~SCLR_LUT       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[3]~SCLR_LUT       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[4]~SCLR_LUT       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[5]~SCLR_LUT       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[6]~SCLR_LUT       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[7]~SCLR_LUT       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[8]~SCLR_LUT       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[9]~SCLR_LUT       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[10]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[11]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[12]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[13]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[14]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[15]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[0]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[1]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[2]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[3]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[4]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[5]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[6]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[7]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[8]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[9]~SCLR_LUT                 ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[10]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[11]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[12]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[13]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[14]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[15]~SCLR_LUT                ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[0]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[1]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[2]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[3]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[4]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[5]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[6]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[7]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[8]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[9]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[10]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[11]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[12]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[13]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[14]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[15]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[0]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[1]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[2]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[3]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[4]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[5]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[6]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[7]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[8]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[9]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[10]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[11]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[12]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[13]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[14]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[15]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[0]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[1]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[2]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[3]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[4]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[5]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[6]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[7]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[8]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[9]~SCLR_LUT    ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[10]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[11]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[12]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[13]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[14]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[15]~SCLR_LUT   ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[0]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[1]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[2]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[3]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[4]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[5]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[6]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[7]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[8]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[9]~SCLR_LUT      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[10]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[11]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[12]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[13]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[14]~SCLR_LUT     ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[15]~SCLR_LUT     ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][0]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][1]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][2]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][3]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][4]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][5]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][6]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][7]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][8]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][9]~SCLR_LUT                                        ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][10]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][11]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][12]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][13]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][14]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][15]~SCLR_LUT                                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[0]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[1]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[2]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[3]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[4]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[5]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[6]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[7]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[8]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[9]~SCLR_LUT                       ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[10]~SCLR_LUT                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[11]~SCLR_LUT                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[12]~SCLR_LUT                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[13]~SCLR_LUT                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[14]~SCLR_LUT                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[15]~SCLR_LUT                      ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[0]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[1]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[2]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[3]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[4]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[5]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[6]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[7]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[8]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[9]~SCLR_LUT               ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[10]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[11]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[12]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[13]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[14]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[15]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[0]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[1]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[2]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[3]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[4]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[5]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[6]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[7]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[8]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[9]~SCLR_LUT                         ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[10]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[11]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[12]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[13]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[14]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[15]~SCLR_LUT                        ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[0]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[1]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[2]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[3]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[4]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[5]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[6]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[7]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[8]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[9]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[10]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[11]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[12]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[13]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[14]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[15]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[0]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[1]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[2]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[3]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[4]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[5]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[6]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[7]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[8]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[9]~SCLR_LUT            ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[10]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[11]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[12]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[13]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[14]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[15]~SCLR_LUT           ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[0]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[1]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[2]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[3]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[4]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[5]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[6]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[7]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[8]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[9]~SCLR_LUT              ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[10]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[11]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[12]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[13]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[14]~SCLR_LUT             ; 1                 ; 0       ;
;      - alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[15]~SCLR_LUT             ; 1                 ; 0       ;
; In1[0]                                                                                                           ;                   ;         ;
;      - Delay_out1[0]                                                                                             ; 0                 ; 0       ;
;      - Downsample1_out1[0]                                                                                       ; 0                 ; 0       ;
; In1[1]                                                                                                           ;                   ;         ;
;      - Delay_out1[1]                                                                                             ; 0                 ; 0       ;
;      - Downsample1_out1[1]                                                                                       ; 0                 ; 0       ;
; In1[2]                                                                                                           ;                   ;         ;
;      - Delay_out1[2]                                                                                             ; 1                 ; 0       ;
;      - Downsample1_out1[2]                                                                                       ; 1                 ; 0       ;
; In1[3]                                                                                                           ;                   ;         ;
;      - Delay_out1[3]                                                                                             ; 1                 ; 0       ;
;      - Downsample1_out1[3]                                                                                       ; 1                 ; 0       ;
; In1[4]                                                                                                           ;                   ;         ;
;      - Delay_out1[4]                                                                                             ; 1                 ; 0       ;
;      - Downsample1_out1[4]                                                                                       ; 1                 ; 0       ;
; In1[5]                                                                                                           ;                   ;         ;
;      - Delay_out1[5]                                                                                             ; 1                 ; 0       ;
;      - Downsample1_out1[5]~feeder                                                                                ; 1                 ; 0       ;
; In1[6]                                                                                                           ;                   ;         ;
;      - Delay_out1[6]                                                                                             ; 0                 ; 0       ;
;      - Downsample1_out1[6]                                                                                       ; 0                 ; 0       ;
; In1[7]                                                                                                           ;                   ;         ;
;      - Delay_out1[7]                                                                                             ; 1                 ; 0       ;
;      - Downsample1_out1[7]                                                                                       ; 1                 ; 0       ;
; In1[8]                                                                                                           ;                   ;         ;
;      - Delay_out1[8]                                                                                             ; 1                 ; 0       ;
;      - Downsample1_out1[8]                                                                                       ; 1                 ; 0       ;
; In1[9]                                                                                                           ;                   ;         ;
;      - Delay_out1[9]                                                                                             ; 1                 ; 0       ;
;      - Downsample1_out1[9]                                                                                       ; 1                 ; 0       ;
; In1[10]                                                                                                          ;                   ;         ;
;      - Delay_out1[10]                                                                                            ; 0                 ; 0       ;
;      - Downsample1_out1[10]                                                                                      ; 0                 ; 0       ;
; In1[11]                                                                                                          ;                   ;         ;
;      - Delay_out1[11]                                                                                            ; 0                 ; 0       ;
;      - Downsample1_out1[11]                                                                                      ; 0                 ; 0       ;
; In1[12]                                                                                                          ;                   ;         ;
;      - Delay_out1[12]                                                                                            ; 1                 ; 0       ;
;      - Downsample1_out1[12]                                                                                      ; 1                 ; 0       ;
; In1[13]                                                                                                          ;                   ;         ;
;      - Delay_out1[13]                                                                                            ; 1                 ; 0       ;
;      - Downsample1_out1[13]                                                                                      ; 1                 ; 0       ;
; In1[14]                                                                                                          ;                   ;         ;
;      - Delay_out1[14]~feeder                                                                                     ; 0                 ; 0       ;
;      - Downsample1_out1[14]~feeder                                                                               ; 0                 ; 0       ;
; In1[15]                                                                                                          ;                   ;         ;
;      - Delay_out1[15]                                                                                            ; 1                 ; 0       ;
;      - Downsample1_out1[15]~feeder                                                                               ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                  ;
+------------------------------------------------------------------------+----------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                   ; Location             ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------+----------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Downsample3_out1[14]~0                                                 ; LABCELL_X43_Y20_N24  ; 48      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; Downsample4_ds_out[15]~0                                               ; MLABCELL_X39_Y20_N21 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; Downsample4_out1[5]~0                                                  ; MLABCELL_X39_Y20_N45 ; 144     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan2~0                    ; LABCELL_X22_Y28_N33  ; 16      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1_1[12]~0 ; LABCELL_X24_Y26_N48  ; 16      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][15]             ; FF_X29_Y26_N35       ; 16      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan2~0                      ; MLABCELL_X21_Y30_N48 ; 16      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold_Switch2_out1_1[1]~0    ; MLABCELL_X21_Y27_N15 ; 16      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[0]~0              ; LABCELL_X61_Y16_N6   ; 3774    ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; clk                                                                    ; PIN_AF14             ; 3988    ; Clock                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; reset                                                                  ; PIN_AJ4              ; 4155    ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------+----------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+------+----------+---------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------+------------------+---------------------------+
; clk  ; PIN_AF14 ; 3988    ; Global Clock         ; GCLK6            ; --                        ;
+------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                     ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; reset~input                                                                                               ; 4155    ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Gain_out1_1[0]~0                                                 ; 3774    ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~SCLR_LUT                                             ; 544     ;
; Downsample4_out1[5]~0                                                                                     ; 144     ;
; Downsample3_out1[14]~0                                                                                    ; 48      ;
; Downsample4_ds_out[15]~0                                                                                  ; 16      ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan2~0                                                       ; 16      ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1_1[12]~0                                    ; 16      ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan2~0                                                         ; 16      ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold_Switch2_out1_1[1]~0                                       ; 16      ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][15]                                                ; 16      ;
; clk_enable~input                                                                                          ; 11      ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][15]                                                ; 10      ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[5]                                              ; 10      ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[1]                                              ; 9       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[4]                                              ; 9       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[3]                                              ; 9       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[2]                                              ; 9       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[8]                                              ; 9       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[7]                                              ; 9       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[6]                                              ; 9       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[12]                                             ; 9       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[11]                                             ; 9       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[10]                                             ; 9       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[9]                                              ; 9       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30[4]                                                    ; 8       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30[3]                                                    ; 8       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30[2]                                                    ; 8       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30[1]                                                    ; 8       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30[0]                                                    ; 8       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[15]                                             ; 8       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[14]                                             ; 8       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[13]                                             ; 8       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[15]~SCLR_LUT    ; 7       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[15]~SCLR_LUT              ; 7       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[15]~SCLR_LUT                ; 7       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[15]~SCLR_LUT      ; 7       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[15]~SCLR_LUT          ; 7       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[15]~SCLR_LUT                    ; 7       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[15]~SCLR_LUT          ; 7       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[15]~SCLR_LUT                    ; 7       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[15]~SCLR_LUT    ; 7       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[15]~SCLR_LUT              ; 7       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[15]~SCLR_LUT    ; 7       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[15]~SCLR_LUT              ; 7       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply_out1_1[15]                          ; 7       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[15]                  ; 7       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[15]~SCLR_LUT     ; 6       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[15]~SCLR_LUT   ; 6       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[15]~SCLR_LUT         ; 6       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[15]~SCLR_LUT         ; 6       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[15]~SCLR_LUT   ; 6       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[15]~SCLR_LUT   ; 6       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Multiply_out1_1[15]                        ; 6       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Add1~37                                    ; 6       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|delayMatch_reg[1][15]                        ; 5       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][14]                                                ; 5       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][13]                                                ; 5       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][12]                                                ; 5       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][15]                                                 ; 5       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][4]                                                  ; 5       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][14]                                                 ; 5       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][13]                                                 ; 5       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][12]                                                 ; 5       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][11]                                                 ; 5       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][10]                                                 ; 5       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][9]                                                  ; 5       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Add1~41                                      ; 5       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|delayMatch_reg[1][15]                  ; 5       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[2][15]                                           ; 5       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[2][15]                                            ; 5       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][15]~SCLR_LUT                                       ; 4       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[1][2]                           ; 4       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply_out1_1[4]                             ; 4       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply_out1_1[3]                   ; 4       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|delayMatch_reg[1][15]                      ; 4       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][3]                                                 ; 4       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][7]                                                 ; 4       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][6]                                                 ; 4       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][5]                                                 ; 4       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][4]                                                 ; 4       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][11]                                                ; 4       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][10]                                                ; 4       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][9]                                                 ; 4       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][8]                                                 ; 4       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[15]                        ; 4       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][0]                                                  ; 4       ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[0]                                              ; 4       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][3]                                                  ; 4       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][2]                                                  ; 4       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][1]                                                  ; 4       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][7]                                                  ; 4       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][6]                                                  ; 4       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][5]                                                  ; 4       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg[63][8]                                                  ; 4       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|delayMatch_reg[1][15]                        ; 4       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Odd1:u_HiR_Odd1|Multiply_out1_1[15]                          ; 4       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|delayMatch_reg[1][15]                  ; 4       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[15]                    ; 4       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|delayMatch_reg[1][15]                ; 4       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Multiply_out1_1[15]                  ; 4       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[15]~SCLR_LUT            ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[14]~SCLR_LUT            ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[13]~SCLR_LUT            ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[12]~SCLR_LUT            ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[11]~SCLR_LUT            ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[10]~SCLR_LUT            ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[9]~SCLR_LUT             ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[8]~SCLR_LUT             ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[7]~SCLR_LUT             ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[6]~SCLR_LUT             ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[5]~SCLR_LUT             ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[4]~SCLR_LUT             ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[3]~SCLR_LUT             ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[2]~SCLR_LUT             ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[1]~SCLR_LUT             ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[0]~SCLR_LUT             ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[15]~SCLR_LUT                        ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[14]~SCLR_LUT                        ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[13]~SCLR_LUT                        ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[12]~SCLR_LUT                        ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[11]~SCLR_LUT                        ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[10]~SCLR_LUT                        ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[9]~SCLR_LUT                         ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[8]~SCLR_LUT                         ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[7]~SCLR_LUT                         ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[6]~SCLR_LUT                         ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[5]~SCLR_LUT                         ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[4]~SCLR_LUT                         ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[3]~SCLR_LUT                         ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[2]~SCLR_LUT                         ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[1]~SCLR_LUT                         ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[0]~SCLR_LUT                         ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[15]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[14]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[13]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[12]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[11]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[10]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[9]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[8]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[7]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[6]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[5]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[4]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[3]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[2]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[1]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[0]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[15]~SCLR_LUT                      ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[14]~SCLR_LUT                      ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[13]~SCLR_LUT                      ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[12]~SCLR_LUT                      ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[11]~SCLR_LUT                      ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[10]~SCLR_LUT                      ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[9]~SCLR_LUT                       ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[8]~SCLR_LUT                       ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[7]~SCLR_LUT                       ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[6]~SCLR_LUT                       ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[5]~SCLR_LUT                       ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[4]~SCLR_LUT                       ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[3]~SCLR_LUT                       ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[2]~SCLR_LUT                       ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[1]~SCLR_LUT                       ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[0]~SCLR_LUT                       ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[14]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[13]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[12]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[11]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[10]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[9]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[8]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[7]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[6]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[5]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[4]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[3]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[2]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[1]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[0]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[14]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[13]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[12]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[11]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[10]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[9]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[8]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[7]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[6]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[5]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[4]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[3]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[2]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[1]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[0]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[14]~SCLR_LUT                ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[13]~SCLR_LUT                ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[12]~SCLR_LUT                ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[11]~SCLR_LUT                ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[10]~SCLR_LUT                ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[9]~SCLR_LUT                 ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[8]~SCLR_LUT                 ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[7]~SCLR_LUT                 ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[6]~SCLR_LUT                 ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[5]~SCLR_LUT                 ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[4]~SCLR_LUT                 ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[3]~SCLR_LUT                 ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[2]~SCLR_LUT                 ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[1]~SCLR_LUT                 ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|In_HiD_o_1[0]~SCLR_LUT                 ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[14]~SCLR_LUT      ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[13]~SCLR_LUT      ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[12]~SCLR_LUT      ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[11]~SCLR_LUT      ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[10]~SCLR_LUT      ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[9]~SCLR_LUT       ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[8]~SCLR_LUT       ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[7]~SCLR_LUT       ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[6]~SCLR_LUT       ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[5]~SCLR_LUT       ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[4]~SCLR_LUT       ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[3]~SCLR_LUT       ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[2]~SCLR_LUT       ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[1]~SCLR_LUT       ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition_out1[0]~SCLR_LUT       ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[14]~SCLR_LUT          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[13]~SCLR_LUT          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[12]~SCLR_LUT          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[11]~SCLR_LUT          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[10]~SCLR_LUT          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[9]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[8]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[7]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[6]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[5]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[4]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[3]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[2]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[1]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[0]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[14]~SCLR_LUT                    ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[13]~SCLR_LUT                    ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[12]~SCLR_LUT                    ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[11]~SCLR_LUT                    ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[10]~SCLR_LUT                    ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[9]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[8]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[7]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[6]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[5]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[4]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[3]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[2]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[1]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[0]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[14]~SCLR_LUT          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[13]~SCLR_LUT          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[12]~SCLR_LUT          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[11]~SCLR_LUT          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[10]~SCLR_LUT          ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[9]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[8]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[7]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[6]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[5]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[4]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[3]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[2]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[1]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[0]~SCLR_LUT           ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[14]~SCLR_LUT                    ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[13]~SCLR_LUT                    ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[12]~SCLR_LUT                    ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[11]~SCLR_LUT                    ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[10]~SCLR_LUT                    ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[9]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[8]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[7]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[6]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[5]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[4]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[3]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[2]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[1]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[0]~SCLR_LUT                     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[14]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[13]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[12]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[11]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[10]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[9]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[8]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[7]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[6]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[5]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[4]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[3]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[2]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[1]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition_out1[0]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[14]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[13]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[12]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[11]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[10]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[9]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[8]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[7]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[6]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[5]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[4]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[3]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[2]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[1]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|In_HiR_e_1[0]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[14]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[13]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[12]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[11]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[10]~SCLR_LUT    ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[9]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[8]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[7]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[6]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[5]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[4]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[3]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[2]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[1]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[0]~SCLR_LUT     ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[14]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[13]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[12]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[11]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[10]~SCLR_LUT              ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[9]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[8]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[7]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[6]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[5]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[4]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[3]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[2]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[1]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[0]~SCLR_LUT               ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[15]~SCLR_LUT                                          ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[15]~SCLR_LUT                                         ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[15]~SCLR_LUT                                        ; 3       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[15]~SCLR_LUT                                       ; 3       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[15]~SCLR_LUT                                         ; 3       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[15]~SCLR_LUT                                         ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~5                                                          ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~0                                                       ; 3       ;
; Soft_Thresholding:u_Soft_Thresholding|Equal0~4                                                            ; 3       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan0~0                                                         ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|delayMatch_reg[1][4]                           ; 3       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold_Switch2_out1_1[15]                                      ; 3       ;
; Soft_Thresholding:u_Soft_Thresholding|Threshold_Switch2_out1_1[15]                                        ; 3       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[15]~SCLR_LUT             ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[14]~SCLR_LUT             ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[13]~SCLR_LUT             ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[12]~SCLR_LUT             ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[11]~SCLR_LUT             ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[10]~SCLR_LUT             ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[9]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[8]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[7]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[6]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[5]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[4]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[3]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[2]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[1]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition1_out1[0]~SCLR_LUT              ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[15]~SCLR_LUT           ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[14]~SCLR_LUT           ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[13]~SCLR_LUT           ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[12]~SCLR_LUT           ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[11]~SCLR_LUT           ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[10]~SCLR_LUT           ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[9]~SCLR_LUT            ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[8]~SCLR_LUT            ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[7]~SCLR_LUT            ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[6]~SCLR_LUT            ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[5]~SCLR_LUT            ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[4]~SCLR_LUT            ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[3]~SCLR_LUT            ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[2]~SCLR_LUT            ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[1]~SCLR_LUT            ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition1_out1[0]~SCLR_LUT            ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][14]~SCLR_LUT                                       ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][13]~SCLR_LUT                                       ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][12]~SCLR_LUT                                       ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][11]~SCLR_LUT                                       ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][10]~SCLR_LUT                                       ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][9]~SCLR_LUT                                        ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][8]~SCLR_LUT                                        ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][7]~SCLR_LUT                                        ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][6]~SCLR_LUT                                        ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][5]~SCLR_LUT                                        ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][4]~SCLR_LUT                                        ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][3]~SCLR_LUT                                        ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][2]~SCLR_LUT                                        ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][1]~SCLR_LUT                                        ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[0][0]~SCLR_LUT                                        ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[14]~SCLR_LUT     ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[13]~SCLR_LUT     ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[12]~SCLR_LUT     ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[11]~SCLR_LUT     ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[10]~SCLR_LUT     ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[9]~SCLR_LUT      ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[8]~SCLR_LUT      ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[7]~SCLR_LUT      ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[6]~SCLR_LUT      ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[5]~SCLR_LUT      ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[4]~SCLR_LUT      ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[3]~SCLR_LUT      ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[2]~SCLR_LUT      ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[1]~SCLR_LUT      ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Rate_Transition1_out1[0]~SCLR_LUT      ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[14]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[13]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[12]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[11]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[10]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[9]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[8]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[7]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[6]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[5]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[4]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[3]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[2]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[1]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition1_out1[0]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[14]~SCLR_LUT         ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[13]~SCLR_LUT         ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[12]~SCLR_LUT         ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[11]~SCLR_LUT         ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[10]~SCLR_LUT         ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[9]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[8]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[7]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[6]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[5]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[4]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[3]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[2]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[1]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition1_out1[0]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[14]~SCLR_LUT         ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[13]~SCLR_LUT         ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[12]~SCLR_LUT         ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[11]~SCLR_LUT         ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[10]~SCLR_LUT         ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[9]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[8]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[7]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[6]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[5]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[4]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[3]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[2]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[1]~SCLR_LUT          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition1_out1[0]~SCLR_LUT          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[15]~SCLR_LUT                                         ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[14]~SCLR_LUT                                         ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[13]~SCLR_LUT                                         ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[12]~SCLR_LUT                                         ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[11]~SCLR_LUT                                         ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[10]~SCLR_LUT                                         ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[9]~SCLR_LUT                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[8]~SCLR_LUT                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[7]~SCLR_LUT                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[6]~SCLR_LUT                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[5]~SCLR_LUT                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[4]~SCLR_LUT                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[3]~SCLR_LUT                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[2]~SCLR_LUT                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[1]~SCLR_LUT                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Threshold1_1[0]~SCLR_LUT                                          ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[14]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[13]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[12]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[11]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[10]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[9]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[8]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[7]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[6]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[5]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[4]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[3]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[2]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[1]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Rate_Transition1_out1[0]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[14]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[13]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[12]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[11]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[10]~SCLR_LUT   ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[9]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[8]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[7]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[6]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[5]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[4]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[3]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[2]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[1]~SCLR_LUT    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition1_out1[0]~SCLR_LUT    ; 2       ;
; In1[15]~input                                                                                             ; 2       ;
; In1[14]~input                                                                                             ; 2       ;
; In1[13]~input                                                                                             ; 2       ;
; In1[12]~input                                                                                             ; 2       ;
; In1[11]~input                                                                                             ; 2       ;
; In1[10]~input                                                                                             ; 2       ;
; In1[9]~input                                                                                              ; 2       ;
; In1[8]~input                                                                                              ; 2       ;
; In1[7]~input                                                                                              ; 2       ;
; In1[6]~input                                                                                              ; 2       ;
; In1[5]~input                                                                                              ; 2       ;
; In1[4]~input                                                                                              ; 2       ;
; In1[3]~input                                                                                              ; 2       ;
; In1[2]~input                                                                                              ; 2       ;
; In1[1]~input                                                                                              ; 2       ;
; In1[0]~input                                                                                              ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~6                                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~4                                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~3                                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~2                                                          ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~1                                                          ; 2       ;
; Soft_Thresholding:u_Soft_Thresholding|Equal0~5                                                            ; 2       ;
; Soft_Thresholding:u_Soft_Thresholding|Equal0~3                                                            ; 2       ;
; Soft_Thresholding:u_Soft_Thresholding|Equal0~2                                                            ; 2       ;
; Soft_Thresholding:u_Soft_Thresholding|Equal0~1                                                            ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Add1~29                                        ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Add1~57                                      ; 2       ;
; alpha1st_Level_Decomp_out2_1[15]                                                                          ; 2       ;
; alpha1st_Level_Decomp_out2_1[14]                                                                          ; 2       ;
; alpha1st_Level_Decomp_out2_1[13]                                                                          ; 2       ;
; alpha1st_Level_Decomp_out2_1[12]                                                                          ; 2       ;
; alpha1st_Level_Decomp_out2_1[11]                                                                          ; 2       ;
; alpha1st_Level_Decomp_out2_1[10]                                                                          ; 2       ;
; alpha1st_Level_Decomp_out2_1[9]                                                                           ; 2       ;
; alpha1st_Level_Decomp_out2_1[8]                                                                           ; 2       ;
; alpha1st_Level_Decomp_out2_1[7]                                                                           ; 2       ;
; alpha1st_Level_Decomp_out2_1[6]                                                                           ; 2       ;
; alpha1st_Level_Decomp_out2_1[5]                                                                           ; 2       ;
; alpha1st_Level_Decomp_out2_1[4]                                                                           ; 2       ;
; alpha1st_Level_Decomp_out2_1[3]                                                                           ; 2       ;
; alpha1st_Level_Decomp_out2_1[2]                                                                           ; 2       ;
; alpha1st_Level_Decomp_out2_1[1]                                                                           ; 2       ;
; alpha1st_Level_Decomp_out2_1[0]                                                                           ; 2       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|phase_1                                                       ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1[15]                               ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|delayMatch_reg[1][3]                   ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Multiply_out1_1[5]                     ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Add1~25                              ; 2       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Odd_block:u_LoD_Odd|Add1~25                                ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][3]                                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][2]                                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][0]                                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][1]                                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][7]                                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][6]                                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][5]                                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][4]                                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][14]                                                ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][13]                                                ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][12]                                                ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][11]                                                ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][10]                                                ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][9]                                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[1][8]                                                 ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[15] ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[14] ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[13] ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[12] ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[11] ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[10] ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[9]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[8]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[7]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[6]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[5]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[4]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[3]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[2]  ; 2       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter23:u_Data_Sorter23|Delay1_out1[1]  ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Add0~1                                                            ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[15]                          ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[15]                              ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][2]                                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][0]                                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][1]                                                 ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Gain1_out1_1[3]                                                   ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Gain1_out1_1[4]                                                   ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Gain1_out1_1[5]                                                   ; 2       ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg_1[1][15]                                              ; 2       ;
; Soft_Thresholding:u_Soft_Thresholding|Gain1_out1_1[4]                                                     ; 2       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][13]                                                ; 2       ;
; Soft_Thresholding:u_Soft_Thresholding|Gain1_out1_1[5]                                                     ; 2       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][14]                                                ; 2       ;
; Soft_Thresholding:u_Soft_Thresholding|Gain1_out1_1[10]                                                    ; 2       ;
; Soft_Thresholding:u_Soft_Thresholding|reduced_reg_1[1][15]                                                ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[15]                                                    ; 2       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add1~57                                                          ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[15]                 ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|delayMatch_reg[1][15]                ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[15]                        ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply_out1_1[15]                    ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add1~57                                                          ; 2       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Recon_Odd[15]                                                    ; 2       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[14]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[13]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[12]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[11]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[10]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[9]~SCLR_LUT                                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[8]~SCLR_LUT                                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[7]~SCLR_LUT                                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[6]~SCLR_LUT                                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[5]~SCLR_LUT                                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[4]~SCLR_LUT                                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[3]~SCLR_LUT                                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[2]~SCLR_LUT                                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add_out1_1[1]~SCLR_LUT                                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[14]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[13]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[12]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[11]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[10]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[9]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[8]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[7]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[6]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[5]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[4]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[3]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[2]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[1]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Add1_out1_1[0]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[14]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[13]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[12]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[11]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[10]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[9]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[8]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[7]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[6]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[5]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[4]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[3]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add_out1_1[2]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[14]~SCLR_LUT                                       ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[13]~SCLR_LUT                                       ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[12]~SCLR_LUT                                       ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[11]~SCLR_LUT                                       ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[10]~SCLR_LUT                                       ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[9]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[8]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[7]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[6]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[5]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[4]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[3]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[2]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[1]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Add1_out1_1[0]~SCLR_LUT                                        ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[14]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[13]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[12]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[11]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[10]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[9]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[8]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[7]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[6]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[5]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[4]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[3]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[2]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[1]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Add2_out1_1[0]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[14]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[13]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[12]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[11]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[10]~SCLR_LUT                                         ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[9]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[8]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[7]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[6]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[5]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[4]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[3]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[2]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[1]~SCLR_LUT                                          ; 1       ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|Add2_out1_1[0]~SCLR_LUT                                          ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[15]~SCLR_LUT                                     ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[14]~SCLR_LUT                                     ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[13]~SCLR_LUT                                     ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[12]~SCLR_LUT                                     ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[11]~SCLR_LUT                                     ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[10]~SCLR_LUT                                     ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[9]~SCLR_LUT                                      ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[8]~SCLR_LUT                                      ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[7]~SCLR_LUT                                      ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[6]~SCLR_LUT                                      ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[5]~SCLR_LUT                                      ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[4]~SCLR_LUT                                      ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[3]~SCLR_LUT                                      ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[2]~SCLR_LUT                                      ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[1]~SCLR_LUT                                      ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[0]~SCLR_LUT                                      ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~9                                                       ; 1       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|phase_4_tmp~0                                                 ; 1       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30~4                                                     ; 1       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30~3                                                     ; 1       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30~2                                                     ; 1       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30~1                                                     ; 1       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30~0                                                     ; 1       ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Delay2_out1~0                                 ; 1       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|phase_0_tmp~0                                                 ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~8                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~7                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~6                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~5                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~4                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~3                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~2                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan0~1                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~9                                                          ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~8                                                          ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~7                                                          ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|Equal0~0                                                          ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan1~3                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan1~2                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan1~1                                                       ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|LessThan1~0                                                       ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan0~10                                                        ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan0~9                                                         ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan0~8                                                         ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan0~7                                                         ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan0~6                                                         ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan0~5                                                         ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan0~4                                                         ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan0~3                                                         ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan0~2                                                         ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan0~1                                                         ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|Equal0~8                                                            ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|Equal0~7                                                            ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|Equal0~6                                                            ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|Equal0~0                                                            ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan1~3                                                         ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan1~2                                                         ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan1~1                                                         ; 1       ;
; Soft_Thresholding:u_Soft_Thresholding|LessThan1~0                                                         ; 1       ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1~0                                                        ; 1       ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|phase_1~0                                                     ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply2_mul_temp[30]                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply2_mul_temp[29]                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply2_mul_temp[28]                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[0][15]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[0][14]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg_next[0][2]                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply2_mul_temp[30]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply2_mul_temp[29]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[0][13]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_mul_temp[30]                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_mul_temp[29]                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_mul_temp[28]                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_mul_temp[27]                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_mul_temp[26]                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_mul_temp[25]                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_mul_temp[24]                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[6]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[5]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[4]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[3]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[0][2]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[2]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[1][15]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[0][1]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[1]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[1][14]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[0][0]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|delayMatch_reg[1][13]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply1_out1_1[0]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~25                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[15]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~22                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~21                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[14]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~18                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~17                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[13]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~14                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~13                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[12]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~10                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~9                                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[11]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[1][1]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~6                                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~5                                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[10]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|delayMatch_reg[1][0]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~2                                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add0~1                                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[1]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[31]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[30]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[29]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[28]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[27]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[26]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[25]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[24]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[23]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[22]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[21]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[20]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[19]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[18]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_mul_temp[17]                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[6]                               ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add0~21                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[5]                               ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add0~18                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add0~17                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[4]                               ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add0~14                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add0~13                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[3]                               ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add0~10                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add0~9                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[15]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[2]                               ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add0~6                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add0~5                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[14]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[1]                               ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add0~2                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add0~1                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[13]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Delay3_out1[0]                               ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[9]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[8]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[7]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[6]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[5]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[4]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[3]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[1]                             ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[1]                                 ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[2]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[31]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[30]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[29]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[28]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[27]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[26]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[25]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[24]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[23]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[22]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[21]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[20]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[19]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[18]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_mul_temp[17]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_mul_temp[30]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_mul_temp[29]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_mul_temp[28]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_mul_temp[27]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_mul_temp[26]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_mul_temp[25]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_mul_temp[24]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_mul_temp[23]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_mul_temp[22]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_mul_temp[21]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_mul_temp[20]                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~25                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[15]                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[15]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~22                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~21                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[14]                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[14]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~18                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~17                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[13]                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[13]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~14                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~13                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[12]                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[12]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~10                                      ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~9                                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[11]                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[11]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~6                                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~5                                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[10]                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[10]                            ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~2                                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Add1~1                                       ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[9]                                 ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[9]                             ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[12]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[8]                                 ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[8]                             ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[11]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[7]                                 ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[7]                             ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[10]                          ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[6]                                 ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[6]                             ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[9]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[5]                                 ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[5]                             ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[8]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[4]                                 ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[4]                             ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[7]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[3]                                 ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[3]                             ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[6]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~63                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~62                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Delay3_out1[2]                                 ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply_out1_1[2]                             ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Multiply_out1_1[5]                           ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~57                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~55                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~54                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~53                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~51                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~50                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~49                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~47                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~46                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~45                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~43                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~42                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~41                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~39                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~38                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~37                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~35                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~34                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~33                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~31                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~30                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~29                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~27                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~26                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~25                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~23                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~22                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~21                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~19                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~18                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~17                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~15                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~14                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~13                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~11                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~10                                        ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~9                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~7                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~6                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~5                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~3                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~2                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Add1~1                                         ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[31]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[30]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[29]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[28]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[27]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[26]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[25]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[24]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[23]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[22]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[21]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[20]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[19]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[18]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[17]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_mul_temp[16]                                                ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[0]                                                   ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[15]                                                  ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[3]                                                   ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[2]                                                   ; 1       ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|Gain_out1_1[1]                                                   ; 1       ;
+-----------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                ;
+-----------------------+-------------+---------------------+-------------------+
; Statistic             ; Number Used ; Available per Block ; Maximum Available ;
+-----------------------+-------------+---------------------+-------------------+
; Independent 18x18     ; 60          ; 2.00                ; 224               ;
; DSP Block             ; 60          ; --                  ; 112               ;
; DSP 18-bit Element    ; 60          ; 2.00                ; 224               ;
; Signed Multiplier     ; 16          ; --                  ; --                ;
; Unsigned Multiplier   ; 8           ; --                  ; --                ;
; Mixed Sign Multiplier ; 36          ; --                  ; --                ;
+-----------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 4,871 / 289,320 ( 2 % ) ;
; C12 interconnects                           ; 172 / 13,420 ( 1 % )    ;
; C2 interconnects                            ; 1,623 / 119,108 ( 1 % ) ;
; C4 interconnects                            ; 1,392 / 56,300 ( 2 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 717 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 2,075 / 84,580 ( 2 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 490 / 12,676 ( 4 % )    ;
; R14/C12 interconnect drivers                ; 600 / 20,720 ( 3 % )    ;
; R3 interconnects                            ; 1,929 / 130,992 ( 1 % ) ;
; R6 interconnects                            ; 2,755 / 266,960 ( 1 % ) ;
; Spine clocks                                ; 10 / 360 ( 3 % )        ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 36        ; 0            ; 36        ; 0            ; 0            ; 36        ; 36        ; 0            ; 36        ; 36        ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 36           ; 0         ; 36           ; 36           ; 0         ; 0         ; 36           ; 0         ; 0         ; 36           ; 19           ; 36           ; 36           ; 36           ; 36           ; 19           ; 36           ; 36           ; 36           ; 36           ; 19           ; 36           ; 36           ; 36           ; 36           ; 36           ; 36           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; ce_out             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Out1[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_enable         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[12]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[13]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[14]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; In1[15]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 234.3             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                          ; Destination Register                                                                                       ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------+
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[13]~_Duplicate_2                 ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[13]~_Duplicate_1         ; 0.545             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[14]~_Duplicate_2         ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|Rate_Transition_out1[14]~_Duplicate_1 ; 0.541             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|In_HiR_e_1[5]~_Duplicate_2                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|HiR_Even1:u_HiR_Even1|Rate_Transition_out1[5]                     ; 0.539             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[5]~_Duplicate_2                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[5]                     ; 0.538             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[6]~_Duplicate_2                ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[6]                     ; 0.538             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[10]~_Duplicate_2         ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|Rate_Transition_out1[10]              ; 0.537             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[6]~_Duplicate_2                    ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[6]~_Duplicate_1            ; 0.537             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[12]~_Duplicate_2               ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[12]                    ; 0.535             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[14]~_Duplicate_2               ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[14]                    ; 0.535             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[8]~_Duplicate_2                    ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[8]~_Duplicate_1            ; 0.535             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[13]~_Duplicate_2                   ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[13]~_Duplicate_1           ; 0.535             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[11]~_Duplicate_2               ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Rate_Transition_out1[11]                    ; 0.534             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[8]~_Duplicate_2                  ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[8]~_Duplicate_1          ; 0.532             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[10]~_Duplicate_2                 ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|Rate_Transition_out1[10]~_Duplicate_1         ; 0.532             ;
; RT_out1[11]                                                                                              ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Even:u_HiD_Even|In_HiD_e_1[11]~_Duplicate_1                   ; 0.531             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|Gain_out1_1[14]                                                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Even1_block:u_LoR_Even1|In_LoR_e_1[14]~_Duplicate_1           ; 0.526             ;
; RT1_out1[6]                                                                                              ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[6]~_Duplicate_1                      ; 0.521             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[7]~_Duplicate_2                    ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[7]~_Duplicate_1            ; 0.520             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|In_HiD_o_1[12]~_Duplicate_2                   ; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Rate_Transition_out1[12]~_Duplicate_1           ; 0.519             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Gain1_out1_1[6]                                               ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|In_LoR_e_1[6]                               ; 0.468             ;
; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_474                                      ; Soft_Thresholding1:u_Soft_Thresholding1|kconst_1[10]~_Duplicate_35                                         ; 0.438             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[1] ; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[15]                                               ; 0.432             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[7] ; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[15]                                               ; 0.430             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[15]                   ; alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][15]                                            ; 0.430             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[15]                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][15]                                             ; 0.430             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[11]                   ; alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][15]                                            ; 0.430             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[14]                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][15]                                             ; 0.430             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[12]                   ; alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][15]                                            ; 0.429             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[11]                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][15]                                             ; 0.429             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply_out1_1[12]                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch_reg[0][15]                                             ; 0.429             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Multiply1_out1_1[9]                 ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|LoD_Even_block:u_LoD_Even|Delay3_out1[15]                       ; 0.428             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[15]                  ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Delay3_out1[15]                         ; 0.428             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Odd_block:u_HiD_Odd|Multiply1_out1_1[11]                  ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~201                                                       ; 0.428             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][4]                                           ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[15]                                                     ; 0.428             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][11]                                          ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[15]                                                     ; 0.427             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][7]                                           ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[15]                                                     ; 0.427             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][2]                                           ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[15]                                                     ; 0.427             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[1]                   ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~201                                                         ; 0.426             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[13]                  ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[15]                         ; 0.425             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Multiply1_out1_1[6]                   ; alpha1st_Level_Recon4:u_1st_Level_Recon4|LoR_Odd1_block:u_LoR_Odd1|Delay3_out1[15]                         ; 0.425             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[10]                        ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[15]                               ; 0.425             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Multiply1_out1_1[6]                         ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Even:u_LoD_Even|Delay3_out1[15]                               ; 0.425             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[14]                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[15]                       ; 0.423             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[13]                          ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~201                                                         ; 0.423             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[7]                    ; alpha1st_Level_Recon4:u_1st_Level_Recon4|Mult0~201                                                         ; 0.422             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[15]                         ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][15]                                            ; 0.422             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[7]                          ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][15]                                            ; 0.422             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|HiD_Odd:u_HiD_Odd|Multiply1_out1_1[15]                          ; alpha1st_Level_Decomp:u_1st_Level_Decomp|Mult0~201                                                         ; 0.422             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[8]                          ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][15]                                            ; 0.421             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[6]                          ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][15]                                            ; 0.421             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[5] ; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[15]                                               ; 0.421             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[15]                       ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][15]                                             ; 0.420             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[5]                         ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[15]                               ; 0.420             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[10]                       ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][15]                                             ; 0.419             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[8]                        ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][15]                                             ; 0.419             ;
; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Multiply1_out1_1[11]                          ; alpha1st_Level_Decomp:u_1st_Level_Decomp|LoD_Odd:u_LoD_Odd|Delay3_out1[15]                                 ; 0.416             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply_out1_1[10]                   ; alpha1st_Level_Recon4:u_1st_Level_Recon4|delayMatch1_reg[0][15]                                            ; 0.387             ;
; RT2_out1[10]                                                                                             ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[10]                        ; 0.385             ;
; RT2_out1[9]                                                                                              ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|In_HiD_e_1[9]                         ; 0.370             ;
; Threshold_Estimator:u_Threshold_Estimator|Median2:u_Median2|Data_Sorter24:u_Data_Sorter24|Delay2_out1[8] ; Threshold_Estimator:u_Threshold_Estimator|Median2_out1_1[15]                                               ; 0.350             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[9]                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[15]                       ; 0.350             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[7]                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[15]                       ; 0.350             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[12]                ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[15]                       ; 0.349             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[6]                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[15]                       ; 0.349             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[5]                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[15]                       ; 0.349             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[3]                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[15]                       ; 0.349             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[4]                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[15]                       ; 0.343             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[2]                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[15]                       ; 0.343             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Multiply1_out1_1[8]                 ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Even1_block:u_HiR_Even1|Delay3_out1[15]                       ; 0.341             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[14]                        ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[15]                               ; 0.335             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[2]                         ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[15]                               ; 0.334             ;
; Threshold_Estimator:u_Threshold_Estimator|Multiply_out1_1[1]                                             ; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch9_reg[0][0]                                              ; 0.334             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[12]                       ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][15]                                             ; 0.329             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[11]                  ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[15]                         ; 0.319             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[7]                   ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[15]                         ; 0.319             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[1]                   ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[15]                         ; 0.319             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[12]                  ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[15]                         ; 0.318             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[6]                   ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[15]                         ; 0.318             ;
; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|HiD_Even_block:u_HiD_Even|delayMatch_reg[1][13]               ; alpha1st_Level_Decomp1:u_1st_Level_Decomp1|Mult0~201                                                       ; 0.318             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[4]                   ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[15]                         ; 0.317             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[2]                   ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[15]                         ; 0.317             ;
; Soft_Thresholding1:u_Soft_Thresholding1|reduced_reg[3][9]                                                ; Soft_Thresholding1:u_Soft_Thresholding1|delayMatch6_reg[0]                                                 ; 0.315             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][14]                                          ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[15]                                                     ; 0.315             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[15]                        ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[15]                               ; 0.312             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[11]                        ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[15]                               ; 0.312             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[14]                         ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][15]                                            ; 0.311             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[3]                         ; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Delay3_out1[15]                               ; 0.311             ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30[2]                                                   ; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30[3]                                                     ; 0.310             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[12]                         ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][15]                                            ; 0.310             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[6]                        ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][15]                                             ; 0.310             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[14]                       ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][15]                                             ; 0.309             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[9]                          ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][15]                                            ; 0.309             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply_out1_1[3]                          ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[0][15]                                            ; 0.309             ;
; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|count30[1]                                                   ; DWT_coif1_2_Level_tc:u_DWT_coif1_2_Level_tc|phase_4                                                        ; 0.308             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[11]                       ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][15]                                             ; 0.307             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Even1:u_LoR_Even1|Multiply_out1_1[9]                        ; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch_reg[0][15]                                             ; 0.307             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][5]                                           ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Recon_Odd[15]                                                     ; 0.305             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|LoR_Odd1:u_LoR_Odd1|Multiply1_out1_1[1]                         ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~201                                                         ; 0.301             ;
; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Multiply1_out1_1[3]                   ; alpha1st_Level_Recon4:u_1st_Level_Recon4|HiR_Odd1_block:u_HiR_Odd1|Delay3_out1[15]                         ; 0.300             ;
; alpha1st_Level_Recon1:u_1st_Level_Recon1|delayMatch1_reg[6][1]                                           ; alpha1st_Level_Recon1:u_1st_Level_Recon1|Mult0~201                                                         ; 0.300             ;
+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CSXFC6D6F31C6 for design "DWT_coif1_2_Level"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896
Info (184020): Starting Fitter periphery placement operations
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk~inputCLKENA0 with 4181 fanout uses global clock CLKCTRL_G6
Warning (205009): Dummy RLC values generated in IBIS model files for device 5CSXFC6 with package FBGA and pin count 896
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DWT_coif1_2_Level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 1399 registers into blocks of type DSP block
    Extra Info (176220): Created 1146 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:12
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.53 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C6 are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C6 are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:15
Info (144001): Generated suppressed messages file C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/00 coif/coif1/coif1 Level 2/hdl_prj/hdlsrc/final_heart_coif1_2_Level_fixed/output_files/DWT_coif1_2_Level.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 5767 megabytes
    Info: Processing ended: Mon Apr 22 14:10:53 2024
    Info: Elapsed time: 00:01:15
    Info: Total CPU time (on all processors): 00:00:31


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/altera/13.1/quartus/bin/MATLAB Files/HDL Code Testing/00 coif/coif1/coif1 Level 2/hdl_prj/hdlsrc/final_heart_coif1_2_Level_fixed/output_files/DWT_coif1_2_Level.fit.smsg.


