/*!
******************************************************************************
@file   : scb_reg_defs.h

@brief  

@Author <Autogenerated>

		<b>Copyright 2004 by Imagination Technologies Limited.</b>
		All rights reserved.  No part of this software, either
		material or conceptual may be copied or distributed,
		transmitted, transcribed, stored in a retrieval system
		or translated into any human or computer language in any
		form by any means, electronic, mechanical, manual or
		other-wise, or disclosed to third parties without the
		express written permission of Imagination Technologies
		Limited, Unit 8, HomePark Industrial Estate,
		King's Langley, Hertfordshire, WD4 8LZ, U.K.

<b>Description:</b>\n
		This file contains the SCB Defintions.

<b>Platform:</b>\n

@Version
		1.0

******************************************************************************/

#if !defined (__SCB_REG_DEFS_H__)
#define __SCB_REG_DEFS_H__

/* This line just means we can write C here and C++ elsewhere when it
** picks up the header file will know that all these functions are
** mangled up C wise instead of C++ wise.  See also the } way below.
*/
#ifdef __cplusplus
extern "C" {
#endif


#if 1		// perhaps this register should go elsewhere...

/* Hardware register definitions */

/* -------------------- Register CR_SCB_CORE_REV -------------------- */

#define CR_SCB_CORE_REV_OFFSET                0x0080

/* Field CR_SCB_MAINT_REV */
#define CR_SCB_CORE_REV_CR_SCB_MAINT_REV_OFFSET SCB_CR_SCB_CORE_REV_OFFSET
#define CR_SCB_CORE_REV_CR_SCB_MAINT_REV_SHIFT 0
#define CR_SCB_CORE_REV_CR_SCB_MAINT_REV_MASK 0x000000FF
#define CR_SCB_CORE_REV_CR_SCB_MAINT_REV_FLAGS REG_VOL
#define CR_SCB_CORE_REV_CR_SCB_MAINT_REV_LENGTH 8

/* Field CR_SCB_MINOR_REV */
#define CR_SCB_CORE_REV_CR_SCB_MINOR_REV_OFFSET SCB_CR_SCB_CORE_REV_OFFSET
#define CR_SCB_CORE_REV_CR_SCB_MINOR_REV_SHIFT 8
#define CR_SCB_CORE_REV_CR_SCB_MINOR_REV_MASK 0x0000FF00
#define CR_SCB_CORE_REV_CR_SCB_MINOR_REV_FLAGS REG_VOL
#define CR_SCB_CORE_REV_CR_SCB_MINOR_REV_LENGTH 8

/* Field CR_SCB_MAJOR_REV */
#define CR_SCB_CORE_REV_CR_SCB_MAJOR_REV_OFFSET SCB_CR_SCB_CORE_REV_OFFSET
#define CR_SCB_CORE_REV_CR_SCB_MAJOR_REV_SHIFT 16
#define CR_SCB_CORE_REV_CR_SCB_MAJOR_REV_MASK 0x00FF0000
#define CR_SCB_CORE_REV_CR_SCB_MAJOR_REV_FLAGS REG_VOL
#define CR_SCB_CORE_REV_CR_SCB_MAJOR_REV_LENGTH 8

/* Field CR_SCB_DESIGNER */
#define CR_SCB_CORE_REV_CR_SCB_DESIGNER_OFFSET SCB_CR_SCB_CORE_REV_OFFSET
#define CR_SCB_CORE_REV_CR_SCB_DESIGNER_SHIFT 24
#define CR_SCB_CORE_REV_CR_SCB_DESIGNER_MASK  0xFF000000
#define CR_SCB_CORE_REV_CR_SCB_DESIGNER_FLAGS REG_VOL
#define CR_SCB_CORE_REV_CR_SCB_DESIGNER_LENGTH 8

/* Complete Register Definition */
#define CR_SCB_CORE_REV_REG_OFFSET            SCB_CR_SCB_CORE_REV_OFFSET
#define CR_SCB_CORE_REV_REG_SHIFT             0
#define CR_SCB_CORE_REV_REG_MASK              0xFFFFFFFF
#define CR_SCB_CORE_REV_REG_FLAGS             REG_VOL
#define CR_SCB_CORE_REV_REG_LENGTH            32

#endif

/* -------------------- Register LINE_STATUS -------------------- */

#define SCB_LINE_STATUS_OFFSET                    0x0000

/* Field LS_INPUT_DATA */
#define SCB_LINE_STATUS_LS_INPUT_DATA_OFFSET      SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_INPUT_DATA_SHIFT       24
#define SCB_LINE_STATUS_LS_INPUT_DATA_MASK        0xFF000000
#define SCB_LINE_STATUS_LS_INPUT_DATA_FLAGS       REG_VOL
#define SCB_LINE_STATUS_LS_INPUT_DATA_LENGTH      8

/* Field TRANS_HALT */
#define SCB_LINE_STATUS_TRANS_HALT_OFFSET         SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_TRANS_HALT_SHIFT          19
#define SCB_LINE_STATUS_TRANS_HALT_MASK           0x00080000
#define SCB_LINE_STATUS_TRANS_HALT_FLAGS          REG_VOL
#define SCB_LINE_STATUS_TRANS_HALT_LENGTH         1

/* Field DETED_ABORT */
#define SCB_LINE_STATUS_DETED_ABORT_OFFSET        SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_DETED_ABORT_SHIFT         18
#define SCB_LINE_STATUS_DETED_ABORT_MASK          0x00040000
#define SCB_LINE_STATUS_DETED_ABORT_FLAGS         REG_VOL
#define SCB_LINE_STATUS_DETED_ABORT_LENGTH        1

/* Field INPUT_DATA_V */
#define SCB_LINE_STATUS_INPUT_DATA_V_OFFSET       SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_INPUT_DATA_V_SHIFT        17
#define SCB_LINE_STATUS_INPUT_DATA_V_MASK         0x00020000
#define SCB_LINE_STATUS_INPUT_DATA_V_FLAGS        REG_VOL
#define SCB_LINE_STATUS_INPUT_DATA_V_LENGTH       1

/* Field DETED_NACK */
#define SCB_LINE_STATUS_DETED_NACK_OFFSET         SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_DETED_NACK_SHIFT          16
#define SCB_LINE_STATUS_DETED_NACK_MASK           0x00010000
#define SCB_LINE_STATUS_DETED_NACK_FLAGS          REG_VOL
#define SCB_LINE_STATUS_DETED_NACK_LENGTH         1

/* Field DETED_ACK */
#define SCB_LINE_STATUS_DETED_ACK_OFFSET          SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_DETED_ACK_SHIFT           15
#define SCB_LINE_STATUS_DETED_ACK_MASK            0x00008000
#define SCB_LINE_STATUS_DETED_ACK_FLAGS           REG_VOL
#define SCB_LINE_STATUS_DETED_ACK_LENGTH          1

/* Field DETED_P */
#define SCB_LINE_STATUS_DETED_P_OFFSET            SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_DETED_P_SHIFT             14
#define SCB_LINE_STATUS_DETED_P_MASK              0x00004000
#define SCB_LINE_STATUS_DETED_P_FLAGS             REG_VOL
#define SCB_LINE_STATUS_DETED_P_LENGTH            1

/* Field DETED_S */
#define SCB_LINE_STATUS_DETED_S_OFFSET            SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_DETED_S_SHIFT             13
#define SCB_LINE_STATUS_DETED_S_MASK              0x00002000
#define SCB_LINE_STATUS_DETED_S_FLAGS             REG_VOL
#define SCB_LINE_STATUS_DETED_S_LENGTH            1

/* Field LS_GEN_MASK */
#define SCB_LINE_STATUS_LS_GEN_MASK_OFFSET        SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_GEN_MASK_SHIFT         12
#define SCB_LINE_STATUS_LS_GEN_MASK_MASK          0x00001000
#define SCB_LINE_STATUS_LS_GEN_MASK_FLAGS         REG_VOL
#define SCB_LINE_STATUS_LS_GEN_MASK_LENGTH        1

/* Field LS_SDATOUT */
#define SCB_LINE_STATUS_LS_SDATOUT_OFFSET         SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_SDATOUT_SHIFT          11
#define SCB_LINE_STATUS_LS_SDATOUT_MASK           0x00000800
#define SCB_LINE_STATUS_LS_SDATOUT_FLAGS          REG_VOL
#define SCB_LINE_STATUS_LS_SDATOUT_LENGTH         1

/* Field LS_SCLKOUT */
#define SCB_LINE_STATUS_LS_SCLKOUT_OFFSET         SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_SCLKOUT_SHIFT          10
#define SCB_LINE_STATUS_LS_SCLKOUT_MASK           0x00000400
#define SCB_LINE_STATUS_LS_SCLKOUT_FLAGS          REG_VOL
#define SCB_LINE_STATUS_LS_SCLKOUT_LENGTH         1

/* Field LS_T_DONE */
#define SCB_LINE_STATUS_LS_T_DONE_OFFSET          SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_T_DONE_SHIFT           9
#define SCB_LINE_STATUS_LS_T_DONE_MASK            0x00000200
#define SCB_LINE_STATUS_LS_T_DONE_FLAGS           REG_VOL
#define SCB_LINE_STATUS_LS_T_DONE_LENGTH          1

/* Field LS_BUS_IDLE */
#define SCB_LINE_STATUS_LS_BUS_IDLE_OFFSET        SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_BUS_IDLE_SHIFT         8
#define SCB_LINE_STATUS_LS_BUS_IDLE_MASK          0x00000100
#define SCB_LINE_STATUS_LS_BUS_IDLE_FLAGS         REG_VOL
#define SCB_LINE_STATUS_LS_BUS_IDLE_LENGTH        1

/* Field LS_DET_NACK */
#define SCB_LINE_STATUS_LS_DET_NACK_OFFSET        SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_DET_NACK_SHIFT         7
#define SCB_LINE_STATUS_LS_DET_NACK_MASK          0x00000080
#define SCB_LINE_STATUS_LS_DET_NACK_FLAGS         REG_VOL
#define SCB_LINE_STATUS_LS_DET_NACK_LENGTH        1

/* Field LS_DET_ACK */
#define SCB_LINE_STATUS_LS_DET_ACK_OFFSET         SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_DET_ACK_SHIFT          6
#define SCB_LINE_STATUS_LS_DET_ACK_MASK           0x00000040
#define SCB_LINE_STATUS_LS_DET_ACK_FLAGS          REG_VOL
#define SCB_LINE_STATUS_LS_DET_ACK_LENGTH         1

/* Field LS_DET_P */
#define SCB_LINE_STATUS_LS_DET_P_OFFSET           SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_DET_P_SHIFT            5
#define SCB_LINE_STATUS_LS_DET_P_MASK             0x00000020
#define SCB_LINE_STATUS_LS_DET_P_FLAGS            REG_VOL
#define SCB_LINE_STATUS_LS_DET_P_LENGTH           1

/* Field LS_DET_S */
#define SCB_LINE_STATUS_LS_DET_S_OFFSET           SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_DET_S_SHIFT            4
#define SCB_LINE_STATUS_LS_DET_S_MASK             0x00000010
#define SCB_LINE_STATUS_LS_DET_S_FLAGS            REG_VOL
#define SCB_LINE_STATUS_LS_DET_S_LENGTH           1

/* Field LS_SDATEN */
#define SCB_LINE_STATUS_LS_SDATEN_OFFSET          SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_SDATEN_SHIFT           3
#define SCB_LINE_STATUS_LS_SDATEN_MASK            0x00000008
#define SCB_LINE_STATUS_LS_SDATEN_FLAGS           REG_VOL
#define SCB_LINE_STATUS_LS_SDATEN_LENGTH          1

/* Field LS_SDAT */
#define SCB_LINE_STATUS_LS_SDAT_OFFSET            SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_SDAT_SHIFT             2
#define SCB_LINE_STATUS_LS_SDAT_MASK              0x00000004
#define SCB_LINE_STATUS_LS_SDAT_FLAGS             REG_VOL
#define SCB_LINE_STATUS_LS_SDAT_LENGTH            1

/* Field LS_SCLKEN */
#define SCB_LINE_STATUS_LS_SCLKEN_OFFSET          SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_SCLKEN_SHIFT           1
#define SCB_LINE_STATUS_LS_SCLKEN_MASK            0x00000002
#define SCB_LINE_STATUS_LS_SCLKEN_FLAGS           REG_VOL
#define SCB_LINE_STATUS_LS_SCLKEN_LENGTH          1

/* Field LS_SCLK */
#define SCB_LINE_STATUS_LS_SCLK_OFFSET            SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_LS_SCLK_SHIFT             0
#define SCB_LINE_STATUS_LS_SCLK_MASK              0x00000001
#define SCB_LINE_STATUS_LS_SCLK_FLAGS             REG_VOL
#define SCB_LINE_STATUS_LS_SCLK_LENGTH            1

/* Complete Register Definition */
#define SCB_LINE_STATUS_REG_OFFSET                SCB_LINE_STATUS_OFFSET
#define SCB_LINE_STATUS_REG_SHIFT                 0
#define SCB_LINE_STATUS_REG_MASK                  0xFFFFFFFF
#define SCB_LINE_STATUS_REG_FLAGS                 REG_VOL
#define SCB_LINE_STATUS_REG_LENGTH                32


/* -------------------- Register CLEAR_STATUS -------------------- */

#define SCB_CLEAR_STATUS_OFFSET                   0x0098

/* Field CLEAR_DETED_ABORT */
#define SCB_CLEAR_STATUS_CLEAR_DETED_ABORT_OFFSET SCB_CLEAR_STATUS_OFFSET
#define SCB_CLEAR_STATUS_CLEAR_DETED_ABORT_SHIFT  5
#define SCB_CLEAR_STATUS_CLEAR_DETED_ABORT_MASK   0x00000020
#define SCB_CLEAR_STATUS_CLEAR_DETED_ABORT_FLAGS  REG_VOL
#define SCB_CLEAR_STATUS_CLEAR_DETED_ABORT_LENGTH 1

/* Field CLEAR_INPUT_DATA_V */
#define SCB_CLEAR_STATUS_CLEAR_INPUT_DATA_V_OFFSET SCB_CLEAR_STATUS_OFFSET
#define SCB_CLEAR_STATUS_CLEAR_INPUT_DATA_V_SHIFT 4
#define SCB_CLEAR_STATUS_CLEAR_INPUT_DATA_V_MASK  0x00000010
#define SCB_CLEAR_STATUS_CLEAR_INPUT_DATA_V_FLAGS REG_VOL
#define SCB_CLEAR_STATUS_CLEAR_INPUT_DATA_V_LENGTH 1

/* Field CLEAR_DETED_NACK */
#define SCB_CLEAR_STATUS_CLEAR_DETED_NACK_OFFSET  SCB_CLEAR_STATUS_OFFSET
#define SCB_CLEAR_STATUS_CLEAR_DETED_NACK_SHIFT   3
#define SCB_CLEAR_STATUS_CLEAR_DETED_NACK_MASK    0x00000008
#define SCB_CLEAR_STATUS_CLEAR_DETED_NACK_FLAGS   REG_VOL
#define SCB_CLEAR_STATUS_CLEAR_DETED_NACK_LENGTH  1

/* Field CLEAR_DETED_ACK */
#define SCB_CLEAR_STATUS_CLEAR_DETED_ACK_OFFSET   SCB_CLEAR_STATUS_OFFSET
#define SCB_CLEAR_STATUS_CLEAR_DETED_ACK_SHIFT    2
#define SCB_CLEAR_STATUS_CLEAR_DETED_ACK_MASK     0x00000004
#define SCB_CLEAR_STATUS_CLEAR_DETED_ACK_FLAGS    REG_VOL
#define SCB_CLEAR_STATUS_CLEAR_DETED_ACK_LENGTH   1

/* Field CLEAR_DETED_P */
#define SCB_CLEAR_STATUS_CLEAR_DETED_P_OFFSET     SCB_CLEAR_STATUS_OFFSET
#define SCB_CLEAR_STATUS_CLEAR_DETED_P_SHIFT      1
#define SCB_CLEAR_STATUS_CLEAR_DETED_P_MASK       0x00000002
#define SCB_CLEAR_STATUS_CLEAR_DETED_P_FLAGS      REG_VOL
#define SCB_CLEAR_STATUS_CLEAR_DETED_P_LENGTH     1

/* Field CLEAR_DETED_S */
#define SCB_CLEAR_STATUS_CLEAR_DETED_S_OFFSET     SCB_CLEAR_STATUS_OFFSET
#define SCB_CLEAR_STATUS_CLEAR_DETED_S_SHIFT      0
#define SCB_CLEAR_STATUS_CLEAR_DETED_S_MASK       0x00000001
#define SCB_CLEAR_STATUS_CLEAR_DETED_S_FLAGS      REG_VOL
#define SCB_CLEAR_STATUS_CLEAR_DETED_S_LENGTH     1

/* Complete Register Definition */
#define SCB_CLEAR_STATUS_REG_OFFSET               SCB_CLEAR_STATUS_OFFSET
#define SCB_CLEAR_STATUS_REG_SHIFT                0
#define SCB_CLEAR_STATUS_REG_MASK                 0xFFFFFFFF
#define SCB_CLEAR_STATUS_REG_FLAGS                REG_VOL
#define SCB_CLEAR_STATUS_REG_LENGTH               32


/* -------------------- Register LINE_OVERRIDE -------------------- */

#define SCB_LINE_OVERRIDE_OFFSET                  0x0004

/* Field LO_OUTPUT_DATA */
#define SCB_LINE_OVERRIDE_LO_OUTPUT_DATA_OFFSET   SCB_LINE_OVERRIDE_OFFSET
#define SCB_LINE_OVERRIDE_LO_OUTPUT_DATA_SHIFT    24
#define SCB_LINE_OVERRIDE_LO_OUTPUT_DATA_MASK     0xFF000000
#define SCB_LINE_OVERRIDE_LO_OUTPUT_DATA_FLAGS    REG_VOL
#define SCB_LINE_OVERRIDE_LO_OUTPUT_DATA_LENGTH   8

/* Field LO_GEN_OVR */
#define SCB_LINE_OVERRIDE_LO_GEN_OVR_OFFSET       SCB_LINE_OVERRIDE_OFFSET
#define SCB_LINE_OVERRIDE_LO_GEN_OVR_SHIFT        11
#define SCB_LINE_OVERRIDE_LO_GEN_OVR_MASK         0x00000800
#define SCB_LINE_OVERRIDE_LO_GEN_OVR_FLAGS        REG_VOL
#define SCB_LINE_OVERRIDE_LO_GEN_OVR_LENGTH       1

/* Field LO_LINE_OVR_EN */
#define SCB_LINE_OVERRIDE_LO_LINE_OVR_EN_OFFSET   SCB_LINE_OVERRIDE_OFFSET
#define SCB_LINE_OVERRIDE_LO_LINE_OVR_EN_SHIFT    10
#define SCB_LINE_OVERRIDE_LO_LINE_OVR_EN_MASK     0x00000400
#define SCB_LINE_OVERRIDE_LO_LINE_OVR_EN_FLAGS    REG_VOL
#define SCB_LINE_OVERRIDE_LO_LINE_OVR_EN_LENGTH   1

/* Field LO_MASTER_EN */
#define SCB_LINE_OVERRIDE_LO_MASTER_EN_OFFSET     SCB_LINE_OVERRIDE_OFFSET
#define SCB_LINE_OVERRIDE_LO_MASTER_EN_SHIFT      9
#define SCB_LINE_OVERRIDE_LO_MASTER_EN_MASK       0x00000200
#define SCB_LINE_OVERRIDE_LO_MASTER_EN_FLAGS      REG_VOL
#define SCB_LINE_OVERRIDE_LO_MASTER_EN_LENGTH     1

#if 0
	/* Field LO_GEN_D */
	#define SCB_LINE_OVERRIDE_LO_GEN_D_OFFSET         SCB_LINE_OVERRIDE_OFFSET
	#define SCB_LINE_OVERRIDE_LO_GEN_D_SHIFT          8
	#define SCB_LINE_OVERRIDE_LO_GEN_D_MASK           0x00000100
	#define SCB_LINE_OVERRIDE_LO_GEN_D_FLAGS          REG_VOL
	#define SCB_LINE_OVERRIDE_LO_GEN_D_LENGTH         1

	/* Field LO_GEN_NACK */
	#define SCB_LINE_OVERRIDE_LO_GEN_NACK_OFFSET      SCB_LINE_OVERRIDE_OFFSET
	#define SCB_LINE_OVERRIDE_LO_GEN_NACK_SHIFT       7
	#define SCB_LINE_OVERRIDE_LO_GEN_NACK_MASK        0x00000080
	#define SCB_LINE_OVERRIDE_LO_GEN_NACK_FLAGS       REG_VOL
	#define SCB_LINE_OVERRIDE_LO_GEN_NACK_LENGTH      1

	/* Field LO_GEN_ACK */
	#define SCB_LINE_OVERRIDE_LO_GEN_ACK_OFFSET       SCB_LINE_OVERRIDE_OFFSET
	#define SCB_LINE_OVERRIDE_LO_GEN_ACK_SHIFT        6
	#define SCB_LINE_OVERRIDE_LO_GEN_ACK_MASK         0x00000040
	#define SCB_LINE_OVERRIDE_LO_GEN_ACK_FLAGS        REG_VOL
	#define SCB_LINE_OVERRIDE_LO_GEN_ACK_LENGTH       1

	/* Field LO_GEN_P */
	#define SCB_LINE_OVERRIDE_LO_GEN_P_OFFSET         SCB_LINE_OVERRIDE_OFFSET
	#define SCB_LINE_OVERRIDE_LO_GEN_P_SHIFT          5
	#define SCB_LINE_OVERRIDE_LO_GEN_P_MASK           0x00000020
	#define SCB_LINE_OVERRIDE_LO_GEN_P_FLAGS          REG_VOL
	#define SCB_LINE_OVERRIDE_LO_GEN_P_LENGTH         1

	/* Field LO_GEN_S */
	#define SCB_LINE_OVERRIDE_LO_GEN_S_OFFSET         SCB_LINE_OVERRIDE_OFFSET
	#define SCB_LINE_OVERRIDE_LO_GEN_S_SHIFT          4
	#define SCB_LINE_OVERRIDE_LO_GEN_S_MASK           0x00000010
	#define SCB_LINE_OVERRIDE_LO_GEN_S_FLAGS          REG_VOL
	#define SCB_LINE_OVERRIDE_LO_GEN_S_LENGTH         1
#else

	#define SCB_LINE_OVERRIDE_LO_CMD_OFFSET		    SCB_LINE_OVERRIDE_OFFSET
	#define SCB_LINE_OVERRIDE_LO_CMD_SHIFT          4
	#define SCB_LINE_OVERRIDE_LO_CMD_MASK           0x000001F0
	#define SCB_LINE_OVERRIDE_LO_CMD_FLAGS          REG_VOL
	#define SCB_LINE_OVERRIDE_LO_CMD_LENGTH         5

#endif


/* Field LO_SDATEN_OVR */
#define SCB_LINE_OVERRIDE_LO_SDATEN_OVR_OFFSET    SCB_LINE_OVERRIDE_OFFSET
#define SCB_LINE_OVERRIDE_LO_SDATEN_OVR_SHIFT     3
#define SCB_LINE_OVERRIDE_LO_SDATEN_OVR_MASK      0x00000008
#define SCB_LINE_OVERRIDE_LO_SDATEN_OVR_FLAGS     REG_VOL
#define SCB_LINE_OVERRIDE_LO_SDATEN_OVR_LENGTH    1

/* Field LO_SDAT_OVR */
#define SCB_LINE_OVERRIDE_LO_SDAT_OVR_OFFSET      SCB_LINE_OVERRIDE_OFFSET
#define SCB_LINE_OVERRIDE_LO_SDAT_OVR_SHIFT       2
#define SCB_LINE_OVERRIDE_LO_SDAT_OVR_MASK        0x00000004
#define SCB_LINE_OVERRIDE_LO_SDAT_OVR_FLAGS       REG_VOL
#define SCB_LINE_OVERRIDE_LO_SDAT_OVR_LENGTH      1

/* Field LO_SCLKEN_OVR */
#define SCB_LINE_OVERRIDE_LO_SCLKEN_OVR_OFFSET    SCB_LINE_OVERRIDE_OFFSET
#define SCB_LINE_OVERRIDE_LO_SCLKEN_OVR_SHIFT     1
#define SCB_LINE_OVERRIDE_LO_SCLKEN_OVR_MASK      0x00000002
#define SCB_LINE_OVERRIDE_LO_SCLKEN_OVR_FLAGS     REG_VOL
#define SCB_LINE_OVERRIDE_LO_SCLKEN_OVR_LENGTH    1

/* Field LO_SCLK_OVR */
#define SCB_LINE_OVERRIDE_LO_SCLK_OVR_OFFSET      SCB_LINE_OVERRIDE_OFFSET
#define SCB_LINE_OVERRIDE_LO_SCLK_OVR_SHIFT       0
#define SCB_LINE_OVERRIDE_LO_SCLK_OVR_MASK        0x00000001
#define SCB_LINE_OVERRIDE_LO_SCLK_OVR_FLAGS       REG_VOL
#define SCB_LINE_OVERRIDE_LO_SCLK_OVR_LENGTH      1

/* Complete Register Definition */
#define SCB_LINE_OVERRIDE_REG_OFFSET              SCB_LINE_OVERRIDE_OFFSET
#define SCB_LINE_OVERRIDE_REG_SHIFT               0
#define SCB_LINE_OVERRIDE_REG_MASK                0xFFFFFFFF
#define SCB_LINE_OVERRIDE_REG_FLAGS               REG_VOL
#define SCB_LINE_OVERRIDE_REG_LENGTH              32


/* -------------------- Register MASTER_READ_ADDRESS -------------------- */

#define SCB_MASTER_READ_ADDRESS_OFFSET            0x0008

/* Field MASTER_READ_ADDRESS */
#define SCB_MASTER_READ_ADDRESS_MASTER_READ_ADDRESS_OFFSET SCB_MASTER_READ_ADDRESS_OFFSET
#define SCB_MASTER_READ_ADDRESS_MASTER_READ_ADDRESS_SHIFT 0
#define SCB_MASTER_READ_ADDRESS_MASTER_READ_ADDRESS_MASK 0x000003FF
#define SCB_MASTER_READ_ADDRESS_MASTER_READ_ADDRESS_FLAGS REG_VOL
#define SCB_MASTER_READ_ADDRESS_MASTER_READ_ADDRESS_LENGTH 10

/* Complete Register Definition */
#define SCB_MASTER_READ_ADDRESS_REG_OFFSET        SCB_MASTER_READ_ADDRESS_OFFSET
#define SCB_MASTER_READ_ADDRESS_REG_SHIFT         0
#define SCB_MASTER_READ_ADDRESS_REG_MASK          0xFFFFFFFF
#define SCB_MASTER_READ_ADDRESS_REG_FLAGS         REG_VOL
#define SCB_MASTER_READ_ADDRESS_REG_LENGTH        32


/* -------------------- Register MASTER_READ_COUNT -------------------- */

#define SCB_MASTER_READ_COUNT_OFFSET              0x000C

/* Field MASTER_READ_COUNT */
#define SCB_MASTER_READ_COUNT_MASTER_READ_COUNT_OFFSET SCB_MASTER_READ_COUNT_OFFSET
#define SCB_MASTER_READ_COUNT_MASTER_READ_COUNT_SHIFT 0
#define SCB_MASTER_READ_COUNT_MASTER_READ_COUNT_MASK 0x0000FFFF
#define SCB_MASTER_READ_COUNT_MASTER_READ_COUNT_FLAGS REG_VOL
#define SCB_MASTER_READ_COUNT_MASTER_READ_COUNT_LENGTH 16

/* Complete Register Definition */
#define SCB_MASTER_READ_COUNT_REG_OFFSET          SCB_MASTER_READ_COUNT_OFFSET
#define SCB_MASTER_READ_COUNT_REG_SHIFT           0
#define SCB_MASTER_READ_COUNT_REG_MASK            0xFFFFFFFF
#define SCB_MASTER_READ_COUNT_REG_FLAGS           REG_VOL
#define SCB_MASTER_READ_COUNT_REG_LENGTH          32


/* -------------------- Register MASTER_WRITE_COUNT -------------------- */

#define SCB_MASTER_WRITE_COUNT_OFFSET             0x007C

/* Field MASTER_WRITE_COUNT */
#define SCB_MASTER_WRITE_COUNT_MASTER_WRITE_COUNT_OFFSET SCB_MASTER_WRITE_COUNT_OFFSET
#define SCB_MASTER_WRITE_COUNT_MASTER_WRITE_COUNT_SHIFT 0
#define SCB_MASTER_WRITE_COUNT_MASTER_WRITE_COUNT_MASK 0x0000FFFF
#define SCB_MASTER_WRITE_COUNT_MASTER_WRITE_COUNT_FLAGS REG_VOL
#define SCB_MASTER_WRITE_COUNT_MASTER_WRITE_COUNT_LENGTH 16

/* Complete Register Definition */
#define SCB_MASTER_WRITE_COUNT_REG_OFFSET         SCB_MASTER_WRITE_COUNT_OFFSET
#define SCB_MASTER_WRITE_COUNT_REG_SHIFT          0
#define SCB_MASTER_WRITE_COUNT_REG_MASK           0xFFFFFFFF
#define SCB_MASTER_WRITE_COUNT_REG_FLAGS          REG_VOL
#define SCB_MASTER_WRITE_COUNT_REG_LENGTH         32


/* -------------------- Register MASTER_WRITE_ADDRESS -------------------- */

#define SCB_MASTER_WRITE_ADDRESS_OFFSET           0x0010

/* Field MASTER_WRITE_ADDRESS */
#define SCB_MASTER_WRITE_ADDRESS_MASTER_WRITE_ADDRESS_OFFSET SCB_MASTER_WRITE_ADDRESS_OFFSET
#define SCB_MASTER_WRITE_ADDRESS_MASTER_WRITE_ADDRESS_SHIFT 0
#define SCB_MASTER_WRITE_ADDRESS_MASTER_WRITE_ADDRESS_MASK 0x000003FF
#define SCB_MASTER_WRITE_ADDRESS_MASTER_WRITE_ADDRESS_FLAGS REG_VOL
#define SCB_MASTER_WRITE_ADDRESS_MASTER_WRITE_ADDRESS_LENGTH 10

/* Complete Register Definition */
#define SCB_MASTER_WRITE_ADDRESS_REG_OFFSET       SCB_MASTER_WRITE_ADDRESS_OFFSET
#define SCB_MASTER_WRITE_ADDRESS_REG_SHIFT        0
#define SCB_MASTER_WRITE_ADDRESS_REG_MASK         0xFFFFFFFF
#define SCB_MASTER_WRITE_ADDRESS_REG_FLAGS        REG_VOL
#define SCB_MASTER_WRITE_ADDRESS_REG_LENGTH       32


/* -------------------- Register MASTER_EXTENDED_READ_ADDRESS -------------------- */

#define SCB_MASTER_EXTENDED_READ_ADDRESS_OFFSET   0x0074

/* Field SCB_MASTER_EXTENDED_READ_ENABLE */
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_ENABLE_OFFSET SCB_MASTER_EXTENDED_READ_ADDRESS_OFFSET
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_ENABLE_SHIFT 31
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_ENABLE_MASK 0x80000000
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_ENABLE_FLAGS REG_VOL
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_ENABLE_LENGTH 1

/* Field SCB_MASTER_EXTENDED_READ_BYTE */
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_BYTE_OFFSET SCB_MASTER_EXTENDED_READ_ADDRESS_OFFSET
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_BYTE_SHIFT 16
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_BYTE_MASK 0x00FF0000
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_BYTE_FLAGS REG_VOL
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_BYTE_LENGTH 8

/* Field SCB_MASTER_EXTENDED_READ_ADDRESS */
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_ADDRESS_OFFSET SCB_MASTER_EXTENDED_READ_ADDRESS_OFFSET
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_ADDRESS_SHIFT 0
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_ADDRESS_MASK 0x000003FF
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_ADDRESS_FLAGS REG_VOL
#define SCB_MASTER_EXTENDED_READ_ADDRESS_SCB_MASTER_EXTENDED_READ_ADDRESS_LENGTH 10

/* Complete Register Definition */
#define SCB_MASTER_EXTENDED_READ_ADDRESS_REG_OFFSET SCB_MASTER_EXTENDED_READ_ADDRESS_OFFSET
#define SCB_MASTER_EXTENDED_READ_ADDRESS_REG_SHIFT 0
#define SCB_MASTER_EXTENDED_READ_ADDRESS_REG_MASK 0xFFFFFFFF
#define SCB_MASTER_EXTENDED_READ_ADDRESS_REG_FLAGS REG_VOL
#define SCB_MASTER_EXTENDED_READ_ADDRESS_REG_LENGTH 32


/* -------------------- Register MASTER_EXTENDED_WRITE_ADDRESS -------------------- */

#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_OFFSET  0x0078

/* Field SCB_MASTER_EXTENDED_WRITE_ENABLE */
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_ENABLE_OFFSET SCB_MASTER_EXTENDED_WRITE_ADDRESS_OFFSET
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_ENABLE_SHIFT 31
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_ENABLE_MASK 0x80000000
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_ENABLE_FLAGS REG_VOL
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_ENABLE_LENGTH 1

/* Field SCB_MASTER_EXTENDED_WRITE_BYTE */
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_BYTE_OFFSET SCB_MASTER_EXTENDED_WRITE_ADDRESS_OFFSET
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_BYTE_SHIFT 16
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_BYTE_MASK 0x00FF0000
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_BYTE_FLAGS REG_VOL
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_BYTE_LENGTH 8

/* Field SCB_MASTER_EXTENDED_WRITE_ADDRESS */
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_ADDRESS_OFFSET SCB_MASTER_EXTENDED_WRITE_ADDRESS_OFFSET
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_ADDRESS_SHIFT 0
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_ADDRESS_MASK 0x000003FF
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_ADDRESS_FLAGS REG_VOL
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_SCB_MASTER_EXTENDED_WRITE_ADDRESS_LENGTH 10

/* Complete Register Definition */
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_REG_OFFSET SCB_MASTER_EXTENDED_WRITE_ADDRESS_OFFSET
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_REG_SHIFT 0
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_REG_MASK 0xFFFFFFFF
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_REG_FLAGS REG_VOL
#define SCB_MASTER_EXTENDED_WRITE_ADDRESS_REG_LENGTH 32


/* -------------------- Register MASTER_READ_DATA -------------------- */

#define SCB_MASTER_READ_DATA_OFFSET               0x0014

/* Field MASTER_READ_DATA */
#define SCB_MASTER_READ_DATA_MASTER_READ_DATA_OFFSET SCB_MASTER_READ_DATA_OFFSET
#define SCB_MASTER_READ_DATA_MASTER_READ_DATA_SHIFT 0
#define SCB_MASTER_READ_DATA_MASTER_READ_DATA_MASK 0x000000FF
#define SCB_MASTER_READ_DATA_MASTER_READ_DATA_FLAGS REG_VOL
#define SCB_MASTER_READ_DATA_MASTER_READ_DATA_LENGTH 8

/* Complete Register Definition */
#define SCB_MASTER_READ_DATA_REG_OFFSET           SCB_MASTER_READ_DATA_OFFSET
#define SCB_MASTER_READ_DATA_REG_SHIFT            0
#define SCB_MASTER_READ_DATA_REG_MASK             0xFFFFFFFF
#define SCB_MASTER_READ_DATA_REG_FLAGS            REG_VOL
#define SCB_MASTER_READ_DATA_REG_LENGTH           32


/* -------------------- Register MASTER_DATA_READ -------------------- */

#define SCB_MASTER_DATA_READ_OFFSET               0x0094

/* Field MASTER_DATA_READ */
#define SCB_MASTER_DATA_READ_MASTER_DATA_READ_OFFSET SCB_MASTER_DATA_READ_OFFSET
#define SCB_MASTER_DATA_READ_MASTER_DATA_READ_SHIFT 0
#define SCB_MASTER_DATA_READ_MASTER_DATA_READ_MASK 0x00000001
#define SCB_MASTER_DATA_READ_MASTER_DATA_READ_FLAGS REG_VOL
#define SCB_MASTER_DATA_READ_MASTER_DATA_READ_LENGTH 1

/* Complete Register Definition */
#define SCB_MASTER_DATA_READ_REG_OFFSET           SCB_MASTER_DATA_READ_OFFSET
#define SCB_MASTER_DATA_READ_REG_SHIFT            0
#define SCB_MASTER_DATA_READ_REG_MASK             0xFFFFFFFF
#define SCB_MASTER_DATA_READ_REG_FLAGS            REG_VOL
#define SCB_MASTER_DATA_READ_REG_LENGTH           32


/* -------------------- Register MASTER_WRITE_DATA -------------------- */

#define SCB_MASTER_WRITE_DATA_OFFSET              0x0018

/* Field MASTER_WRITE_DATA */
#define SCB_MASTER_WRITE_DATA_MASTER_WRITE_DATA_OFFSET SCB_MASTER_WRITE_DATA_OFFSET
#define SCB_MASTER_WRITE_DATA_MASTER_WRITE_DATA_SHIFT 0
#define SCB_MASTER_WRITE_DATA_MASTER_WRITE_DATA_MASK 0x000000FF
#define SCB_MASTER_WRITE_DATA_MASTER_WRITE_DATA_FLAGS REG_VOL
#define SCB_MASTER_WRITE_DATA_MASTER_WRITE_DATA_LENGTH 8

/* Complete Register Definition */
#define SCB_MASTER_WRITE_DATA_REG_OFFSET          SCB_MASTER_WRITE_DATA_OFFSET
#define SCB_MASTER_WRITE_DATA_REG_SHIFT           0
#define SCB_MASTER_WRITE_DATA_REG_MASK            0xFFFFFFFF
#define SCB_MASTER_WRITE_DATA_REG_FLAGS           REG_VOL
#define SCB_MASTER_WRITE_DATA_REG_LENGTH          32


/* -------------------- Register MASTER_FILL_STATUS -------------------- */

#define SCB_MASTER_FILL_STATUS_OFFSET             0x001C

/* Field MWS_REG_EMPTY */
#define SCB_MASTER_FILL_STATUS_MWS_REG_EMPTY_OFFSET SCB_MASTER_FILL_STATUS_OFFSET
#define SCB_MASTER_FILL_STATUS_MWS_REG_EMPTY_SHIFT 3
#define SCB_MASTER_FILL_STATUS_MWS_REG_EMPTY_MASK 0x00000008
#define SCB_MASTER_FILL_STATUS_MWS_REG_EMPTY_FLAGS REG_VOL
#define SCB_MASTER_FILL_STATUS_MWS_REG_EMPTY_LENGTH 1

/* Field MWS_REG_FULL */
#define SCB_MASTER_FILL_STATUS_MWS_REG_FULL_OFFSET SCB_MASTER_FILL_STATUS_OFFSET
#define SCB_MASTER_FILL_STATUS_MWS_REG_FULL_SHIFT 2
#define SCB_MASTER_FILL_STATUS_MWS_REG_FULL_MASK  0x00000004
#define SCB_MASTER_FILL_STATUS_MWS_REG_FULL_FLAGS REG_VOL
#define SCB_MASTER_FILL_STATUS_MWS_REG_FULL_LENGTH 1

/* Field MRS_REG_EMPTY */
#define SCB_MASTER_FILL_STATUS_MRS_REG_EMPTY_OFFSET SCB_MASTER_FILL_STATUS_OFFSET
#define SCB_MASTER_FILL_STATUS_MRS_REG_EMPTY_SHIFT 1
#define SCB_MASTER_FILL_STATUS_MRS_REG_EMPTY_MASK 0x00000002
#define SCB_MASTER_FILL_STATUS_MRS_REG_EMPTY_FLAGS REG_VOL
#define SCB_MASTER_FILL_STATUS_MRS_REG_EMPTY_LENGTH 1

/* Field MRS_REG_FULL */
#define SCB_MASTER_FILL_STATUS_MRS_REG_FULL_OFFSET SCB_MASTER_FILL_STATUS_OFFSET
#define SCB_MASTER_FILL_STATUS_MRS_REG_FULL_SHIFT 0
#define SCB_MASTER_FILL_STATUS_MRS_REG_FULL_MASK  0x00000001
#define SCB_MASTER_FILL_STATUS_MRS_REG_FULL_FLAGS REG_VOL
#define SCB_MASTER_FILL_STATUS_MRS_REG_FULL_LENGTH 1

/* Complete Register Definition */
#define SCB_MASTER_FILL_STATUS_REG_OFFSET         SCB_MASTER_FILL_STATUS_OFFSET
#define SCB_MASTER_FILL_STATUS_REG_SHIFT          0
#define SCB_MASTER_FILL_STATUS_REG_MASK           0xFFFFFFFF
#define SCB_MASTER_FILL_STATUS_REG_FLAGS          REG_VOL
#define SCB_MASTER_FILL_STATUS_REG_LENGTH         32


/* -------------------- Register SLAVE_ADDRESS_BASE -------------------- */

#define SCB_SLAVE_ADDRESS_BASE_OFFSET             0x0020

/* Field SLAVE_ADDRESS */
#define SCB_SLAVE_ADDRESS_BASE_SLAVE_ADDRESS_OFFSET SCB_SLAVE_ADDRESS_BASE_OFFSET
#define SCB_SLAVE_ADDRESS_BASE_SLAVE_ADDRESS_SHIFT 0
#define SCB_SLAVE_ADDRESS_BASE_SLAVE_ADDRESS_MASK 0x000003FF
#define SCB_SLAVE_ADDRESS_BASE_SLAVE_ADDRESS_FLAGS REG_VOL
#define SCB_SLAVE_ADDRESS_BASE_SLAVE_ADDRESS_LENGTH 10

/* Complete Register Definition */
#define SCB_SLAVE_ADDRESS_BASE_REG_OFFSET         SCB_SLAVE_ADDRESS_BASE_OFFSET
#define SCB_SLAVE_ADDRESS_BASE_REG_SHIFT          0
#define SCB_SLAVE_ADDRESS_BASE_REG_MASK           0xFFFFFFFF
#define SCB_SLAVE_ADDRESS_BASE_REG_FLAGS          REG_VOL
#define SCB_SLAVE_ADDRESS_BASE_REG_LENGTH         32


/* -------------------- Register SLAVE_ADDRESS_MASK -------------------- */

#define SCB_SLAVE_ADDRESS_MASK_OFFSET             0x0024

/* Field SLAVE_COUNT */
#define SCB_SLAVE_ADDRESS_MASK_SLAVE_COUNT_OFFSET SCB_SLAVE_ADDRESS_MASK_OFFSET
#define SCB_SLAVE_ADDRESS_MASK_SLAVE_COUNT_SHIFT  0
#define SCB_SLAVE_ADDRESS_MASK_SLAVE_COUNT_MASK   0x000003FF
#define SCB_SLAVE_ADDRESS_MASK_SLAVE_COUNT_FLAGS  REG_VOL
#define SCB_SLAVE_ADDRESS_MASK_SLAVE_COUNT_LENGTH 10

/* Complete Register Definition */
#define SCB_SLAVE_ADDRESS_MASK_REG_OFFSET         SCB_SLAVE_ADDRESS_MASK_OFFSET
#define SCB_SLAVE_ADDRESS_MASK_REG_SHIFT          0
#define SCB_SLAVE_ADDRESS_MASK_REG_MASK           0xFFFFFFFF
#define SCB_SLAVE_ADDRESS_MASK_REG_FLAGS          REG_VOL
#define SCB_SLAVE_ADDRESS_MASK_REG_LENGTH         32


/* -------------------- Register SLAVE_ADDRESS_CAUGHT -------------------- */

#define SCB_SLAVE_ADDRESS_CAUGHT_OFFSET           0x0028

/* Field SLAVE_READ_NWRITE */
#define SCB_SLAVE_ADDRESS_CAUGHT_SLAVE_READ_NWRITE_OFFSET SCB_SLAVE_ADDRESS_CAUGHT_OFFSET
#define SCB_SLAVE_ADDRESS_CAUGHT_SLAVE_READ_NWRITE_SHIFT 10
#define SCB_SLAVE_ADDRESS_CAUGHT_SLAVE_READ_NWRITE_MASK 0x00000400
#define SCB_SLAVE_ADDRESS_CAUGHT_SLAVE_READ_NWRITE_FLAGS REG_VOL
#define SCB_SLAVE_ADDRESS_CAUGHT_SLAVE_READ_NWRITE_LENGTH 1

/* Field SLAVE_ADDRESS_CAUGHT */
#define SCB_SLAVE_ADDRESS_CAUGHT_SLAVE_ADDRESS_CAUGHT_OFFSET SCB_SLAVE_ADDRESS_CAUGHT_OFFSET
#define SCB_SLAVE_ADDRESS_CAUGHT_SLAVE_ADDRESS_CAUGHT_SHIFT 0
#define SCB_SLAVE_ADDRESS_CAUGHT_SLAVE_ADDRESS_CAUGHT_MASK 0x000003FF
#define SCB_SLAVE_ADDRESS_CAUGHT_SLAVE_ADDRESS_CAUGHT_FLAGS REG_VOL
#define SCB_SLAVE_ADDRESS_CAUGHT_SLAVE_ADDRESS_CAUGHT_LENGTH 10

/* Complete Register Definition */
#define SCB_SLAVE_ADDRESS_CAUGHT_REG_OFFSET       SCB_SLAVE_ADDRESS_CAUGHT_OFFSET
#define SCB_SLAVE_ADDRESS_CAUGHT_REG_SHIFT        0
#define SCB_SLAVE_ADDRESS_CAUGHT_REG_MASK         0xFFFFFFFF
#define SCB_SLAVE_ADDRESS_CAUGHT_REG_FLAGS        REG_VOL
#define SCB_SLAVE_ADDRESS_CAUGHT_REG_LENGTH       32


/* -------------------- Register SLAVE_READ_DATA -------------------- */

#define SCB_SLAVE_READ_DATA_OFFSET                0x0030

/* Field SLAVE_READ_DATA */
#define SCB_SLAVE_READ_DATA_SLAVE_READ_DATA_OFFSET SCB_SLAVE_READ_DATA_OFFSET
#define SCB_SLAVE_READ_DATA_SLAVE_READ_DATA_SHIFT 0
#define SCB_SLAVE_READ_DATA_SLAVE_READ_DATA_MASK  0x000000FF
#define SCB_SLAVE_READ_DATA_SLAVE_READ_DATA_FLAGS REG_VOL
#define SCB_SLAVE_READ_DATA_SLAVE_READ_DATA_LENGTH 8

/* Complete Register Definition */
#define SCB_SLAVE_READ_DATA_REG_OFFSET            SCB_SLAVE_READ_DATA_OFFSET
#define SCB_SLAVE_READ_DATA_REG_SHIFT             0
#define SCB_SLAVE_READ_DATA_REG_MASK              0xFFFFFFFF
#define SCB_SLAVE_READ_DATA_REG_FLAGS             REG_VOL
#define SCB_SLAVE_READ_DATA_REG_LENGTH            32


/* -------------------- Register SLAVE_FILL_STATUS -------------------- */

#define SCB_SLAVE_FILL_STATUS_OFFSET              0x0034

/* Field SWS_REG_EMPTY */
#define SCB_SLAVE_FILL_STATUS_SWS_REG_EMPTY_OFFSET SCB_SLAVE_FILL_STATUS_OFFSET
#define SCB_SLAVE_FILL_STATUS_SWS_REG_EMPTY_SHIFT 3
#define SCB_SLAVE_FILL_STATUS_SWS_REG_EMPTY_MASK  0x00000008
#define SCB_SLAVE_FILL_STATUS_SWS_REG_EMPTY_FLAGS REG_VOL
#define SCB_SLAVE_FILL_STATUS_SWS_REG_EMPTY_LENGTH 1

/* Field SWS_REG_FULL */
#define SCB_SLAVE_FILL_STATUS_SWS_REG_FULL_OFFSET SCB_SLAVE_FILL_STATUS_OFFSET
#define SCB_SLAVE_FILL_STATUS_SWS_REG_FULL_SHIFT  2
#define SCB_SLAVE_FILL_STATUS_SWS_REG_FULL_MASK   0x00000004
#define SCB_SLAVE_FILL_STATUS_SWS_REG_FULL_FLAGS  REG_VOL
#define SCB_SLAVE_FILL_STATUS_SWS_REG_FULL_LENGTH 1

/* Field SRS_REG_EMPTY */
#define SCB_SLAVE_FILL_STATUS_SRS_REG_EMPTY_OFFSET SCB_SLAVE_FILL_STATUS_OFFSET
#define SCB_SLAVE_FILL_STATUS_SRS_REG_EMPTY_SHIFT 1
#define SCB_SLAVE_FILL_STATUS_SRS_REG_EMPTY_MASK  0x00000002
#define SCB_SLAVE_FILL_STATUS_SRS_REG_EMPTY_FLAGS REG_VOL
#define SCB_SLAVE_FILL_STATUS_SRS_REG_EMPTY_LENGTH 1

/* Field SRS_REG_FULL */
#define SCB_SLAVE_FILL_STATUS_SRS_REG_FULL_OFFSET SCB_SLAVE_FILL_STATUS_OFFSET
#define SCB_SLAVE_FILL_STATUS_SRS_REG_FULL_SHIFT  0
#define SCB_SLAVE_FILL_STATUS_SRS_REG_FULL_MASK   0x00000001
#define SCB_SLAVE_FILL_STATUS_SRS_REG_FULL_FLAGS  REG_VOL
#define SCB_SLAVE_FILL_STATUS_SRS_REG_FULL_LENGTH 1

/* Complete Register Definition */
#define SCB_SLAVE_FILL_STATUS_REG_OFFSET          SCB_SLAVE_FILL_STATUS_OFFSET
#define SCB_SLAVE_FILL_STATUS_REG_SHIFT           0
#define SCB_SLAVE_FILL_STATUS_REG_MASK            0xFFFFFFFF
#define SCB_SLAVE_FILL_STATUS_REG_FLAGS           REG_VOL
#define SCB_SLAVE_FILL_STATUS_REG_LENGTH          32


/* -------------------- Register SLAVE_WRITE_DATA -------------------- */

#define SCB_SLAVE_WRITE_DATA_OFFSET               0x0038

/* Field SLAVE_WRITE_DATA */
#define SCB_SLAVE_WRITE_DATA_SLAVE_WRITE_DATA_OFFSET SCB_SLAVE_WRITE_DATA_OFFSET
#define SCB_SLAVE_WRITE_DATA_SLAVE_WRITE_DATA_SHIFT 0
#define SCB_SLAVE_WRITE_DATA_SLAVE_WRITE_DATA_MASK 0x000000FF
#define SCB_SLAVE_WRITE_DATA_SLAVE_WRITE_DATA_FLAGS REG_VOL
#define SCB_SLAVE_WRITE_DATA_SLAVE_WRITE_DATA_LENGTH 8

/* Complete Register Definition */
#define SCB_SLAVE_WRITE_DATA_REG_OFFSET           SCB_SLAVE_WRITE_DATA_OFFSET
#define SCB_SLAVE_WRITE_DATA_REG_SHIFT            0
#define SCB_SLAVE_WRITE_DATA_REG_MASK             0xFFFFFFFF
#define SCB_SLAVE_WRITE_DATA_REG_FLAGS            REG_VOL
#define SCB_SLAVE_WRITE_DATA_REG_LENGTH           32


/* -------------------- Register SLAVE_DATA_WRITTEN -------------------- */

#define SCB_SLAVE_DATA_WRITTEN_OFFSET             0x0090

/* Field SCB_SLAVE_DATA_WRITTEN */
#define SCB_SLAVE_DATA_WRITTEN_SCB_SLAVE_DATA_WRITTEN_OFFSET SCB_SLAVE_DATA_WRITTEN_OFFSET
#define SCB_SLAVE_DATA_WRITTEN_SCB_SLAVE_DATA_WRITTEN_SHIFT 0
#define SCB_SLAVE_DATA_WRITTEN_SCB_SLAVE_DATA_WRITTEN_MASK 0x00000001
#define SCB_SLAVE_DATA_WRITTEN_SCB_SLAVE_DATA_WRITTEN_FLAGS REG_VOL
#define SCB_SLAVE_DATA_WRITTEN_SCB_SLAVE_DATA_WRITTEN_LENGTH 1

/* Complete Register Definition */
#define SCB_SLAVE_DATA_WRITTEN_REG_OFFSET         SCB_SLAVE_DATA_WRITTEN_OFFSET
#define SCB_SLAVE_DATA_WRITTEN_REG_SHIFT          0
#define SCB_SLAVE_DATA_WRITTEN_REG_MASK           0xFFFFFFFF
#define SCB_SLAVE_DATA_WRITTEN_REG_FLAGS          REG_VOL
#define SCB_SLAVE_DATA_WRITTEN_REG_LENGTH         32


/* -------------------- Register CLK_SET -------------------- */

#define SCB_CLK_SET_OFFSET                        0x003C

/* Field SCB_FILT_DISABLE */
#define SCB_CLK_SET_SCB_FILT_DISABLE_OFFSET		  SCB_CLK_SET_OFFSET
#define SCB_CLK_SET_SCB_FILT_DISABLE_SHIFT		  31
#define SCB_CLK_SET_SCB_FILT_DISABLE_MASK		  0x80000000
#define SCB_CLK_SET_SCB_FILT_DISABLE_FLAGS		  REG_VOL
#define SCB_CLK_SET_SCB_FILT_DISABLE_LENGTH		  1
	
/* Field SCB_FILT_BYPASS */
#define SCB_CLK_SET_SCB_FILT_BYPASS_OFFSET		  SCB_CLK_SET_OFFSET
#define SCB_CLK_SET_SCB_FILT_BYPASS_SHIFT		  30
#define SCB_CLK_SET_SCB_FILT_BYPASS_MASK		  0x40000000
#define SCB_CLK_SET_SCB_FILT_BYPASS_FLAGS		  REG_VOL
#define SCB_CLK_SET_SCB_FILT_BYPASS_LENGTH		  1

/* Field SCB_FILT_INCREMENT */
#define SCB_CLK_SET_SCB_FILT_INCREMENT_OFFSET	  SCB_CLK_SET_OFFSET
#define SCB_CLK_SET_SCB_FILT_INCREMENT_SHIFT      16
#define SCB_CLK_SET_SCB_FILT_INCREMENT_MASK       0x007F0000
#define SCB_CLK_SET_SCB_FILT_INCREMENT_FLAGS      REG_VOL
#define SCB_CLK_SET_SCB_FILT_INCREMENT_LENGTH     7

/* Field SCB_INCREMENT */
#define SCB_CLK_SET_SCB_INCREMENT_OFFSET          SCB_CLK_SET_OFFSET
#define SCB_CLK_SET_SCB_INCREMENT_SHIFT           8
#define SCB_CLK_SET_SCB_INCREMENT_MASK            0x00007F00
#define SCB_CLK_SET_SCB_INCREMENT_FLAGS           REG_VOL
#define SCB_CLK_SET_SCB_INCREMENT_LENGTH          7

/* Field SCB_PRE_SCALE */
#define SCB_CLK_SET_SCB_PRE_SCALE_OFFSET          SCB_CLK_SET_OFFSET
#define SCB_CLK_SET_SCB_PRE_SCALE_SHIFT           0
#define SCB_CLK_SET_SCB_PRE_SCALE_MASK            0x00000007
#define SCB_CLK_SET_SCB_PRE_SCALE_FLAGS           REG_VOL
#define SCB_CLK_SET_SCB_PRE_SCALE_LENGTH          3

/* Complete Register Definition */
#define SCB_CLK_SET_REG_OFFSET                    SCB_CLK_SET_OFFSET
#define SCB_CLK_SET_REG_SHIFT                     0
#define SCB_CLK_SET_REG_MASK                      0xFFFFFFFF
#define SCB_CLK_SET_REG_FLAGS                     REG_VOL
#define SCB_CLK_SET_REG_LENGTH                    32


/* -------------------- Register INTERRUPT_STATUS -------------------- */

#define SCB_INTERRUPT_STATUS_OFFSET               0x0040

/* Field IS_TIME_EVENT_INT */
#define SCB_INTERRUPT_STATUS_IS_TIME_EVENT_INT_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_TIME_EVENT_INT_SHIFT 18
#define SCB_INTERRUPT_STATUS_IS_TIME_EVENT_INT_MASK 0x00040000
#define SCB_INTERRUPT_STATUS_IS_TIME_EVENT_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_TIME_EVENT_INT_LENGTH 1

/* Field IS_MASTER_HALT */
#define SCB_INTERRUPT_STATUS_IS_MASTER_HALT_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_MASTER_HALT_SHIFT 17
#define SCB_INTERRUPT_STATUS_IS_MASTER_HALT_MASK  0x00020000
#define SCB_INTERRUPT_STATUS_IS_MASTER_HALT_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_MASTER_HALT_LENGTH 1

/* Field IS_SLAVE_EVENT_INT */
#define SCB_INTERRUPT_STATUS_IS_SLAVE_EVENT_INT_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_SLAVE_EVENT_INT_SHIFT 16
#define SCB_INTERRUPT_STATUS_IS_SLAVE_EVENT_INT_MASK 0x00010000
#define SCB_INTERRUPT_STATUS_IS_SLAVE_EVENT_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_SLAVE_EVENT_INT_LENGTH 1

/* Field IS_T_DONE */
#define SCB_INTERRUPT_STATUS_IS_T_DONE_OFFSET     SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_T_DONE_SHIFT      15
#define SCB_INTERRUPT_STATUS_IS_T_DONE_MASK       0x00008000
#define SCB_INTERRUPT_STATUS_IS_T_DONE_FLAGS      REG_VOL
#define SCB_INTERRUPT_STATUS_IS_T_DONE_LENGTH     1

/* Field IS_SLAVE_AWAIT_DATA */
#define SCB_INTERRUPT_STATUS_IS_SLAVE_AWAIT_DATA_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_SLAVE_AWAIT_DATA_SHIFT 14
#define SCB_INTERRUPT_STATUS_IS_SLAVE_AWAIT_DATA_MASK 0x00004000
#define SCB_INTERRUPT_STATUS_IS_SLAVE_AWAIT_DATA_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_SLAVE_AWAIT_DATA_LENGTH 1

/* Field IS_SLAVE_STALLED */
#define SCB_INTERRUPT_STATUS_IS_SLAVE_STALLED_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_SLAVE_STALLED_SHIFT 13
#define SCB_INTERRUPT_STATUS_IS_SLAVE_STALLED_MASK 0x00002000
#define SCB_INTERRUPT_STATUS_IS_SLAVE_STALLED_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_SLAVE_STALLED_LENGTH 1

/* Field IS_MASTER_WRITE_AEMPTY */
#define SCB_INTERRUPT_STATUS_IS_MASTER_WRITE_AEMPTY_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_MASTER_WRITE_AEMPTY_SHIFT 12
#define SCB_INTERRUPT_STATUS_IS_MASTER_WRITE_AEMPTY_MASK 0x00001000
#define SCB_INTERRUPT_STATUS_IS_MASTER_WRITE_AEMPTY_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_MASTER_WRITE_AEMPTY_LENGTH 1

/* Field IS_MASTER_WRITE_EMPTY */
#define SCB_INTERRUPT_STATUS_IS_MASTER_WRITE_EMPTY_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_MASTER_WRITE_EMPTY_SHIFT 11
#define SCB_INTERRUPT_STATUS_IS_MASTER_WRITE_EMPTY_MASK 0x00000800
#define SCB_INTERRUPT_STATUS_IS_MASTER_WRITE_EMPTY_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_MASTER_WRITE_EMPTY_LENGTH 1

/* Field IS_MASTER_READ_AFULL */
#define SCB_INTERRUPT_STATUS_IS_MASTER_READ_AFULL_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_MASTER_READ_AFULL_SHIFT 10
#define SCB_INTERRUPT_STATUS_IS_MASTER_READ_AFULL_MASK 0x00000400
#define SCB_INTERRUPT_STATUS_IS_MASTER_READ_AFULL_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_MASTER_READ_AFULL_LENGTH 1

/* Field IS_MASTER_READ_FULL */
#define SCB_INTERRUPT_STATUS_IS_MASTER_READ_FULL_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_MASTER_READ_FULL_SHIFT 9
#define SCB_INTERRUPT_STATUS_IS_MASTER_READ_FULL_MASK 0x00000200
#define SCB_INTERRUPT_STATUS_IS_MASTER_READ_FULL_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_MASTER_READ_FULL_LENGTH 1

/* Field IS_SLAVE_WRITE_FULL */
#define SCB_INTERRUPT_STATUS_IS_SLAVE_WRITE_FULL_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_SLAVE_WRITE_FULL_SHIFT 8
#define SCB_INTERRUPT_STATUS_IS_SLAVE_WRITE_FULL_MASK 0x00000100
#define SCB_INTERRUPT_STATUS_IS_SLAVE_WRITE_FULL_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_SLAVE_WRITE_FULL_LENGTH 1

/* Field IS_WRITE_DATA_READY */
#define SCB_INTERRUPT_STATUS_IS_WRITE_DATA_READY_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_WRITE_DATA_READY_SHIFT 7
#define SCB_INTERRUPT_STATUS_IS_WRITE_DATA_READY_MASK 0x00000080
#define SCB_INTERRUPT_STATUS_IS_WRITE_DATA_READY_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_WRITE_DATA_READY_LENGTH 1

/* Field IS_WAIT_RD_DATA */
#define SCB_INTERRUPT_STATUS_IS_WAIT_RD_DATA_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_WAIT_RD_DATA_SHIFT 6
#define SCB_INTERRUPT_STATUS_IS_WAIT_RD_DATA_MASK 0x00000040
#define SCB_INTERRUPT_STATUS_IS_WAIT_RD_DATA_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_WAIT_RD_DATA_LENGTH 1

/* Field IS_ADDRESS_ACK_ERROR */
#define SCB_INTERRUPT_STATUS_IS_ADDRESS_ACK_ERROR_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_ADDRESS_ACK_ERROR_SHIFT 5
#define SCB_INTERRUPT_STATUS_IS_ADDRESS_ACK_ERROR_MASK 0x00000020
#define SCB_INTERRUPT_STATUS_IS_ADDRESS_ACK_ERROR_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_ADDRESS_ACK_ERROR_LENGTH 1

/* Field IS_WRITE_ACK_ERROR */
#define SCB_INTERRUPT_STATUS_IS_WRITE_ACK_ERROR_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_WRITE_ACK_ERROR_SHIFT 4
#define SCB_INTERRUPT_STATUS_IS_WRITE_ACK_ERROR_MASK 0x00000010
#define SCB_INTERRUPT_STATUS_IS_WRITE_ACK_ERROR_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_WRITE_ACK_ERROR_LENGTH 1

/* Field IS_SDAT_LOW_INT */
#define SCB_INTERRUPT_STATUS_IS_SDAT_LOW_INT_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_SDAT_LOW_INT_SHIFT 3
#define SCB_INTERRUPT_STATUS_IS_SDAT_LOW_INT_MASK 0x00000008
#define SCB_INTERRUPT_STATUS_IS_SDAT_LOW_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_SDAT_LOW_INT_LENGTH 1

/* Field IS_SCLK_LOW_INT */
#define SCB_INTERRUPT_STATUS_IS_SCLK_LOW_INT_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_SCLK_LOW_INT_SHIFT 2
#define SCB_INTERRUPT_STATUS_IS_SCLK_LOW_INT_MASK 0x00000004
#define SCB_INTERRUPT_STATUS_IS_SCLK_LOW_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_SCLK_LOW_INT_LENGTH 1

/* Field IS_UNEXP_START_INT */
#define SCB_INTERRUPT_STATUS_IS_UNEXP_START_INT_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_UNEXP_START_INT_SHIFT 1
#define SCB_INTERRUPT_STATUS_IS_UNEXP_START_INT_MASK 0x00000002
#define SCB_INTERRUPT_STATUS_IS_UNEXP_START_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_UNEXP_START_INT_LENGTH 1

/* Field IS_INACTIVE_INT */
#define SCB_INTERRUPT_STATUS_IS_INACTIVE_INT_OFFSET SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_IS_INACTIVE_INT_SHIFT 0
#define SCB_INTERRUPT_STATUS_IS_INACTIVE_INT_MASK 0x00000001
#define SCB_INTERRUPT_STATUS_IS_INACTIVE_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_STATUS_IS_INACTIVE_INT_LENGTH 1

/* Complete Register Definition */
#define SCB_INTERRUPT_STATUS_REG_OFFSET           SCB_INTERRUPT_STATUS_OFFSET
#define SCB_INTERRUPT_STATUS_REG_SHIFT            0
#define SCB_INTERRUPT_STATUS_REG_MASK             0xFFFFFFFF
#define SCB_INTERRUPT_STATUS_REG_FLAGS            REG_VOL
#define SCB_INTERRUPT_STATUS_REG_LENGTH           32


/* -------------------- Register INTERRUPT_CLEAR -------------------- */

#define SCB_INTERRUPT_CLEAR_OFFSET                0x0044

/* Field IC_TIME_EVENT_INT */
#define SCB_INTERRUPT_CLEAR_IC_TIME_EVENT_INT_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_TIME_EVENT_INT_SHIFT 18
#define SCB_INTERRUPT_CLEAR_IC_TIME_EVENT_INT_MASK 0x00040000
#define SCB_INTERRUPT_CLEAR_IC_TIME_EVENT_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_TIME_EVENT_INT_LENGTH 1

/* Field IC_MASTER_HALT */
#define SCB_INTERRUPT_CLEAR_IC_MASTER_HALT_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_MASTER_HALT_SHIFT  17
#define SCB_INTERRUPT_CLEAR_IC_MASTER_HALT_MASK   0x00020000
#define SCB_INTERRUPT_CLEAR_IC_MASTER_HALT_FLAGS  REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_MASTER_HALT_LENGTH 1

/* Field IC_SLAVE_EVENT_INT */
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_EVENT_INT_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_EVENT_INT_SHIFT 16
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_EVENT_INT_MASK 0x00010000
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_EVENT_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_EVENT_INT_LENGTH 1

/* Field IC_T_DONE */
#define SCB_INTERRUPT_CLEAR_IC_T_DONE_OFFSET      SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_T_DONE_SHIFT       15
#define SCB_INTERRUPT_CLEAR_IC_T_DONE_MASK        0x00008000
#define SCB_INTERRUPT_CLEAR_IC_T_DONE_FLAGS       REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_T_DONE_LENGTH      1

/* Field IC_SLAVE_AWAIT_DATA */
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_AWAIT_DATA_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_AWAIT_DATA_SHIFT 14
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_AWAIT_DATA_MASK 0x00004000
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_AWAIT_DATA_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_AWAIT_DATA_LENGTH 1

/* Field IC_SLAVE_STALLED */
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_STALLED_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_STALLED_SHIFT 13
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_STALLED_MASK 0x00002000
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_STALLED_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_STALLED_LENGTH 1

/* Field IC_MASTER_WRITE_AEMPTY */
#define SCB_INTERRUPT_CLEAR_IC_MASTER_WRITE_AEMPTY_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_MASTER_WRITE_AEMPTY_SHIFT 12
#define SCB_INTERRUPT_CLEAR_IC_MASTER_WRITE_AEMPTY_MASK 0x00001000
#define SCB_INTERRUPT_CLEAR_IC_MASTER_WRITE_AEMPTY_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_MASTER_WRITE_AEMPTY_LENGTH 1

/* Field IC_MASTER_WRITE_EMPTY */
#define SCB_INTERRUPT_CLEAR_IC_MASTER_WRITE_EMPTY_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_MASTER_WRITE_EMPTY_SHIFT 11
#define SCB_INTERRUPT_CLEAR_IC_MASTER_WRITE_EMPTY_MASK 0x00000800
#define SCB_INTERRUPT_CLEAR_IC_MASTER_WRITE_EMPTY_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_MASTER_WRITE_EMPTY_LENGTH 1

/* Field IC_MASTER_READ_AFULL */
#define SCB_INTERRUPT_CLEAR_IC_MASTER_READ_AFULL_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_MASTER_READ_AFULL_SHIFT 10
#define SCB_INTERRUPT_CLEAR_IC_MASTER_READ_AFULL_MASK 0x00000400
#define SCB_INTERRUPT_CLEAR_IC_MASTER_READ_AFULL_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_MASTER_READ_AFULL_LENGTH 1

/* Field IC_MASTER_READ_FULL */
#define SCB_INTERRUPT_CLEAR_IC_MASTER_READ_FULL_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_MASTER_READ_FULL_SHIFT 9
#define SCB_INTERRUPT_CLEAR_IC_MASTER_READ_FULL_MASK 0x00000200
#define SCB_INTERRUPT_CLEAR_IC_MASTER_READ_FULL_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_MASTER_READ_FULL_LENGTH 1

/* Field IC_SLAVE_WRITE_FULL */
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_WRITE_FULL_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_WRITE_FULL_SHIFT 8
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_WRITE_FULL_MASK 0x00000100
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_WRITE_FULL_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_SLAVE_WRITE_FULL_LENGTH 1

/* Field IC_WRITE_DATA_READY */
#define SCB_INTERRUPT_CLEAR_IC_WRITE_DATA_READY_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_WRITE_DATA_READY_SHIFT 7
#define SCB_INTERRUPT_CLEAR_IC_WRITE_DATA_READY_MASK 0x00000080
#define SCB_INTERRUPT_CLEAR_IC_WRITE_DATA_READY_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_WRITE_DATA_READY_LENGTH 1

/* Field IC_WAIT_RD_DATA */
#define SCB_INTERRUPT_CLEAR_IC_WAIT_RD_DATA_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_WAIT_RD_DATA_SHIFT 6
#define SCB_INTERRUPT_CLEAR_IC_WAIT_RD_DATA_MASK  0x00000040
#define SCB_INTERRUPT_CLEAR_IC_WAIT_RD_DATA_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_WAIT_RD_DATA_LENGTH 1

/* Field IC_ADDRESS_ACK_ERROR */
#define SCB_INTERRUPT_CLEAR_IC_ADDRESS_ACK_ERROR_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_ADDRESS_ACK_ERROR_SHIFT 5
#define SCB_INTERRUPT_CLEAR_IC_ADDRESS_ACK_ERROR_MASK 0x00000020
#define SCB_INTERRUPT_CLEAR_IC_ADDRESS_ACK_ERROR_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_ADDRESS_ACK_ERROR_LENGTH 1

/* Field IC_WRITE_ACK_ERROR */
#define SCB_INTERRUPT_CLEAR_IC_WRITE_ACK_ERROR_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_WRITE_ACK_ERROR_SHIFT 4
#define SCB_INTERRUPT_CLEAR_IC_WRITE_ACK_ERROR_MASK 0x00000010
#define SCB_INTERRUPT_CLEAR_IC_WRITE_ACK_ERROR_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_WRITE_ACK_ERROR_LENGTH 1

/* Field IC_SDAT_LOW_INT */
#define SCB_INTERRUPT_CLEAR_IC_SDAT_LOW_INT_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_SDAT_LOW_INT_SHIFT 3
#define SCB_INTERRUPT_CLEAR_IC_SDAT_LOW_INT_MASK  0x00000008
#define SCB_INTERRUPT_CLEAR_IC_SDAT_LOW_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_SDAT_LOW_INT_LENGTH 1

/* Field IC_SCLK_LOW_INT */
#define SCB_INTERRUPT_CLEAR_IC_SCLK_LOW_INT_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_SCLK_LOW_INT_SHIFT 2
#define SCB_INTERRUPT_CLEAR_IC_SCLK_LOW_INT_MASK  0x00000004
#define SCB_INTERRUPT_CLEAR_IC_SCLK_LOW_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_SCLK_LOW_INT_LENGTH 1

/* Field IC_UNEXP_START_INT */
#define SCB_INTERRUPT_CLEAR_IC_UNEXP_START_INT_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_UNEXP_START_INT_SHIFT 1
#define SCB_INTERRUPT_CLEAR_IC_UNEXP_START_INT_MASK 0x00000002
#define SCB_INTERRUPT_CLEAR_IC_UNEXP_START_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_UNEXP_START_INT_LENGTH 1

/* Field IC_INACTIVE_INT */
#define SCB_INTERRUPT_CLEAR_IC_INACTIVE_INT_OFFSET SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_IC_INACTIVE_INT_SHIFT 0
#define SCB_INTERRUPT_CLEAR_IC_INACTIVE_INT_MASK  0x00000001
#define SCB_INTERRUPT_CLEAR_IC_INACTIVE_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_CLEAR_IC_INACTIVE_INT_LENGTH 1

/* Complete Register Definition */
#define SCB_INTERRUPT_CLEAR_REG_OFFSET            SCB_INTERRUPT_CLEAR_OFFSET
#define SCB_INTERRUPT_CLEAR_REG_SHIFT             0
#define SCB_INTERRUPT_CLEAR_REG_MASK              0xFFFFFFFF
#define SCB_INTERRUPT_CLEAR_REG_FLAGS             REG_VOL
#define SCB_INTERRUPT_CLEAR_REG_LENGTH            32


/* -------------------- Register INTERRUPT_MASK -------------------- */

#define SCB_INTERRUPT_MASK_OFFSET                 0x0048

/* Field IM_TIME_EVENT_INT */
#define SCB_INTERRUPT_MASK_IM_TIME_EVENT_INT_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_TIME_EVENT_INT_SHIFT 18
#define SCB_INTERRUPT_MASK_IM_TIME_EVENT_INT_MASK 0x00040000
#define SCB_INTERRUPT_MASK_IM_TIME_EVENT_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_TIME_EVENT_INT_LENGTH 1

/* Field IM_MASTER_HALT */
#define SCB_INTERRUPT_MASK_IM_MASTER_HALT_OFFSET  SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_MASTER_HALT_SHIFT   17
#define SCB_INTERRUPT_MASK_IM_MASTER_HALT_MASK    0x00020000
#define SCB_INTERRUPT_MASK_IM_MASTER_HALT_FLAGS   REG_VOL
#define SCB_INTERRUPT_MASK_IM_MASTER_HALT_LENGTH  1

/* Field IM_SLAVE_EVENT_INT */
#define SCB_INTERRUPT_MASK_IM_SLAVE_EVENT_INT_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_SLAVE_EVENT_INT_SHIFT 16
#define SCB_INTERRUPT_MASK_IM_SLAVE_EVENT_INT_MASK 0x00010000
#define SCB_INTERRUPT_MASK_IM_SLAVE_EVENT_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_SLAVE_EVENT_INT_LENGTH 1

/* Field IM_T_DONE */
#define SCB_INTERRUPT_MASK_IM_T_DONE_OFFSET       SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_T_DONE_SHIFT        15
#define SCB_INTERRUPT_MASK_IM_T_DONE_MASK         0x00008000
#define SCB_INTERRUPT_MASK_IM_T_DONE_FLAGS        REG_VOL
#define SCB_INTERRUPT_MASK_IM_T_DONE_LENGTH       1

/* Field IM_SLAVE_AWAIT_DATA */
#define SCB_INTERRUPT_MASK_IM_SLAVE_AWAIT_DATA_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_SLAVE_AWAIT_DATA_SHIFT 14
#define SCB_INTERRUPT_MASK_IM_SLAVE_AWAIT_DATA_MASK 0x00004000
#define SCB_INTERRUPT_MASK_IM_SLAVE_AWAIT_DATA_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_SLAVE_AWAIT_DATA_LENGTH 1

/* Field IM_SLAVE_STALLED */
#define SCB_INTERRUPT_MASK_IM_SLAVE_STALLED_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_SLAVE_STALLED_SHIFT 13
#define SCB_INTERRUPT_MASK_IM_SLAVE_STALLED_MASK  0x00002000
#define SCB_INTERRUPT_MASK_IM_SLAVE_STALLED_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_SLAVE_STALLED_LENGTH 1

/* Field IM_MASTER_WRITE_AEMPTY */
#define SCB_INTERRUPT_MASK_IM_MASTER_WRITE_AEMPTY_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_MASTER_WRITE_AEMPTY_SHIFT 12
#define SCB_INTERRUPT_MASK_IM_MASTER_WRITE_AEMPTY_MASK 0x00001000
#define SCB_INTERRUPT_MASK_IM_MASTER_WRITE_AEMPTY_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_MASTER_WRITE_AEMPTY_LENGTH 1

/* Field IM_MASTER_WRITE_EMPTY */
#define SCB_INTERRUPT_MASK_IM_MASTER_WRITE_EMPTY_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_MASTER_WRITE_EMPTY_SHIFT 11
#define SCB_INTERRUPT_MASK_IM_MASTER_WRITE_EMPTY_MASK 0x00000800
#define SCB_INTERRUPT_MASK_IM_MASTER_WRITE_EMPTY_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_MASTER_WRITE_EMPTY_LENGTH 1

/* Field IM_MASTER_READ_AFULL */
#define SCB_INTERRUPT_MASK_IM_MASTER_READ_AFULL_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_MASTER_READ_AFULL_SHIFT 10
#define SCB_INTERRUPT_MASK_IM_MASTER_READ_AFULL_MASK 0x00000400
#define SCB_INTERRUPT_MASK_IM_MASTER_READ_AFULL_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_MASTER_READ_AFULL_LENGTH 1

/* Field IM_MASTER_READ_FULL */
#define SCB_INTERRUPT_MASK_IM_MASTER_READ_FULL_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_MASTER_READ_FULL_SHIFT 9
#define SCB_INTERRUPT_MASK_IM_MASTER_READ_FULL_MASK 0x00000200
#define SCB_INTERRUPT_MASK_IM_MASTER_READ_FULL_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_MASTER_READ_FULL_LENGTH 1

/* Field IM_SLAVE_WRITE_FULL */
#define SCB_INTERRUPT_MASK_IM_SLAVE_WRITE_FULL_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_SLAVE_WRITE_FULL_SHIFT 8
#define SCB_INTERRUPT_MASK_IM_SLAVE_WRITE_FULL_MASK 0x00000100
#define SCB_INTERRUPT_MASK_IM_SLAVE_WRITE_FULL_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_SLAVE_WRITE_FULL_LENGTH 1

/* Field IM_WRITE_DATA_READY */
#define SCB_INTERRUPT_MASK_IM_WRITE_DATA_READY_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_WRITE_DATA_READY_SHIFT 7
#define SCB_INTERRUPT_MASK_IM_WRITE_DATA_READY_MASK 0x00000080
#define SCB_INTERRUPT_MASK_IM_WRITE_DATA_READY_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_WRITE_DATA_READY_LENGTH 1

/* Field IM_WAIT_RD_DATA */
#define SCB_INTERRUPT_MASK_IM_WAIT_RD_DATA_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_WAIT_RD_DATA_SHIFT  6
#define SCB_INTERRUPT_MASK_IM_WAIT_RD_DATA_MASK   0x00000040
#define SCB_INTERRUPT_MASK_IM_WAIT_RD_DATA_FLAGS  REG_VOL
#define SCB_INTERRUPT_MASK_IM_WAIT_RD_DATA_LENGTH 1

/* Field IM_ADDRESS_ACK_ERROR */
#define SCB_INTERRUPT_MASK_IM_ADDRESS_ACK_ERROR_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_ADDRESS_ACK_ERROR_SHIFT 5
#define SCB_INTERRUPT_MASK_IM_ADDRESS_ACK_ERROR_MASK 0x00000020
#define SCB_INTERRUPT_MASK_IM_ADDRESS_ACK_ERROR_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_ADDRESS_ACK_ERROR_LENGTH 1

/* Field IM_WRITE_ACK_ERROR */
#define SCB_INTERRUPT_MASK_IM_WRITE_ACK_ERROR_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_WRITE_ACK_ERROR_SHIFT 4
#define SCB_INTERRUPT_MASK_IM_WRITE_ACK_ERROR_MASK 0x00000010
#define SCB_INTERRUPT_MASK_IM_WRITE_ACK_ERROR_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_WRITE_ACK_ERROR_LENGTH 1

/* Field IM_SDAT_LOW_INT */
#define SCB_INTERRUPT_MASK_IM_SDAT_LOW_INT_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_SDAT_LOW_INT_SHIFT  3
#define SCB_INTERRUPT_MASK_IM_SDAT_LOW_INT_MASK   0x00000008
#define SCB_INTERRUPT_MASK_IM_SDAT_LOW_INT_FLAGS  REG_VOL
#define SCB_INTERRUPT_MASK_IM_SDAT_LOW_INT_LENGTH 1

/* Field IM_SCLK_LOW_INT */
#define SCB_INTERRUPT_MASK_IM_SCLK_LOW_INT_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_SCLK_LOW_INT_SHIFT  2
#define SCB_INTERRUPT_MASK_IM_SCLK_LOW_INT_MASK   0x00000004
#define SCB_INTERRUPT_MASK_IM_SCLK_LOW_INT_FLAGS  REG_VOL
#define SCB_INTERRUPT_MASK_IM_SCLK_LOW_INT_LENGTH 1

/* Field IM_UNEXP_START_INT */
#define SCB_INTERRUPT_MASK_IM_UNEXP_START_INT_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_UNEXP_START_INT_SHIFT 1
#define SCB_INTERRUPT_MASK_IM_UNEXP_START_INT_MASK 0x00000002
#define SCB_INTERRUPT_MASK_IM_UNEXP_START_INT_FLAGS REG_VOL
#define SCB_INTERRUPT_MASK_IM_UNEXP_START_INT_LENGTH 1

/* Field IM_INACTIVE_INT */
#define SCB_INTERRUPT_MASK_IM_INACTIVE_INT_OFFSET SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_IM_INACTIVE_INT_SHIFT  0
#define SCB_INTERRUPT_MASK_IM_INACTIVE_INT_MASK   0x00000001
#define SCB_INTERRUPT_MASK_IM_INACTIVE_INT_FLAGS  REG_VOL
#define SCB_INTERRUPT_MASK_IM_INACTIVE_INT_LENGTH 1

/* Complete Register Definition */
#define SCB_INTERRUPT_MASK_REG_OFFSET             SCB_INTERRUPT_MASK_OFFSET
#define SCB_INTERRUPT_MASK_REG_SHIFT              0
#define SCB_INTERRUPT_MASK_REG_MASK               0xFFFFFFFF
#define SCB_INTERRUPT_MASK_REG_FLAGS              REG_VOL
#define SCB_INTERRUPT_MASK_REG_LENGTH             32


/* -------------------- Register GENERAL_CONTROL -------------------- */

#define SCB_GENERAL_CONTROL_OFFSET                0x004C

/* Field SCB_GC_TRANS_HALT */
#define SCB_GENERAL_CONTROL_SCB_GC_TRANS_HALT_OFFSET SCB_GENERAL_CONTROL_OFFSET
#define SCB_GENERAL_CONTROL_SCB_GC_TRANS_HALT_SHIFT 9
#define SCB_GENERAL_CONTROL_SCB_GC_TRANS_HALT_MASK 0x00000200
#define SCB_GENERAL_CONTROL_SCB_GC_TRANS_HALT_FLAGS REG_VOL
#define SCB_GENERAL_CONTROL_SCB_GC_TRANS_HALT_LENGTH 1

/* Field SCB_GC_CKD_REGS */
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_REGS_OFFSET SCB_GENERAL_CONTROL_OFFSET
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_REGS_SHIFT 8
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_REGS_MASK  0x00000100
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_REGS_FLAGS REG_VOL
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_REGS_LENGTH 1

/* Field SCB_GC_CKD_SLAVE */
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_SLAVE_OFFSET SCB_GENERAL_CONTROL_OFFSET
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_SLAVE_SHIFT 7
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_SLAVE_MASK 0x00000080
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_SLAVE_FLAGS REG_VOL
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_SLAVE_LENGTH 1

/* Field SCB_GC_CKD_MASTER */
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_MASTER_OFFSET SCB_GENERAL_CONTROL_OFFSET
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_MASTER_SHIFT 6
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_MASTER_MASK 0x00000040
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_MASTER_FLAGS REG_VOL
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_MASTER_LENGTH 1

/* Field SCB_GC_CKD_XDATA */
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_XDATA_OFFSET SCB_GENERAL_CONTROL_OFFSET
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_XDATA_SHIFT 5
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_XDATA_MASK 0x00000020
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_XDATA_FLAGS REG_VOL
#define SCB_GENERAL_CONTROL_SCB_GC_CKD_XDATA_LENGTH 1

/* Field SCB_GC_SFR_REG */
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_REG_OFFSET SCB_GENERAL_CONTROL_OFFSET
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_REG_SHIFT  4
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_REG_MASK   0x00000010
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_REG_FLAGS  REG_VOL
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_REG_LENGTH 1

/* Field SCB_GC_SFR_SLAVE */
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_SLAVE_OFFSET SCB_GENERAL_CONTROL_OFFSET
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_SLAVE_SHIFT 3
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_SLAVE_MASK 0x00000008
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_SLAVE_FLAGS REG_VOL
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_SLAVE_LENGTH 1

/* Field SCB_GC_SFR_MASTER */
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_MASTER_OFFSET SCB_GENERAL_CONTROL_OFFSET
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_MASTER_SHIFT 2
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_MASTER_MASK 0x00000004
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_MASTER_FLAGS REG_VOL
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_MASTER_LENGTH 1

/* Field SCB_GC_SFR_DET_DATA */
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_DET_DATA_OFFSET SCB_GENERAL_CONTROL_OFFSET
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_DET_DATA_SHIFT 1
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_DET_DATA_MASK 0x00000002
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_DET_DATA_FLAGS REG_VOL
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_DET_DATA_LENGTH 1

/* Field SCB_GC_SFR_GEN_DATA */
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_GEN_DATA_OFFSET SCB_GENERAL_CONTROL_OFFSET
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_GEN_DATA_SHIFT 0
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_GEN_DATA_MASK 0x00000001
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_GEN_DATA_FLAGS REG_VOL
#define SCB_GENERAL_CONTROL_SCB_GC_SFR_GEN_DATA_LENGTH 1

/* Complete Register Definition */
#define SCB_GENERAL_CONTROL_REG_OFFSET            SCB_GENERAL_CONTROL_OFFSET
#define SCB_GENERAL_CONTROL_REG_SHIFT             0
#define SCB_GENERAL_CONTROL_REG_MASK              0xFFFFFFFF
#define SCB_GENERAL_CONTROL_REG_FLAGS             REG_VOL
#define SCB_GENERAL_CONTROL_REG_LENGTH            32


/* -------------------- Register TIME_TPL -------------------- */

#define SCB_TIME_TPL_OFFSET                       0x0050

/* Field SCB_TIME_TPL */
#define SCB_TIME_TPL_SCB_TIME_TPL_OFFSET          SCB_TIME_TPL_OFFSET
#define SCB_TIME_TPL_SCB_TIME_TPL_SHIFT           0
#define SCB_TIME_TPL_SCB_TIME_TPL_MASK            0x0000000F
#define SCB_TIME_TPL_SCB_TIME_TPL_FLAGS           REG_VOL
#define SCB_TIME_TPL_SCB_TIME_TPL_LENGTH          4

/* Complete Register Definition */
#define SCB_TIME_TPL_REG_OFFSET                   SCB_TIME_TPL_OFFSET
#define SCB_TIME_TPL_REG_SHIFT                    0
#define SCB_TIME_TPL_REG_MASK                     0xFFFFFFFF
#define SCB_TIME_TPL_REG_FLAGS                    REG_VOL
#define SCB_TIME_TPL_REG_LENGTH                   32


/* -------------------- Register TIME_TPH -------------------- */

#define SCB_TIME_TPH_OFFSET                       0x0054

/* Field SCB_TIME_TPH */
#define SCB_TIME_TPH_SCB_TIME_TPH_OFFSET          SCB_TIME_TPH_OFFSET
#define SCB_TIME_TPH_SCB_TIME_TPH_SHIFT           0
#define SCB_TIME_TPH_SCB_TIME_TPH_MASK            0x0000000F
#define SCB_TIME_TPH_SCB_TIME_TPH_FLAGS           REG_VOL
#define SCB_TIME_TPH_SCB_TIME_TPH_LENGTH          4

/* Complete Register Definition */
#define SCB_TIME_TPH_REG_OFFSET                   SCB_TIME_TPH_OFFSET
#define SCB_TIME_TPH_REG_SHIFT                    0
#define SCB_TIME_TPH_REG_MASK                     0xFFFFFFFF
#define SCB_TIME_TPH_REG_FLAGS                    REG_VOL
#define SCB_TIME_TPH_REG_LENGTH                   32


/* -------------------- Register TIME_TP2S -------------------- */

#define SCB_TIME_TP2S_OFFSET                      0x0058

/* Field SCB_TIME_P2S */
#define SCB_TIME_TP2S_SCB_TIME_P2S_OFFSET         SCB_TIME_TP2S_OFFSET
#define SCB_TIME_TP2S_SCB_TIME_P2S_SHIFT          0
#define SCB_TIME_TP2S_SCB_TIME_P2S_MASK           0x0000000F
#define SCB_TIME_TP2S_SCB_TIME_P2S_FLAGS          REG_VOL
#define SCB_TIME_TP2S_SCB_TIME_P2S_LENGTH         4

/* Complete Register Definition */
#define SCB_TIME_TP2S_REG_OFFSET                  SCB_TIME_TP2S_OFFSET
#define SCB_TIME_TP2S_REG_SHIFT                   0
#define SCB_TIME_TP2S_REG_MASK                    0xFFFFFFFF
#define SCB_TIME_TP2S_REG_FLAGS                   REG_VOL
#define SCB_TIME_TP2S_REG_LENGTH                  32


/* -------------------- Register TIME_TBI -------------------- */

#define SCB_TIME_TBI_OFFSET                       0x0060

/* Field SCB_TIME_TBI */
#define SCB_TIME_TBI_SCB_TIME_TBI_OFFSET          SCB_TIME_TBI_OFFSET
#define SCB_TIME_TBI_SCB_TIME_TBI_SHIFT           0
#define SCB_TIME_TBI_SCB_TIME_TBI_MASK            0x0000FFFF
#define SCB_TIME_TBI_SCB_TIME_TBI_FLAGS           REG_VOL
#define SCB_TIME_TBI_SCB_TIME_TBI_LENGTH          16

/* Complete Register Definition */
#define SCB_TIME_TBI_REG_OFFSET                   SCB_TIME_TBI_OFFSET
#define SCB_TIME_TBI_REG_SHIFT                    0
#define SCB_TIME_TBI_REG_MASK                     0xFFFFFFFF
#define SCB_TIME_TBI_REG_FLAGS                    REG_VOL
#define SCB_TIME_TBI_REG_LENGTH                   32


/* -------------------- Register TIME_TSL -------------------- */

#define SCB_TIME_TSL_OFFSET                       0x0064

/* Field SCB_TIME_TSL */
#define SCB_TIME_TSL_SCB_TIME_TSL_OFFSET          SCB_TIME_TSL_OFFSET
#define SCB_TIME_TSL_SCB_TIME_TSL_SHIFT           0
#define SCB_TIME_TSL_SCB_TIME_TSL_MASK            0x0000FFFF
#define SCB_TIME_TSL_SCB_TIME_TSL_FLAGS           REG_VOL
#define SCB_TIME_TSL_SCB_TIME_TSL_LENGTH          16

/* Complete Register Definition */
#define SCB_TIME_TSL_REG_OFFSET                   SCB_TIME_TSL_OFFSET
#define SCB_TIME_TSL_REG_SHIFT                    0
#define SCB_TIME_TSL_REG_MASK                     0xFFFFFFFF
#define SCB_TIME_TSL_REG_FLAGS                    REG_VOL
#define SCB_TIME_TSL_REG_LENGTH                   32


/* -------------------- Register TIME_TDL -------------------- */

#define SCB_TIME_TDL_OFFSET                       0x0068

/* Field SCB_TIME_TDL */
#define SCB_TIME_TDL_SCB_TIME_TDL_OFFSET          SCB_TIME_TDL_OFFSET
#define SCB_TIME_TDL_SCB_TIME_TDL_SHIFT           0
#define SCB_TIME_TDL_SCB_TIME_TDL_MASK            0x0000FFFF
#define SCB_TIME_TDL_SCB_TIME_TDL_FLAGS           REG_VOL
#define SCB_TIME_TDL_SCB_TIME_TDL_LENGTH          16

/* Complete Register Definition */
#define SCB_TIME_TDL_REG_OFFSET                   SCB_TIME_TDL_OFFSET
#define SCB_TIME_TDL_REG_SHIFT                    0
#define SCB_TIME_TDL_REG_MASK                     0xFFFFFFFF
#define SCB_TIME_TDL_REG_FLAGS                    REG_VOL
#define SCB_TIME_TDL_REG_LENGTH                   32


/* -------------------- Register TIME_TSDL -------------------- */

#define SCB_TIME_TSDL_OFFSET                      0x006C

/* Field SCB_TIME_TSDL */
#define SCB_TIME_TSDL_SCB_TIME_TSDL_OFFSET        SCB_TIME_TSDL_OFFSET
#define SCB_TIME_TSDL_SCB_TIME_TSDL_SHIFT         0
#define SCB_TIME_TSDL_SCB_TIME_TSDL_MASK          0x0000000F
#define SCB_TIME_TSDL_SCB_TIME_TSDL_FLAGS         REG_VOL
#define SCB_TIME_TSDL_SCB_TIME_TSDL_LENGTH        4

/* Complete Register Definition */
#define SCB_TIME_TSDL_REG_OFFSET                  SCB_TIME_TSDL_OFFSET
#define SCB_TIME_TSDL_REG_SHIFT                   0
#define SCB_TIME_TSDL_REG_MASK                    0xFFFFFFFF
#define SCB_TIME_TSDL_REG_FLAGS                   REG_VOL
#define SCB_TIME_TSDL_REG_LENGTH                  32


/* -------------------- Register TIME_TSDH -------------------- */

#define SCB_TIME_TSDH_OFFSET                      0x0070

/* Field SCB_TIME_TSDH */
#define SCB_TIME_TSDH_SCB_TIME_TSDH_OFFSET        SCB_TIME_TSDH_OFFSET
#define SCB_TIME_TSDH_SCB_TIME_TSDH_SHIFT         0
#define SCB_TIME_TSDH_SCB_TIME_TSDH_MASK          0x0000000F
#define SCB_TIME_TSDH_SCB_TIME_TSDH_FLAGS         REG_VOL
#define SCB_TIME_TSDH_SCB_TIME_TSDH_LENGTH        4

/* Complete Register Definition */
#define SCB_TIME_TSDH_REG_OFFSET                  SCB_TIME_TSDH_OFFSET
#define SCB_TIME_TSDH_REG_SHIFT                   0
#define SCB_TIME_TSDH_REG_MASK                    0xFFFFFFFF
#define SCB_TIME_TSDH_REG_FLAGS                   REG_VOL
#define SCB_TIME_TSDH_REG_LENGTH                  32


/* -------------------- Register TIME_TCKH -------------------- */

#define SCB_TIME_TCKH_OFFSET                      0x0084

/* Field SCB_TIME_TCKH */
#define SCB_TIME_TCKH_SCB_TIME_TCKH_OFFSET        SCB_TIME_TCKH_OFFSET
#define SCB_TIME_TCKH_SCB_TIME_TCKH_SHIFT         0
#define SCB_TIME_TCKH_SCB_TIME_TCKH_MASK          0x0000000F
#define SCB_TIME_TCKH_SCB_TIME_TCKH_FLAGS         REG_VOL
#define SCB_TIME_TCKH_SCB_TIME_TCKH_LENGTH        4

/* Complete Register Definition */
#define SCB_TIME_TCKH_REG_OFFSET                  SCB_TIME_TCKH_OFFSET
#define SCB_TIME_TCKH_REG_SHIFT                   0
#define SCB_TIME_TCKH_REG_MASK                    0xFFFFFFFF
#define SCB_TIME_TCKH_REG_FLAGS                   REG_VOL
#define SCB_TIME_TCKH_REG_LENGTH                  32


/* -------------------- Register TIME_TCKL -------------------- */

#define SCB_TIME_TCKL_OFFSET                      0x0088

/* Field SCB_TIME_TCKL */
#define SCB_TIME_TCKL_SCB_TIME_TCKL_OFFSET        SCB_TIME_TCKL_OFFSET
#define SCB_TIME_TCKL_SCB_TIME_TCKL_SHIFT         0
#define SCB_TIME_TCKL_SCB_TIME_TCKL_MASK          0x0000000F
#define SCB_TIME_TCKL_SCB_TIME_TCKL_FLAGS         REG_VOL
#define SCB_TIME_TCKL_SCB_TIME_TCKL_LENGTH        4

/* Complete Register Definition */
#define SCB_TIME_TCKL_REG_OFFSET                  SCB_TIME_TCKL_OFFSET
#define SCB_TIME_TCKL_REG_SHIFT                   0
#define SCB_TIME_TCKL_REG_MASK                    0xFFFFFFFF
#define SCB_TIME_TCKL_REG_FLAGS                   REG_VOL
#define SCB_TIME_TCKL_REG_LENGTH                  32

/* ------------------------ End of register definitions ------------------------ */

/*
// NUMREG defines the extent of register address space.
*/

#define     SCB_NUMREG     ((0x0098 >> 2)+1)

/*-------------------------------------------------------------------------------*/

#ifdef __cplusplus
}
#endif

#endif /* __SCB_REG_DEFS_H__ */
