//This file was automatically generated by the python 'pipeliner' script
//This module has a latency of 2 clocks
module dq (clk, q, d);
  input  clk;
  input  [width-1:0] d;
  output [width-1:0] q;
  parameter width=8;
  parameter depth=2;
  integer i;
  reg [width-1:0] delay_line [depth-1:0];
  always @(posedge clk) begin
    delay_line[0] <= d;
    for(i=1; i<depth; i=i+1) begin
      delay_line[i] <= delay_line[i-1];
    end
  end
  assign q = delay_line[depth-1];
endmodule

module single_min(clk, single_min_a, single_min_b, single_min_z);
  input clk;
  input [31:0] single_min_a;
  input [31:0] single_min_b;
  output [31:0] single_min_z;
  wire [31:0] s_0;
  wire [31:0] s_1;
  wire [0:0] s_2;
  wire [0:0] s_3;
  wire [0:0] s_4;
  wire [31:0] s_5;
  wire [0:0] s_6;
  wire [0:0] s_7;
  wire [31:0] s_8;
  wire [0:0] s_9;
  wire [0:0] s_10;
  wire [0:0] s_11;
  wire [0:0] s_12;
  wire [0:0] s_13;
  wire [0:0] s_14;
  wire [0:0] s_15;
  wire [0:0] s_16;
  wire [0:0] s_17;
  wire [0:0] s_18;
  wire [0:0] s_19;
  wire [8:0] s_20;
  wire [7:0] s_21;
  wire [7:0] s_22;
  wire [7:0] s_23;
  wire [7:0] s_24;
  wire [6:0] s_25;
  wire [0:0] s_26;
  wire [7:0] s_27;
  wire [8:0] s_28;
  wire [7:0] s_29;
  wire [7:0] s_30;
  wire [7:0] s_31;
  wire [7:0] s_32;
  wire [6:0] s_33;
  wire [0:0] s_34;
  wire [7:0] s_35;
  wire [0:0] s_36;
  wire [0:0] s_37;
  wire [7:0] s_38;
  wire [0:0] s_39;
  wire [22:0] s_40;
  wire [22:0] s_41;
  wire [0:0] s_42;
  wire [0:0] s_43;
  wire [0:0] s_44;
  wire [7:0] s_45;
  wire [0:0] s_46;
  wire [22:0] s_47;
  wire [22:0] s_48;
  wire [0:0] s_49;
  wire [0:0] s_50;
  wire [27:0] s_51;
  wire [27:0] s_52;
  wire [23:0] s_53;
  wire [23:0] s_54;
  wire [0:0] s_55;
  wire [0:0] s_56;
  wire [0:0] s_57;
  wire [23:0] s_58;
  wire [0:0] s_59;
  wire [0:0] s_60;
  wire [0:0] s_61;
  wire [1:0] s_62;
  wire [27:0] s_63;
  wire [27:0] s_64;
  wire [27:0] s_65;
  wire [27:0] s_66;
  wire [23:0] s_67;
  wire [1:0] s_68;
  wire [8:0] s_69;
  wire [8:0] s_70;
  wire [8:0] s_71;
  wire [0:0] s_72;
  wire [27:0] s_73;
  wire [27:0] s_74;
  wire [27:0] s_75;
  wire [0:0] s_76;
  wire [0:0] s_77;
  wire [27:0] s_78;
  wire [27:0] s_79;
  wire [27:0] s_80;
  wire [27:0] s_81;
  wire [27:0] s_82;
  wire [27:0] s_83;
  wire [27:0] s_84;
  wire [27:0] s_85;
  wire [27:0] s_86;
  wire [0:0] s_87;
  wire [0:0] s_88;
  wire [0:0] s_89;
  wire [0:0] s_90;
  wire [0:0] s_91;
  wire [0:0] s_92;
  wire [7:0] s_93;
  wire [0:0] s_94;
  wire [22:0] s_95;
  wire [0:0] s_96;
  wire [0:0] s_97;
  wire [0:0] s_98;
  wire [0:0] s_99;
  wire [7:0] s_100;
  wire [0:0] s_101;
  wire [22:0] s_102;
  wire [30:0] s_103;
  wire [31:0] s_104;
  wire [31:0] s_105;
  wire [30:0] s_106;
  wire [31:0] s_107;
  wire [31:0] s_108;
  wire [30:0] s_109;
  wire [31:0] s_110;
  wire [31:0] s_111;
  wire [8:0] s_112;
  wire [7:0] s_113;
  wire [22:0] s_114;
  wire [23:0] s_115;
  wire [23:0] s_116;
  wire [23:0] s_117;
  wire [31:0] s_118;
  wire [8:0] s_119;
  wire [7:0] s_120;
  wire [7:0] s_121;
  wire [7:0] s_122;
  wire [7:0] s_123;
  wire [6:0] s_124;
  wire [22:0] s_125;
  wire [0:0] s_126;
  wire [0:0] s_127;
  wire [7:0] s_128;
  wire [0:0] s_129;
  wire [0:0] s_130;
  wire [0:0] s_131;
  wire [23:0] s_132;
  wire [0:0] s_133;
  wire [0:0] s_134;
  wire [0:0] s_135;
  wire [0:0] s_136;
  wire [0:0] s_137;

  assign s_0 = s_136?s_1:s_104;
  assign s_1 = {s_2,s_103};
  assign s_2 = s_9?s_3:s_6;
  dq #(1, 2) dq_s_3 (clk, s_3, s_4);
  assign s_4 = s_5[31];
  assign s_5 = single_min_a;
  dq #(1, 2) dq_s_6 (clk, s_6, s_7);
  assign s_7 = s_8[31];
  assign s_8 = single_min_b;
  assign s_9 = s_10 & s_96;
  assign s_10 = s_11 & s_89;
  assign s_11 = s_77?s_12:s_13;
  assign s_12 = 1'd0;
  dq #(1, 2) dq_s_13 (clk, s_13, s_14);
  assign s_14 = s_50?s_15:s_49;
  assign s_15 = s_17?s_4:s_16;
  assign s_16 = ~s_7;
  assign s_17 = s_18 & s_42;
  assign s_18 = s_19 | s_36;
  assign s_19 = $signed(s_20) > $signed(s_28);
  assign s_20 = $signed(s_21);
  assign s_21 = s_26?s_22:s_23;
  assign s_22 = -8'd126;
  assign s_23 = s_24 - s_25;
  assign s_24 = s_5[30:23];
  assign s_25 = 7'd127;
  assign s_26 = s_23 == s_27;
  assign s_27 = -8'd127;
  assign s_28 = $signed(s_29);
  assign s_29 = s_34?s_30:s_31;
  assign s_30 = -8'd126;
  assign s_31 = s_32 - s_33;
  assign s_32 = s_8[30:23];
  assign s_33 = 7'd127;
  assign s_34 = s_31 == s_35;
  assign s_35 = -8'd127;
  assign s_36 = s_37 & s_39;
  assign s_37 = s_23 == s_38;
  assign s_38 = 8'd128;
  assign s_39 = s_40 == s_41;
  assign s_40 = s_5[22:0];
  assign s_41 = 23'd0;
  assign s_42 = ~s_43;
  assign s_43 = s_44 & s_46;
  assign s_44 = s_31 == s_45;
  assign s_45 = 8'd128;
  assign s_46 = s_47 == s_48;
  assign s_47 = s_8[22:0];
  assign s_48 = 23'd0;
  assign s_49 = s_17?s_16:s_4;
  assign s_50 = s_51 >= s_63;
  assign s_51 = s_52 << s_62;
  assign s_52 = s_53;
  assign s_53 = s_17?s_54:s_58;
  assign s_54 = {s_55,s_40};
  assign s_55 = s_26?s_56:s_57;
  assign s_56 = 1'd0;
  assign s_57 = 1'd1;
  assign s_58 = {s_59,s_47};
  assign s_59 = s_34?s_60:s_61;
  assign s_60 = 1'd0;
  assign s_61 = 1'd1;
  assign s_62 = 2'd3;
  assign s_63 = s_64 | s_72;
  assign s_64 = s_65 >> s_69;
  assign s_65 = s_66 << s_68;
  assign s_66 = s_67;
  assign s_67 = s_17?s_58:s_54;
  assign s_68 = 2'd3;
  assign s_69 = s_70 - s_71;
  assign s_70 = s_17?s_20:s_28;
  assign s_71 = s_17?s_28:s_20;
  assign s_72 = s_73 != s_76;
  assign s_73 = s_65 << s_74;
  assign s_74 = s_75 - s_69;
  assign s_75 = 28'd28;
  assign s_76 = 1'd0;
  assign s_77 = s_78 == s_88;
  dq #(28, 1) dq_s_78 (clk, s_78, s_79);
  assign s_79 = s_80 + s_82;
  dq #(28, 1) dq_s_80 (clk, s_80, s_81);
  assign s_81 = s_50?s_51:s_63;
  dq #(28, 1) dq_s_82 (clk, s_82, s_83);
  assign s_83 = s_87?s_84:s_85;
  assign s_84 = s_50?s_63:s_51;
  assign s_85 = s_86 - s_84;
  assign s_86 = 28'd0;
  assign s_87 = s_4 == s_16;
  assign s_88 = 1'd0;
  dq #(1, 2) dq_s_89 (clk, s_89, s_90);
  assign s_90 = ~s_91;
  assign s_91 = s_92 & s_94;
  assign s_92 = s_23 == s_93;
  assign s_93 = 8'd128;
  assign s_94 = s_40 != s_95;
  assign s_95 = 23'd0;
  dq #(1, 2) dq_s_96 (clk, s_96, s_97);
  assign s_97 = ~s_98;
  assign s_98 = s_99 & s_101;
  assign s_99 = s_31 == s_100;
  assign s_100 = 8'd128;
  assign s_101 = s_47 != s_102;
  assign s_102 = 23'd0;
  assign s_103 = 31'd2143289344;
  assign s_104 = s_133?s_105:s_107;
  assign s_105 = {s_2,s_106};
  assign s_106 = 31'd2139095040;
  assign s_107 = s_131?s_108:s_110;
  assign s_108 = {s_2,s_109};
  assign s_109 = 31'd0;
  assign s_110 = s_126?s_111:s_118;
  assign s_111 = {s_112,s_114};
  assign s_112 = {s_2,s_113};
  assign s_113 = 8'd0;
  assign s_114 = s_115[22:0];
  assign s_115 = s_9?s_116:s_117;
  dq #(24, 2) dq_s_116 (clk, s_116, s_54);
  dq #(24, 2) dq_s_117 (clk, s_117, s_58);
  assign s_118 = {s_119,s_125};
  assign s_119 = {s_2,s_120};
  assign s_120 = s_121 + s_124;
  assign s_121 = s_9?s_122:s_123;
  dq #(8, 2) dq_s_122 (clk, s_122, s_21);
  dq #(8, 2) dq_s_123 (clk, s_123, s_29);
  assign s_124 = 7'd127;
  assign s_125 = s_115[22:0];
  assign s_126 = s_127 & s_129;
  assign s_127 = s_121 == s_128;
  assign s_128 = -8'd126;
  assign s_129 = ~s_130;
  assign s_130 = s_115[23];
  assign s_131 = s_115 == s_132;
  assign s_132 = 24'd0;
  assign s_133 = s_9?s_134:s_135;
  dq #(1, 2) dq_s_134 (clk, s_134, s_36);
  dq #(1, 2) dq_s_135 (clk, s_135, s_43);
  dq #(1, 2) dq_s_136 (clk, s_136, s_137);
  assign s_137 = s_91 | s_98;
  assign single_min_z = s_0;
endmodule
