Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date             : Sun Jul 19 12:08:40 2020
| Host             : localhost.localdomain running 64-bit unknown
| Command          : report_power -file top_power.rpt
| Design           : top
| Device           : xc7a200tfbg676-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.366        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.228        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 99.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.010 |        7 |       --- |             --- |
| Slice Logic    |     0.005 |      810 |       --- |             --- |
|   LUT as Logic |     0.004 |      354 |    133800 |            0.26 |
|   Register     |    <0.001 |      334 |    267600 |            0.12 |
|   BUFG         |    <0.001 |        6 |        32 |           18.75 |
|   CARRY4       |    <0.001 |        5 |     33450 |            0.01 |
|   F7/F8 Muxes  |    <0.001 |        4 |    133800 |           <0.01 |
|   Others       |     0.000 |        5 |       --- |             --- |
| Signals        |     0.005 |      626 |       --- |             --- |
| Block RAM      |     0.005 |      0.5 |       365 |            0.14 |
| PLL            |     0.109 |        2 |        10 |           20.00 |
| I/O            |     0.001 |        7 |       400 |            1.75 |
| GTP            |     0.092 |        1 |       --- |             --- |
| Static Power   |     0.139 |          |           |                 |
| Total          |     0.366 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.062 |       0.031 |      0.031 |
| Vccaux    |       1.800 |     0.090 |       0.059 |      0.031 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.005 |       0.000 |      0.005 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.049 |       0.046 |      0.003 |
| MGTAVtt   |       1.200 |     0.041 |       0.036 |      0.005 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-------------+-----------------+
| Clock       | Domain      | Constraint (ns) |
+-------------+-------------+-----------------+
| clk62_5     | clk62_5     |            10.0 |
| gtp_clk_p   | gtp_clk_p   |             4.2 |
| rx_clk      | rx_clk      |             8.3 |
| tx_clk      | tx_clk      |             8.3 |
| write_clk_p | write_clk_p |             2.5 |
+-------------+-------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------+-----------+
| Name | Power (W) |
+------+-----------+
| top  |     0.228 |
+------+-----------+


