

================================================================
== Vitis HLS Report for 'store_ap_uint_256_ap_int_8_ap_int_8_32u_s'
================================================================
* Date:           Tue May 14 16:31:23 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Concat_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |        1|  134217769|  10.000 ns|  1.342 sec|    1|  134217769|       no|
    +---------+-----------+-----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+
        |                                                                             |                                                                  |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
        |                                   Instance                                  |                              Module                              |   min   |    max    |    min    |    max    | min |    max    |   Type  |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+
        |grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_128  |store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1  |        4|  134217730|  40.000 ns|  1.342 sec|    4|  134217730|       no|
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-----------+-----------+-----------+-----+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     109|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     289|     133|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     428|    -|
|Register         |        -|     -|     184|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     473|     670|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |mul_32s_32s_32_1_1_U21                                                       |mul_32s_32s_32_1_1                                                |        0|   3|    0|   20|    0|
    |grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_128  |store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1  |        0|   0|  289|  113|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                        |                                                                  |        0|   3|  289|  133|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln91_fu_186_p2   |         +|   0|  0|  71|          64|          64|
    |ap_block_state40     |       and|   0|  0|   2|           1|           1|
    |icmp_ln91_fu_180_p2  |      icmp|   0|  0|  17|          27|           1|
    |icmp_ln98_fu_212_p2  |      icmp|   0|  0|  17|          27|          27|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 109|         120|          94|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |COLS_blk_n                              |    9|          2|    1|          2|
    |ROWS_blk_n                              |    9|          2|    1|          2|
    |ap_NS_fsm                               |  183|         41|    1|         41|
    |ap_done                                 |    9|          2|    1|          2|
    |ap_phi_mux_count_0_lcssa_phi_fu_121_p4  |    9|          2|   27|         54|
    |concat_data_blk_n_AW                    |    9|          2|    1|          2|
    |concat_data_blk_n_B                     |    9|          2|    1|          2|
    |concat_flag                             |    9|          2|    1|          2|
    |count_0_lcssa_reg_117                   |    9|          2|   27|         54|
    |data_out1_read                          |    9|          2|    1|          2|
    |m_axi_concat_data_AWADDR                |   14|          3|   64|        192|
    |m_axi_concat_data_AWBURST               |    9|          2|    2|          4|
    |m_axi_concat_data_AWCACHE               |    9|          2|    4|          8|
    |m_axi_concat_data_AWID                  |    9|          2|    1|          2|
    |m_axi_concat_data_AWLEN                 |   14|          3|   32|         96|
    |m_axi_concat_data_AWLOCK                |    9|          2|    2|          4|
    |m_axi_concat_data_AWPROT                |    9|          2|    3|          6|
    |m_axi_concat_data_AWQOS                 |    9|          2|    4|          8|
    |m_axi_concat_data_AWREGION              |    9|          2|    4|          8|
    |m_axi_concat_data_AWSIZE                |    9|          2|    3|          6|
    |m_axi_concat_data_AWUSER                |    9|          2|    1|          2|
    |m_axi_concat_data_AWVALID               |   14|          3|    1|          3|
    |m_axi_concat_data_BREADY                |   14|          3|    1|          3|
    |m_axi_concat_data_WVALID                |    9|          2|    1|          2|
    |output_data_addr3_blk_n                 |    9|          2|    1|          2|
    |outputs_blk_n                           |    9|          2|    1|          2|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  428|         95|  187|        511|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |  40|   0|   40|          0|
    |ap_done_reg                                                                               |   1|   0|    1|          0|
    |concat_flag_preg                                                                          |   1|   0|    1|          0|
    |count_0_lcssa_reg_117                                                                     |  27|   0|   27|          0|
    |grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_128_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln91_reg_229                                                                         |   1|   0|    1|          0|
    |loop_num_reg_217                                                                          |  27|   0|   27|          0|
    |trunc_ln_reg_233                                                                          |  59|   0|   59|          0|
    |zext_ln88_1_reg_224                                                                       |  27|   0|   32|          5|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     | 184|   0|  189|          5|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+----------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>|  return value|
|data_out1_dout                    |   in|  256|     ap_fifo|                                       data_out1|       pointer|
|data_out1_num_data_valid          |   in|    8|     ap_fifo|                                       data_out1|       pointer|
|data_out1_fifo_cap                |   in|    8|     ap_fifo|                                       data_out1|       pointer|
|data_out1_empty_n                 |   in|    1|     ap_fifo|                                       data_out1|       pointer|
|data_out1_read                    |  out|    1|     ap_fifo|                                       data_out1|       pointer|
|m_axi_concat_data_AWVALID         |  out|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_AWREADY         |   in|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_AWADDR          |  out|   64|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_AWID            |  out|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_AWLEN           |  out|   32|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_AWSIZE          |  out|    3|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_AWBURST         |  out|    2|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_AWLOCK          |  out|    2|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_AWCACHE         |  out|    4|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_AWPROT          |  out|    3|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_AWQOS           |  out|    4|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_AWREGION        |  out|    4|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_AWUSER          |  out|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_WVALID          |  out|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_WREADY          |   in|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_WDATA           |  out|  256|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_WSTRB           |  out|   32|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_WLAST           |  out|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_WID             |  out|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_WUSER           |  out|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARVALID         |  out|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARREADY         |   in|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARADDR          |  out|   64|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARID            |  out|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARLEN           |  out|   32|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARSIZE          |  out|    3|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARBURST         |  out|    2|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARLOCK          |  out|    2|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARCACHE         |  out|    4|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARPROT          |  out|    3|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARQOS           |  out|    4|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARREGION        |  out|    4|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_ARUSER          |  out|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_RVALID          |   in|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_RREADY          |  out|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_RDATA           |   in|  256|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_RLAST           |   in|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_RID             |   in|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_RFIFONUM        |   in|    9|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_RUSER           |   in|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_RRESP           |   in|    2|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_BVALID          |   in|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_BREADY          |  out|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_BRESP           |   in|    2|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_BID             |   in|    1|       m_axi|                                     concat_data|       pointer|
|m_axi_concat_data_BUSER           |   in|    1|       m_axi|                                     concat_data|       pointer|
|outputs_dout                      |   in|   64|     ap_fifo|                                         outputs|       pointer|
|outputs_num_data_valid            |   in|    3|     ap_fifo|                                         outputs|       pointer|
|outputs_fifo_cap                  |   in|    3|     ap_fifo|                                         outputs|       pointer|
|outputs_empty_n                   |   in|    1|     ap_fifo|                                         outputs|       pointer|
|outputs_read                      |  out|    1|     ap_fifo|                                         outputs|       pointer|
|output_data_addr3_dout            |   in|   32|     ap_fifo|                               output_data_addr3|       pointer|
|output_data_addr3_num_data_valid  |   in|    3|     ap_fifo|                               output_data_addr3|       pointer|
|output_data_addr3_fifo_cap        |   in|    3|     ap_fifo|                               output_data_addr3|       pointer|
|output_data_addr3_empty_n         |   in|    1|     ap_fifo|                               output_data_addr3|       pointer|
|output_data_addr3_read            |  out|    1|     ap_fifo|                               output_data_addr3|       pointer|
|ROWS_dout                         |   in|   32|     ap_fifo|                                            ROWS|       pointer|
|ROWS_num_data_valid               |   in|    2|     ap_fifo|                                            ROWS|       pointer|
|ROWS_fifo_cap                     |   in|    2|     ap_fifo|                                            ROWS|       pointer|
|ROWS_empty_n                      |   in|    1|     ap_fifo|                                            ROWS|       pointer|
|ROWS_read                         |  out|    1|     ap_fifo|                                            ROWS|       pointer|
|COLS_dout                         |   in|   32|     ap_fifo|                                            COLS|       pointer|
|COLS_num_data_valid               |   in|    2|     ap_fifo|                                            COLS|       pointer|
|COLS_fifo_cap                     |   in|    2|     ap_fifo|                                            COLS|       pointer|
|COLS_empty_n                      |   in|    1|     ap_fifo|                                            COLS|       pointer|
|COLS_read                         |  out|    1|     ap_fifo|                                            COLS|       pointer|
|concat_flag                       |  out|    1|      ap_vld|                                     concat_flag|       pointer|
|concat_flag_ap_vld                |  out|    1|      ap_vld|                                     concat_flag|       pointer|
+----------------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 40 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.71>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.83ns)   --->   "%outputs_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %outputs"   --->   Operation 42 'read' 'outputs_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %COLS, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.83ns)   --->   "%COLS_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %COLS"   --->   Operation 44 'read' 'COLS_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ROWS, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.83ns)   --->   "%ROWS_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ROWS"   --->   Operation 46 'read' 'ROWS_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_data_addr3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.83ns)   --->   "%output_data_addr3_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %output_data_addr3"   --->   Operation 48 'read' 'output_data_addr3_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_out1, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %concat_data, void @empty_3, i32 0, i32 0, void @empty_12, i32 32, i32 0, void @empty_4, void @empty_13, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %output_data_addr3_read, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 51 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %tmp, i5 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 52 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i32 %and_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:88]   --->   Operation 53 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.42ns)   --->   "%mul_ln88 = mul i32 %COLS_read, i32 %ROWS_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:88]   --->   Operation 54 'mul' 'mul_ln88' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%loop_num = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %mul_ln88, i32 4, i32 30" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:88]   --->   Operation 55 'partselect' 'loop_num' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i27 %loop_num" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:88]   --->   Operation 56 'zext' 'zext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.02ns)   --->   "%icmp_ln91 = icmp_eq  i27 %loop_num, i27 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 57 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.body.lr.ph, void %for.end" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 58 'br' 'br_ln91' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (1.08ns)   --->   "%add_ln91 = add i64 %outputs_read, i64 %zext_ln88" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 59 'add' 'add_ln91' <Predicate = (!icmp_ln91)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln91, i32 5, i32 63" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 60 'partselect' 'trunc_ln' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i59 %trunc_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 61 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%concat_data_addr = getelementptr i256 %concat_data, i64 %sext_ln91" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 62 'getelementptr' 'concat_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i64 %concat_data_addr, i32 %zext_ln88_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 63 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%empty_36 = wait i32 @_ssdm_op_Wait"   --->   Operation 64 'wait' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (1.45ns)   --->   "%call_ln91 = call void @store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1, i256 %concat_data, i59 %trunc_ln, i27 %loop_num, i256 %data_out1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 65 'call' 'call_ln91' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln91 = call void @store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1, i256 %concat_data, i59 %trunc_ln, i27 %loop_num, i256 %data_out1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:91]   --->   Operation 66 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [36/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 67 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 68 [35/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 68 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 69 [34/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 69 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 70 [33/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 70 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 71 [32/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 71 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 72 [31/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 72 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 73 [30/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 73 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 74 [29/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 74 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 75 [28/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 75 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 76 [27/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 76 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 77 [26/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 77 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 78 [25/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 78 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 79 [24/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 79 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 80 [23/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 80 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 81 [22/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 81 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 82 [21/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 82 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 83 [20/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 83 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 84 [19/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 84 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 85 [18/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 85 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 86 [17/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 86 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 87 [16/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 87 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 88 [15/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 88 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 89 [14/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 89 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 90 [13/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 90 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 91 [12/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 91 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 92 [11/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 92 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 93 [10/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 93 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 94 [9/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 94 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 95 [8/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 95 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 96 [7/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 96 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 97 [6/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 97 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 98 [5/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 98 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 99 [4/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 99 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 100 [3/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 100 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 101 [2/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 101 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 102 [1/36] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i64 %concat_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 102 'writeresp' 'empty_37' <Predicate = (!icmp_ln91)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 103 [1/1] (0.42ns)   --->   "%br_ln98 = br void %for.end" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 103 'br' 'br_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_40 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln98)   --->   "%count_0_lcssa = phi i27 %loop_num, void %for.body.lr.ph, i27 0, void %entry"   --->   Operation 104 'phi' 'count_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%icmp_ln98 = icmp_eq  i27 %count_0_lcssa, i27 %loop_num" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 105 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %if.end, void %if.then" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:98]   --->   Operation 106 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %concat_flag, i1 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:99]   --->   Operation 107 'write' 'write_ln99' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_40 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln100 = br void %if.end" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:100]   --->   Operation 108 'br' 'br_ln100' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_40 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/../include/helpers.hpp:101]   --->   Operation 109 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ concat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_data_addr3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ROWS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ COLS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ concat_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface ) [ 00000000000000000000000000000000000000000]
outputs_read           (read          ) [ 00000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000000000000000000000000000]
COLS_read              (read          ) [ 00000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000000000000000000000000000]
ROWS_read              (read          ) [ 00000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000000000000000000000000000]
output_data_addr3_read (read          ) [ 00000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 00000000000000000000000000000000000000000]
tmp                    (partselect    ) [ 00000000000000000000000000000000000000000]
and_ln                 (bitconcatenate) [ 00000000000000000000000000000000000000000]
zext_ln88              (zext          ) [ 00000000000000000000000000000000000000000]
mul_ln88               (mul           ) [ 00000000000000000000000000000000000000000]
loop_num               (partselect    ) [ 01111111111111111111111111111111111111111]
zext_ln88_1            (zext          ) [ 00100000000000000000000000000000000000000]
icmp_ln91              (icmp          ) [ 01111111111111111111111111111111111111111]
br_ln91                (br            ) [ 01111111111111111111111111111111111111111]
add_ln91               (add           ) [ 00000000000000000000000000000000000000000]
trunc_ln               (partselect    ) [ 00111000000000000000000000000000000000000]
sext_ln91              (sext          ) [ 00000000000000000000000000000000000000000]
concat_data_addr       (getelementptr ) [ 00011111111111111111111111111111111111111]
empty                  (writereq      ) [ 00000000000000000000000000000000000000000]
empty_36               (wait          ) [ 00000000000000000000000000000000000000000]
call_ln91              (call          ) [ 00000000000000000000000000000000000000000]
empty_37               (writeresp     ) [ 00000000000000000000000000000000000000000]
br_ln98                (br            ) [ 00000000000000000000000000000000000000000]
count_0_lcssa          (phi           ) [ 00000000000000000000000000000000000000001]
icmp_ln98              (icmp          ) [ 00000000000000000000000000000000000000001]
br_ln98                (br            ) [ 00000000000000000000000000000000000000000]
write_ln99             (write         ) [ 00000000000000000000000000000000000000000]
br_ln100               (br            ) [ 00000000000000000000000000000000000000000]
ret_ln101              (ret           ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_out1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="concat_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="concat_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outputs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_data_addr3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_addr3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ROWS">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROWS"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="COLS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="COLS"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="concat_flag">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="concat_flag"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i27.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_91_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="outputs_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="COLS_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="COLS_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ROWS_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ROWS_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="output_data_addr3_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_data_addr3_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_writeresp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="256" slack="0"/>
<pin id="105" dir="0" index="2" bw="27" slack="1"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_37/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="write_ln99_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/40 "/>
</bind>
</comp>

<comp id="117" class="1005" name="count_0_lcssa_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="27" slack="39"/>
<pin id="119" dir="1" index="1" bw="27" slack="39"/>
</pin_list>
<bind>
<opset="count_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="count_0_lcssa_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="27" slack="39"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="39"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_0_lcssa/40 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="256" slack="0"/>
<pin id="131" dir="0" index="2" bw="59" slack="2"/>
<pin id="132" dir="0" index="3" bw="27" slack="2"/>
<pin id="133" dir="0" index="4" bw="256" slack="0"/>
<pin id="134" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln91/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="27" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="6" slack="0"/>
<pin id="143" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="and_ln_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="27" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln88_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mul_ln88_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln88/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="loop_num_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="27" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="0" index="3" bw="6" slack="0"/>
<pin id="171" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loop_num/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln88_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="27" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln91_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="27" slack="0"/>
<pin id="182" dir="0" index="1" bw="27" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="39"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln91_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="59" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="0" index="3" bw="7" slack="0"/>
<pin id="197" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln91_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="59" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="concat_data_addr_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="concat_data_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln98_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="27" slack="0"/>
<pin id="214" dir="0" index="1" bw="27" slack="39"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/40 "/>
</bind>
</comp>

<comp id="217" class="1005" name="loop_num_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="27" slack="2"/>
<pin id="219" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="loop_num "/>
</bind>
</comp>

<comp id="224" class="1005" name="zext_ln88_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln88_1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="icmp_ln91_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="39"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="233" class="1005" name="trunc_ln_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="59" slack="1"/>
<pin id="235" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="239" class="1005" name="concat_data_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="256" slack="3"/>
<pin id="241" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="concat_data_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="72" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="74" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="76" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="60" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="96" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="153"><net_src comp="52" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="138" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="84" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="90" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="160" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="56" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="166" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="60" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="78" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="156" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="186" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="205" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="216"><net_src comp="121" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="166" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="128" pin=3"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="227"><net_src comp="176" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="232"><net_src comp="180" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="192" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="242"><net_src comp="205" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="102" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: concat_data | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
	Port: concat_flag | {40 }
 - Input state : 
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : data_out1 | {3 4 }
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : concat_data | {}
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : outputs | {1 }
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : output_data_addr3 | {1 }
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : ROWS | {1 }
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : COLS | {1 }
	Port: store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u> : concat_flag | {}
  - Chain level:
	State 1
		and_ln : 1
		zext_ln88 : 2
		loop_num : 1
		zext_ln88_1 : 2
		icmp_ln91 : 2
		br_ln91 : 3
		add_ln91 : 3
		trunc_ln : 4
	State 2
		concat_data_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		count_0_lcssa : 1
		icmp_ln98 : 2
		br_ln98 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
| Operation|                               Functional Unit                               |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_128 |    0    |   604   |    51   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|    add   |                               add_ln91_fu_186                               |    0    |    0    |    71   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                               icmp_ln91_fu_180                              |    0    |    0    |    17   |
|          |                               icmp_ln98_fu_212                              |    0    |    0    |    17   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|    mul   |                               mul_ln88_fu_160                               |    3    |    0    |    20   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|          |                           outputs_read_read_fu_78                           |    0    |    0    |    0    |
|   read   |                             COLS_read_read_fu_84                            |    0    |    0    |    0    |
|          |                             ROWS_read_read_fu_90                            |    0    |    0    |    0    |
|          |                      output_data_addr3_read_read_fu_96                      |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
| writeresp|                             grp_writeresp_fu_102                            |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|   write  |                           write_ln99_write_fu_109                           |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|          |                                  tmp_fu_138                                 |    0    |    0    |    0    |
|partselect|                               loop_num_fu_166                               |    0    |    0    |    0    |
|          |                               trunc_ln_fu_192                               |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                and_ln_fu_148                                |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                               zext_ln88_fu_156                              |    0    |    0    |    0    |
|          |                              zext_ln88_1_fu_176                             |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|   sext   |                               sext_ln91_fu_202                              |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                             |    3    |   604   |   176   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|concat_data_addr_reg_239|   256  |
|  count_0_lcssa_reg_117 |   27   |
|    icmp_ln91_reg_229   |    1   |
|    loop_num_reg_217    |   27   |
|    trunc_ln_reg_233    |   59   |
|   zext_ln88_1_reg_224  |   32   |
+------------------------+--------+
|          Total         |   402  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_102 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_102 |  p1  |   2  |  256 |   512  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   514  ||  0.854  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   604  |   176  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   402  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |  1006  |   185  |
+-----------+--------+--------+--------+--------+
