#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Fri May 21 00:52:02 2021
# Process ID: 2028
# Current directory: E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1
# Command line: vivado.exe -log TOP_LVL_CUST.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_LVL_CUST.tcl
# Log file: E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1/TOP_LVL_CUST.vds
# Journal file: E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_LVL_CUST.tcl -notrace
Command: synth_design -top TOP_LVL_CUST -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6460
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1337.164 ; gain = 240.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_LVL_CUST' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/TOP_LVL_1EP.vhd:47]
	Parameter n bound to: 7 - type: integer 
	Parameter g_CLKS_PER_BIT bound to: 10417 - type: integer 
	Parameter g_CLKS_PER_HALF_BIT bound to: 5208 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/uart_rx.vhd:35' bound to instance 'UART_Recieve' of component 'uart_rx' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/TOP_LVL_1EP.vhd:116]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/uart_rx.vhd:45]
	Parameter g_CLKS_PER_BIT bound to: 10417 - type: integer 
	Parameter g_CLKS_PER_HALF_BIT bound to: 5208 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/uart_rx.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (1#1) [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/uart_rx.vhd:45]
	Parameter g_CLKS_PER_BIT bound to: 10417 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/uart_tx.vhd:34' bound to instance 'UART_Transmite' of component 'uart_tx' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/TOP_LVL_1EP.vhd:124]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/uart_tx.vhd:45]
	Parameter g_CLKS_PER_BIT bound to: 10417 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/uart_tx.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/uart_tx.vhd:45]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'DATA_PATH_CONV_CUST' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DATA_PATH_CONV_1EP.vhd:34' bound to instance 'Unit_Data_Path' of component 'DATA_PATH_CONV_CUST' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/TOP_LVL_1EP.vhd:134]
INFO: [Synth 8-638] synthesizing module 'DATA_PATH_CONV_CUST' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DATA_PATH_CONV_1EP.vhd:50]
	Parameter n bound to: 7 - type: integer 
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'BUFF_BOBOT_CONV' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/BUFF_BOBOT_CONV.vhd:34' bound to instance 'unit_buff_bobot' of component 'BUFF_BOBOT_CONV' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DATA_PATH_CONV_1EP.vhd:154]
INFO: [Synth 8-638] synthesizing module 'BUFF_BOBOT_CONV' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/BUFF_BOBOT_CONV.vhd:55]
	Parameter n bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'RX_DATA_VALID' is read in the process but is not in the sensitivity list [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/BUFF_BOBOT_CONV.vhd:61]
WARNING: [Synth 8-614] signal 'Buff_Bobot_Active' is read in the process but is not in the sensitivity list [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/BUFF_BOBOT_CONV.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'BUFF_BOBOT_CONV' (3#1) [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/BUFF_BOBOT_CONV.vhd:55]
WARNING: [Synth 8-5640] Port 'count' is missing in component declaration [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DATA_PATH_CONV_1EP.vhd:72]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'BUFF_MASUKAN_CONV_CUST' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/BUFF_MASUKAN_CONV_CUST.vhd:34' bound to instance 'unit_Buff_Masukan' of component 'BUFF_MASUKAN_CONV_CUST' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DATA_PATH_CONV_1EP.vhd:172]
INFO: [Synth 8-638] synthesizing module 'BUFF_MASUKAN_CONV_CUST' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/BUFF_MASUKAN_CONV_CUST.vhd:56]
	Parameter n bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'RX_DATA_VALID' is read in the process but is not in the sensitivity list [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/BUFF_MASUKAN_CONV_CUST.vhd:77]
WARNING: [Synth 8-614] signal 'Buff_masukan_Active' is read in the process but is not in the sensitivity list [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/BUFF_MASUKAN_CONV_CUST.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'BUFF_MASUKAN_CONV_CUST' (4#1) [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/BUFF_MASUKAN_CONV_CUST.vhd:56]
INFO: [Synth 8-3491] module 'CONV_6_EP' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONV_6_EP.vhd:34' bound to instance 'Unit_Conv' of component 'CONV_6_EP' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DATA_PATH_CONV_1EP.vhd:190]
INFO: [Synth 8-638] synthesizing module 'CONV_6_EP' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONV_6_EP.vhd:61]
WARNING: [Synth 8-614] signal 'Conv_Active' is read in the process but is not in the sensitivity list [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONV_6_EP.vhd:118]
INFO: [Synth 8-3491] module 'TOP_DA' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:36' bound to instance 'DAI' of component 'TOP_DA' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONV_6_EP.vhd:182]
INFO: [Synth 8-638] synthesizing module 'TOP_DA' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:47]
INFO: [Synth 8-3491] module 'DA_V2' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:34' bound to instance 'DistriArith' of component 'DA_V2' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:113]
INFO: [Synth 8-638] synthesizing module 'DA_V2' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:43]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:100]
INFO: [Synth 8-638] synthesizing module 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DFF' (5#1) [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:41]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:100]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:100]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:100]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:100]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:100]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:100]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:100]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Delay_Carry_FA7' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:109]
INFO: [Synth 8-3491] module 'Adder' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1/.Xil/Vivado-2028-KURO-PC/realtime/Adder_stub.vhdl:5' bound to instance 'FA_7' of component 'Adder' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Adder' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1/.Xil/Vivado-2028-KURO-PC/realtime/Adder_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Adder' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1/.Xil/Vivado-2028-KURO-PC/realtime/Adder_stub.vhdl:5' bound to instance 'FA' of component 'Adder' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:127]
INFO: [Synth 8-3491] module 'Adder' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1/.Xil/Vivado-2028-KURO-PC/realtime/Adder_stub.vhdl:5' bound to instance 'FA' of component 'Adder' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:127]
INFO: [Synth 8-3491] module 'Adder' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1/.Xil/Vivado-2028-KURO-PC/realtime/Adder_stub.vhdl:5' bound to instance 'FA' of component 'Adder' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:127]
INFO: [Synth 8-3491] module 'Adder' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1/.Xil/Vivado-2028-KURO-PC/realtime/Adder_stub.vhdl:5' bound to instance 'FA' of component 'Adder' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:127]
INFO: [Synth 8-3491] module 'Adder' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1/.Xil/Vivado-2028-KURO-PC/realtime/Adder_stub.vhdl:5' bound to instance 'FA' of component 'Adder' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:127]
INFO: [Synth 8-3491] module 'Adder' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1/.Xil/Vivado-2028-KURO-PC/realtime/Adder_stub.vhdl:5' bound to instance 'FA' of component 'Adder' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:127]
INFO: [Synth 8-3491] module 'HAdder' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1/.Xil/Vivado-2028-KURO-PC/realtime/HAdder_stub.vhdl:5' bound to instance 'HA_0' of component 'HAdder' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:137]
INFO: [Synth 8-638] synthesizing module 'HAdder' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1/.Xil/Vivado-2028-KURO-PC/realtime/HAdder_stub.vhdl:15]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg_Out' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:146]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg_Out' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:146]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg_Out' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:146]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg_Out' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:146]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg_Out' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:146]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg_Out' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:146]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg_Out' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:146]
INFO: [Synth 8-3491] module 'DFF' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DFF.vhd:34' bound to instance 'Reg_Out7' of component 'DFF' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'DA_V2' (6#1) [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DA_V2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'TOP_DA' (7#1) [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:47]
INFO: [Synth 8-3491] module 'TOP_DA' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:36' bound to instance 'DAI' of component 'TOP_DA' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONV_6_EP.vhd:182]
INFO: [Synth 8-3491] module 'TOP_DA' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:36' bound to instance 'DAI' of component 'TOP_DA' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONV_6_EP.vhd:182]
INFO: [Synth 8-3491] module 'TOP_DA' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:36' bound to instance 'DAI' of component 'TOP_DA' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONV_6_EP.vhd:182]
INFO: [Synth 8-3491] module 'TOP_DA' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:36' bound to instance 'DAI' of component 'TOP_DA' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONV_6_EP.vhd:182]
INFO: [Synth 8-3491] module 'TOP_DA' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:36' bound to instance 'DAI' of component 'TOP_DA' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONV_6_EP.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'CONV_6_EP' (8#1) [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONV_6_EP.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'DATA_PATH_CONV_CUST' (9#1) [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/DATA_PATH_CONV_1EP.vhd:50]
INFO: [Synth 8-3491] module 'CONTROL_UNIT_CONV' declared at 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONTROL_UNIT_DA.vhd:34' bound to instance 'Unit_Control_Unit' of component 'CONTROL_UNIT_CONV' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/TOP_LVL_1EP.vhd:148]
INFO: [Synth 8-638] synthesizing module 'CONTROL_UNIT_CONV' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONTROL_UNIT_DA.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'CONTROL_UNIT_CONV' (10#1) [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONTROL_UNIT_DA.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'TOP_LVL_CUST' (11#1) [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/TOP_LVL_1EP.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.262 ; gain = 309.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.262 ; gain = 309.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1406.262 ; gain = 309.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1406.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/FA_7'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[1].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[1].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[2].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[2].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[3].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[3].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[4].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[4].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[5].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[5].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[6].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/Full_Adder[6].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/FA_7'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/FA_7'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[1].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[1].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[2].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[2].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[3].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[3].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[4].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[4].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[5].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[5].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[6].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/Full_Adder[6].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/FA_7'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/FA_7'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[1].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[1].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[2].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[2].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[3].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[3].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[4].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[4].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[5].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[5].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[6].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/Full_Adder[6].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/FA_7'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/FA_7'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[1].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[1].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[2].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[2].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[3].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[3].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[4].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[4].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[5].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[5].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[6].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/Full_Adder[6].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/FA_7'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/FA_7'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[1].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[1].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[2].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[2].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[3].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[3].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[4].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[4].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[5].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[5].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[6].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/Full_Adder[6].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/FA_7'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/FA_7'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[1].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[1].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[2].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[2].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[3].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[3].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[4].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[4].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[5].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[5].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[6].FA'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/Adder/Adder/Adder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/Full_Adder[6].FA'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/HAdder/HAdder/HAdder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/HA_0'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/HAdder/HAdder/HAdder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[0].DAI/DistriArith/HA_0'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/HAdder/HAdder/HAdder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/HA_0'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/HAdder/HAdder/HAdder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[1].DAI/DistriArith/HA_0'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/HAdder/HAdder/HAdder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/HA_0'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/HAdder/HAdder/HAdder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[2].DAI/DistriArith/HA_0'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/HAdder/HAdder/HAdder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/HA_0'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/HAdder/HAdder/HAdder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[3].DAI/DistriArith/HA_0'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/HAdder/HAdder/HAdder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/HA_0'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/HAdder/HAdder/HAdder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[4].DAI/DistriArith/HA_0'
Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/HAdder/HAdder/HAdder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/HA_0'
Finished Parsing XDC File [e:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/ip/HAdder/HAdder/HAdder_in_context.xdc] for cell 'Unit_Data_Path/Unit_Conv/G_Conv[5].DAI/DistriArith/HA_0'
Parsing XDC File [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/constrs_1/new/NEXYS_4.xdc]
Finished Parsing XDC File [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/constrs_1/new/NEXYS_4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/constrs_1/new/NEXYS_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_LVL_CUST_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_LVL_CUST_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1518.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1518.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1518.203 ; gain = 421.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1518.203 ; gain = 421.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[0].DAI /DistriArith/FA_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[1].DAI /DistriArith/FA_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[2].DAI /DistriArith/FA_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[3].DAI /DistriArith/FA_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[4].DAI /DistriArith/FA_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[5].DAI /DistriArith/FA_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[0].DAI /DistriArith/\Full_Adder[1].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[1].DAI /DistriArith/\Full_Adder[1].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[2].DAI /DistriArith/\Full_Adder[1].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[3].DAI /DistriArith/\Full_Adder[1].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[4].DAI /DistriArith/\Full_Adder[1].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[5].DAI /DistriArith/\Full_Adder[1].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[0].DAI /DistriArith/\Full_Adder[2].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[1].DAI /DistriArith/\Full_Adder[2].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[2].DAI /DistriArith/\Full_Adder[2].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[3].DAI /DistriArith/\Full_Adder[2].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[4].DAI /DistriArith/\Full_Adder[2].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[5].DAI /DistriArith/\Full_Adder[2].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[0].DAI /DistriArith/\Full_Adder[3].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[1].DAI /DistriArith/\Full_Adder[3].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[2].DAI /DistriArith/\Full_Adder[3].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[3].DAI /DistriArith/\Full_Adder[3].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[4].DAI /DistriArith/\Full_Adder[3].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[5].DAI /DistriArith/\Full_Adder[3].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[0].DAI /DistriArith/\Full_Adder[4].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[1].DAI /DistriArith/\Full_Adder[4].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[2].DAI /DistriArith/\Full_Adder[4].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[3].DAI /DistriArith/\Full_Adder[4].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[4].DAI /DistriArith/\Full_Adder[4].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[5].DAI /DistriArith/\Full_Adder[4].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[0].DAI /DistriArith/\Full_Adder[5].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[1].DAI /DistriArith/\Full_Adder[5].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[2].DAI /DistriArith/\Full_Adder[5].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[3].DAI /DistriArith/\Full_Adder[5].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[4].DAI /DistriArith/\Full_Adder[5].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[5].DAI /DistriArith/\Full_Adder[5].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[0].DAI /DistriArith/\Full_Adder[6].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[1].DAI /DistriArith/\Full_Adder[6].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[2].DAI /DistriArith/\Full_Adder[6].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[3].DAI /DistriArith/\Full_Adder[6].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[4].DAI /DistriArith/\Full_Adder[6].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[5].DAI /DistriArith/\Full_Adder[6].FA . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[0].DAI /DistriArith/HA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[1].DAI /DistriArith/HA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[2].DAI /DistriArith/HA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[3].DAI /DistriArith/HA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[4].DAI /DistriArith/HA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Unit_Data_Path/Unit_Conv/\G_Conv[5].DAI /DistriArith/HA_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1518.203 ; gain = 421.062
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CONTROL_UNIT_CONV'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                               00 |                               00
              s_startbit |                               01 |                               01
              s_databits |                               10 |                               10
               s_stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'Output_buff_reg' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'Output_buff_reg' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'Output_buff_reg' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'Output_buff_reg' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'Output_buff_reg' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'Output_buff_reg' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/Top_DA.vhd:122]
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.srcs/sources_1/new/CONV_6_EP.vhd:204]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              101
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CONTROL_UNIT_CONV'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1518.203 ; gain = 421.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 6     
	  10 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 6     
	   7 Input    8 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 32    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 111   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 14    
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 27    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1518.203 ; gain = 421.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1518.203 ; gain = 421.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1540.777 ; gain = 443.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1548.656 ; gain = 451.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1548.656 ; gain = 451.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1548.656 ; gain = 451.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1548.656 ; gain = 451.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1548.656 ; gain = 451.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1548.656 ; gain = 451.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1548.656 ; gain = 451.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Adder         |        42|
|2     |HAdder        |         6|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |Adder_bbox      |     1|
|2     |Adder_bbox_10_  |     5|
|7     |Adder_bbox      |     1|
|8     |Adder_bbox_11_  |     5|
|13    |Adder_bbox      |     1|
|14    |Adder_bbox_12_  |     5|
|19    |Adder_bbox      |     1|
|20    |Adder_bbox_6_   |     5|
|25    |Adder_bbox      |     1|
|26    |Adder_bbox_7_   |     5|
|31    |Adder_bbox      |     1|
|32    |Adder_bbox_8_   |     5|
|37    |Adder_bbox      |     1|
|38    |Adder_bbox_9_   |     5|
|43    |HAdder_bbox     |     1|
|44    |HAdder_bbox_13_ |     5|
|49    |BUFG            |     2|
|50    |CARRY4          |    72|
|51    |LUT1            |     6|
|52    |LUT2            |   127|
|53    |LUT3            |   137|
|54    |LUT4            |    87|
|55    |LUT5            |    68|
|56    |LUT6            |   187|
|57    |FDCE            |   264|
|58    |FDPE            |     1|
|59    |FDRE            |   326|
|60    |LD              |    96|
|61    |LDCP            |     7|
|62    |IBUF            |     3|
|63    |OBUF            |     5|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1548.656 ; gain = 451.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1548.656 ; gain = 339.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1548.656 ; gain = 451.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1555.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1555.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  LD => LDCE: 96 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1555.496 ; gain = 492.266
INFO: [Common 17-1381] The checkpoint 'E:/OneDrive/Documents/Vivado/SIGNED/DA/DA.runs/synth_1/TOP_LVL_CUST.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_LVL_CUST_utilization_synth.rpt -pb TOP_LVL_CUST_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 21 00:53:11 2021...
