# Generated by Yosys 0.9+2406 (git sha1 2478b28, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1594903755533/work=/usr/local/src/conda/yosys-0.6.0_0013_g2478b28 -fdebug-prefix-map=/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda=/usr/local/src/conda-prefix -fPIC -Os)

.model AL4S3B_FPGA_top
.inputs
.outputs arnold_clk_o arnold_rst_o
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_EN=$false O_DAT=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XSL O_EN=$true O_PAD_$out=arnold_clk_o
.cname $iopadmap$AL4S3B_FPGA_top.arnold_clk_o
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) O_EN=$true O_PAD_$out=arnold_rst_o
.cname $iopadmap$AL4S3B_FPGA_top.arnold_rst_o
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=WB_RST_LUT2_I0.XAB XB1=$true XB2=$true XSL=WB_RST_LUT2_I0.XSL XZ=u_gclkbuff_reset_A
.cname WB_RST_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2) XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1
.cname WBs_BYTE_STB_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3) XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1
.cname WBs_BYTE_STB_LUT2_I0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2) XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1
.cname WBs_BYTE_STB_LUT2_I0_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3) XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1
.cname WBs_BYTE_STB_LUT2_I0_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=WBs_RD_DAT_LUT2_O_I1 XB1=$true XB2=$false XSL=WBs_RD_DAT_LUT3_O_9.XB2 XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(17)
.cname WBs_RD_DAT_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=WBs_RD_DAT_LUT2_O_1_I1 XB1=$true XB2=$false XSL=WBs_RD_DAT_LUT3_O_9.XB2 XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(22)
.cname WBs_RD_DAT_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22) BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL CZ=WBs_RD_DAT_LUT2_O_1_I1 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22) TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL
.cname WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=WBs_RD_DAT_LUT2_O_2_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(24)
.cname WBs_RD_DAT_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24) BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL CZ=WBs_RD_DAT_LUT2_O_2_I1 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24) TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL
.cname WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0 XA2=WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL XB1=WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT2_O_I1
.cname WBs_RD_DAT_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL CZ=WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL
.cname WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(31)
.cname WBs_RD_DAT_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB XA2=$false XAB=WBs_RD_DAT_LUT3_O_1_I2 XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_6_I0 XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(0)
.cname WBs_RD_DAT_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_10_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(15)
.cname WBs_RD_DAT_LUT3_O_10.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS XB1=WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_10_I2
.cname WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL BB1=$false BB2=$false BSL=WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1 CZ=WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0 TA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TB1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15) TSL=WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1
.cname WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XAB XZ=WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1
.cname WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_11_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(16)
.cname WBs_RD_DAT_LUT3_O_11.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16) XB1=WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_11_I2
.cname WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS XB1=WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XAB XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XZ=WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_12_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(18)
.cname WBs_RD_DAT_LUT3_O_12.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18) XB1=WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_12_I2
.cname WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB XB1=WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XAB XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XZ=WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_13_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(19)
.cname WBs_RD_DAT_LUT3_O_13.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS XB1=WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_13_I2
.cname WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19) XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_14_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(20)
.cname WBs_RD_DAT_LUT3_O_14.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS XB1=WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_14_I2
.cname WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20) XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB XA2=$false XAB=WBs_RD_DAT_LUT3_O_15_I2 XB1=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB XB2=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(21)
.cname WBs_RD_DAT_LUT3_O_15.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB XB1=WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_15_I2
.cname WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21) XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_16_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(23)
.cname WBs_RD_DAT_LUT3_O_16.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL XB1=WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_16_I2
.cname WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23) XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_17_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(25)
.cname WBs_RD_DAT_LUT3_O_17.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS XB1=WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_17_I2
.cname WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25) XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB XA2=$false XAB=WBs_RD_DAT_LUT3_O_18_I2 XB1=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB XB2=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(26)
.cname WBs_RD_DAT_LUT3_O_18.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26) BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL CZ=WBs_RD_DAT_LUT3_O_18_I2 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26) TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL
.cname WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_19_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(27)
.cname WBs_RD_DAT_LUT3_O_19.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS XB1=WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_19_I2
.cname WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27) XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.WBs_ADR(11) XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL
.cname WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_ADR(15) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_ADR(14) XZ=WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB
.cname WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.WBs_ADR(16) XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_ADR(13) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_ADR(12) XZ=WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2 XAB=u_AL4S3B_FPGA_IP.WBs_ADR(11) XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1 XZ=WBs_RD_DAT_LUT3_O_1_I2
.cname WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL CZ=WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL
.cname WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_2_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(2)
.cname WBs_RD_DAT_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_20_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(28)
.cname WBs_RD_DAT_LUT3_O_20.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL XB1=WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_20_I2
.cname WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28) XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL XAB=WBs_RD_DAT_LUT3_O_21_I2 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL XB2=$false XSL=WBs_RD_DAT_LUT3_O_21_I1 XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(29)
.cname WBs_RD_DAT_LUT3_O_21.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_21_I1
.cname WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB XA2=WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29) XB1=WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_21_I2
.cname WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB XA2=$false XAB=WBs_RD_DAT_LUT3_O_22_I2 XB1=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB XB2=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(30)
.cname WBs_RD_DAT_LUT3_O_22.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS XB1=WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_22_I2
.cname WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30) XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2 XB1=$false XB2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XSL=WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1 XZ=WBs_RD_DAT_LUT3_O_2_I2
.cname WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2) BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL CZ=WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2) TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL
.cname WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XZ=WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2
.cname WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_3_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(3)
.cname WBs_RD_DAT_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB XB1=WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_3_I2
.cname WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3) XB1=WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 XA2=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XAB XB1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XZ=WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_4_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(5)
.cname WBs_RD_DAT_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 XB1=WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_4_I2
.cname WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL BB1=$false BB2=$false BSL=WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1 CZ=WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0 TA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TB1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5) TSL=WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1
.cname WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XAB XZ=WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1
.cname WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_5_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(7)
.cname WBs_RD_DAT_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL XB1=WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_5_I2
.cname WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL BB1=$false BB2=$false BSL=WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1 CZ=WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0 TA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TB1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7) TSL=WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1
.cname WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XAB XZ=WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1
.cname WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_6_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL XB1=WBs_RD_DAT_LUT3_O_6_I0 XB2=WBs_RD_DAT_LUT3_O_6_I0 XSL=WBs_RD_DAT_LUT3_O_6_I1 XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(8)
.cname WBs_RD_DAT_LUT3_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.WBs_ADR(11) XA2=u_AL4S3B_FPGA_IP.WBs_ADR(11) XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) XB1=u_AL4S3B_FPGA_IP.WBs_ADR(11) XB2=$false XSL=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XAB XZ=WBs_RD_DAT_LUT3_O_6_I0
.cname WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL XZ=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB
.cname WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB XZ=WBs_RD_DAT_LUT3_O_9.XB2
.cname WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5) XZ=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XAB
.cname WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) BB1=$false BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6) BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) CZ=WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3) TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)
.cname WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8) XB1=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_6_I1
.cname WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XSL=WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB XZ=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XAB XB1=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 XB2=$false XSL=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XAB XZ=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2
.cname WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) CZ=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)
.cname WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XAB XB1=$false XB2=$true XSL=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL
.cname WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) XZ=WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XAB
.cname WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) XZ=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
.cname WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) XB1=$false XB2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XSL=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL
.cname WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL
.cname WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_7_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(9)
.cname WBs_RD_DAT_LUT3_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS XB1=WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_7_I2
.cname WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9) XB1=WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 XA2=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XAB XB1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XZ=WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_8_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(11)
.cname WBs_RD_DAT_LUT3_O_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS XB1=WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_8_I2
.cname WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL BB1=$false BB2=$false BSL=WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1 CZ=WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0 TA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TB1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11) TSL=WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1
.cname WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XAB XZ=WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1
.cname WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_9.XB2 XAB=WBs_RD_DAT_LUT3_O_9_I2 XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_ADR(11) XZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(13)
.cname WBs_RD_DAT_LUT3_O_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XB1=WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_9_I2
.cname WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL BB1=$false BB2=$false BSL=WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1 CZ=WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0 TA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TB1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13) TSL=WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1
.cname WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XAB XZ=WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1
.cname WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0 XA2=WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL XB1=WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT3_O_I2
.cname WBs_RD_DAT_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31) XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BSL=WBs_RD_DAT_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(1) TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL TSL=WBs_RD_DAT_LUT4_O_I1
.cname WBs_RD_DAT_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BSL=WBs_RD_DAT_LUT4_O_1_I1 CZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(4) TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL TSL=WBs_RD_DAT_LUT4_O_1_I1
.cname WBs_RD_DAT_LUT4_O_1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4) BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL CZ=WBs_RD_DAT_LUT4_O_1_I1 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4) TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL
.cname WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BSL=WBs_RD_DAT_LUT4_O_2_I1 CZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(6) TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL TSL=WBs_RD_DAT_LUT4_O_2_I1
.cname WBs_RD_DAT_LUT4_O_2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0 XA2=WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6) XB1=WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT4_O_2_I1
.cname WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0
.cname WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10) BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BSL=WBs_RD_DAT_LUT4_O_3_I1 CZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(10) TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10) TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TSL=WBs_RD_DAT_LUT4_O_3_I1
.cname WBs_RD_DAT_LUT4_O_3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0 XA2=WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL XB1=WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT4_O_3_I1
.cname WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 XA2=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XAB XB1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XZ=WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0
.cname WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BSL=WBs_RD_DAT_LUT4_O_4_I1 CZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(12) TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL TSL=WBs_RD_DAT_LUT4_O_4_I1
.cname WBs_RD_DAT_LUT4_O_4.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0 XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12) XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT4_O_4_I1
.cname WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL XB1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0
.cname WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL XZ=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1
.cname WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB
.cname WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) XZ=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XSL
.cname WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL
.cname WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL
.cname WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3) CZ=WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5) TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3)
.cname WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14) BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL BSL=WBs_RD_DAT_LUT4_O_5_I1 CZ=u_AL4S3B_FPGA_IP.WBs_RD_DAT(14) TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14) TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL TSL=WBs_RD_DAT_LUT4_O_5_I1
.cname WBs_RD_DAT_LUT4_O_5.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0 XA2=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL XB1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=WBs_RD_DAT_LUT4_O_5_I1
.cname WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 XA2=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XAB XB1=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XZ=WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0
.cname WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL CZ=WBs_RD_DAT_LUT4_O_I1 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL
.cname WBs_RD_DAT_LUT4_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=arnold_rst_o_dffc_Q_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0)
.cname arnold_rst_o_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL XZ=arnold_rst_o_dffc_Q_D
.cname arnold_rst_o_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_STB_i XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CYC_i XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB
.cname u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) QDS=$true QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:154.10-154.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:767.3-777.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) QDS=$true QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:154.10-154.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:767.3-777.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XAB QDS=$true QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:154.10-154.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:767.3-777.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1 CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 BB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2 BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 TB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2 XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS BB1=$false BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2 CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2 XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0 XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS BB1=$false BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XSL TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 TA1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O XB1=$false XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB BB1=$false BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XAB TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O XB1=$false XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG QCK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk QDI=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D QDS=$true QEN=$true QRT=u_AL4S3B_FPGA_IP.u_arnold_controller.rst QST=$false QZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS XB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB BB1=$false BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB BB1=$false BB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D TA1=$false TA2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 TAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt GMUX_IC IC=Sys_Clk0 IS0=$true IZ=u_AL4S3B_FPGA_IP.u_arnold_controller.clk
.cname u_gclkbuff_clock
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:132.10-132.73|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"
.subckt GMUX_IC IC=u_gclkbuff_reset_A IS0=$true IZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i
.cname u_gclkbuff_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:131.10-131.74|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"
.subckt GMUX_IC IC=Sys_Clk1_Rst IS0=$true IZ=u_AL4S3B_FPGA_IP.u_arnold_controller.rst
.cname u_gclkbuff_reset1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:134.10-134.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"
.subckt ASSP Device_ID[0]=$false Device_ID[1]=$false Device_ID[2]=$false Device_ID[3]=$false Device_ID[4]=$false Device_ID[5]=$false Device_ID[6]=$false Device_ID[7]=$false Device_ID[8]=$false Device_ID[9]=$false Device_ID[10]=$false Device_ID[11]=$false Device_ID[12]=$false Device_ID[13]=$false Device_ID[14]=$false Device_ID[15]=$false FB_Busy=$false FB_Int_Clr[0]=$false FB_Int_Clr[1]=$false FB_Int_Clr[2]=$false FB_Int_Clr[3]=$false FB_Int_Clr[4]=$false FB_Int_Clr[5]=$false FB_Int_Clr[6]=$false FB_Int_Clr[7]=$false FB_PKfbData[0]=$false FB_PKfbData[1]=$false FB_PKfbData[2]=$false FB_PKfbData[3]=$false FB_PKfbData[4]=$false FB_PKfbData[5]=$false FB_PKfbData[6]=$false FB_PKfbData[7]=$false FB_PKfbData[8]=$false FB_PKfbData[9]=$false FB_PKfbData[10]=$false FB_PKfbData[11]=$false FB_PKfbData[12]=$false FB_PKfbData[13]=$false FB_PKfbData[14]=$false FB_PKfbData[15]=$false FB_PKfbData[16]=$false FB_PKfbData[17]=$false FB_PKfbData[18]=$false FB_PKfbData[19]=$false FB_PKfbData[20]=$false FB_PKfbData[21]=$false FB_PKfbData[22]=$false FB_PKfbData[23]=$false FB_PKfbData[24]=$false FB_PKfbData[25]=$false FB_PKfbData[26]=$false FB_PKfbData[27]=$false FB_PKfbData[28]=$false FB_PKfbData[29]=$false FB_PKfbData[30]=$false FB_PKfbData[31]=$false FB_PKfbEOF=$false FB_PKfbOverflow=$techmap4583\u_qlal4s3b_cell_macro.FB_PKfbOverflow FB_PKfbPush[0]=$false FB_PKfbPush[1]=$false FB_PKfbPush[2]=$false FB_PKfbPush[3]=$false FB_PKfbSOF=$false FB_Start=$techmap4583\u_qlal4s3b_cell_macro.FB_Start FB_msg_out[0]=$false FB_msg_out[1]=$false FB_msg_out[2]=$false FB_msg_out[3]=$false SDMA_Active[0]=$techmap4583\u_qlal4s3b_cell_macro.SDMA_Active[0] SDMA_Active[1]=$techmap4583\u_qlal4s3b_cell_macro.SDMA_Active[1] SDMA_Active[2]=$techmap4583\u_qlal4s3b_cell_macro.SDMA_Active[2] SDMA_Active[3]=$techmap4583\u_qlal4s3b_cell_macro.SDMA_Active[3] SDMA_Done[0]=$techmap4583\u_qlal4s3b_cell_macro.SDMA_Done[0] SDMA_Done[1]=$techmap4583\u_qlal4s3b_cell_macro.SDMA_Done[1] SDMA_Done[2]=$techmap4583\u_qlal4s3b_cell_macro.SDMA_Done[2] SDMA_Done[3]=$techmap4583\u_qlal4s3b_cell_macro.SDMA_Done[3] SDMA_Req[0]=$false SDMA_Req[1]=$false SDMA_Req[2]=$false SDMA_Req[3]=$false SDMA_Sreq[0]=$false SDMA_Sreq[1]=$false SDMA_Sreq[2]=$false SDMA_Sreq[3]=$false SPIm_PEnable=$false SPIm_PReady=$techmap4583\u_qlal4s3b_cell_macro.SPIm_PReady SPIm_PSlvErr=$techmap4583\u_qlal4s3b_cell_macro.SPIm_PSlvErr SPIm_PWdata[0]=$false SPIm_PWdata[1]=$false SPIm_PWdata[2]=$false SPIm_PWdata[3]=$false SPIm_PWdata[4]=$false SPIm_PWdata[5]=$false SPIm_PWdata[6]=$false SPIm_PWdata[7]=$false SPIm_PWdata[8]=$false SPIm_PWdata[9]=$false SPIm_PWdata[10]=$false SPIm_PWdata[11]=$false SPIm_PWdata[12]=$false SPIm_PWdata[13]=$false SPIm_PWdata[14]=$false SPIm_PWdata[15]=$false SPIm_PWdata[16]=$false SPIm_PWdata[17]=$false SPIm_PWdata[18]=$false SPIm_PWdata[19]=$false SPIm_PWdata[20]=$false SPIm_PWdata[21]=$false SPIm_PWdata[22]=$false SPIm_PWdata[23]=$false SPIm_PWdata[24]=$false SPIm_PWdata[25]=$false SPIm_PWdata[26]=$false SPIm_PWdata[27]=$false SPIm_PWdata[28]=$false SPIm_PWdata[29]=$false SPIm_PWdata[30]=$false SPIm_PWdata[31]=$false SPIm_PWrite=$false SPIm_Paddr[0]=$false SPIm_Paddr[1]=$false SPIm_Paddr[2]=$false SPIm_Paddr[3]=$false SPIm_Paddr[4]=$false SPIm_Paddr[5]=$false SPIm_Paddr[6]=$false SPIm_Paddr[7]=$false SPIm_Paddr[8]=$false SPIm_Paddr[9]=$false SPIm_Paddr[10]=$false SPIm_Paddr[11]=$false SPIm_Paddr[12]=$false SPIm_Paddr[13]=$false SPIm_Paddr[14]=$false SPIm_Paddr[15]=$false SPIm_Prdata[0]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[0] SPIm_Prdata[1]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[1] SPIm_Prdata[2]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[2] SPIm_Prdata[3]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[3] SPIm_Prdata[4]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[4] SPIm_Prdata[5]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[5] SPIm_Prdata[6]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[6] SPIm_Prdata[7]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[7] SPIm_Prdata[8]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[8] SPIm_Prdata[9]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[9] SPIm_Prdata[10]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[10] SPIm_Prdata[11]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[11] SPIm_Prdata[12]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[12] SPIm_Prdata[13]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[13] SPIm_Prdata[14]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[14] SPIm_Prdata[15]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[15] SPIm_Prdata[16]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[16] SPIm_Prdata[17]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[17] SPIm_Prdata[18]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[18] SPIm_Prdata[19]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[19] SPIm_Prdata[20]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[20] SPIm_Prdata[21]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[21] SPIm_Prdata[22]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[22] SPIm_Prdata[23]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[23] SPIm_Prdata[24]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[24] SPIm_Prdata[25]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[25] SPIm_Prdata[26]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[26] SPIm_Prdata[27]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[27] SPIm_Prdata[28]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[28] SPIm_Prdata[29]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[29] SPIm_Prdata[30]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[30] SPIm_Prdata[31]=$techmap4583\u_qlal4s3b_cell_macro.SPIm_Prdata[31] Sensor_Int[0]=$techmap4583\u_qlal4s3b_cell_macro.Sensor_Int[0] Sensor_Int[1]=$techmap4583\u_qlal4s3b_cell_macro.Sensor_Int[1] Sensor_Int[2]=$techmap4583\u_qlal4s3b_cell_macro.Sensor_Int[2] Sensor_Int[3]=$techmap4583\u_qlal4s3b_cell_macro.Sensor_Int[3] Sensor_Int[4]=$techmap4583\u_qlal4s3b_cell_macro.Sensor_Int[4] Sensor_Int[5]=$techmap4583\u_qlal4s3b_cell_macro.Sensor_Int[5] Sensor_Int[6]=$techmap4583\u_qlal4s3b_cell_macro.Sensor_Int[6] Sensor_Int[7]=$techmap4583\u_qlal4s3b_cell_macro.Sensor_Int[7] Sys_Clk0=Sys_Clk0 Sys_Clk0_Rst=WB_RST_LUT2_I0.XAB Sys_Clk1=Sys_Clk1 Sys_Clk1_Rst=Sys_Clk1_Rst Sys_PKfb_Clk=$false Sys_PKfb_Rst=$techmap4583\u_qlal4s3b_cell_macro.Sys_PKfb_Rst Sys_PSel=$false Sys_Pclk=$techmap4583\u_qlal4s3b_cell_macro.Sys_Pclk Sys_Pclk_Rst=$techmap4583\u_qlal4s3b_cell_macro.Sys_Pclk_Rst TimeStamp[0]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[0] TimeStamp[1]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[1] TimeStamp[2]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[2] TimeStamp[3]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[3] TimeStamp[4]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[4] TimeStamp[5]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[5] TimeStamp[6]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[6] TimeStamp[7]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[7] TimeStamp[8]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[8] TimeStamp[9]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[9] TimeStamp[10]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[10] TimeStamp[11]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[11] TimeStamp[12]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[12] TimeStamp[13]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[13] TimeStamp[14]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[14] TimeStamp[15]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[15] TimeStamp[16]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[16] TimeStamp[17]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[17] TimeStamp[18]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[18] TimeStamp[19]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[19] TimeStamp[20]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[20] TimeStamp[21]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[21] TimeStamp[22]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[22] TimeStamp[23]=$techmap4583\u_qlal4s3b_cell_macro.TimeStamp[23] WB_CLK=u_AL4S3B_FPGA_IP.u_arnold_controller.clk WB_RST=WB_RST_LUT2_I0.XSL WBs_ACK=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i WBs_ADR[0]=u_AL4S3B_FPGA_IP.WBs_ADR(0) WBs_ADR[1]=u_AL4S3B_FPGA_IP.WBs_ADR(1) WBs_ADR[2]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) WBs_ADR[3]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) WBs_ADR[4]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) WBs_ADR[5]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3) WBs_ADR[6]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) WBs_ADR[7]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5) WBs_ADR[8]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6) WBs_ADR[9]=u_AL4S3B_FPGA_IP.WBs_ADR(9) WBs_ADR[10]=u_AL4S3B_FPGA_IP.WBs_ADR(10) WBs_ADR[11]=u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_ADR[12]=u_AL4S3B_FPGA_IP.WBs_ADR(12) WBs_ADR[13]=u_AL4S3B_FPGA_IP.WBs_ADR(13) WBs_ADR[14]=u_AL4S3B_FPGA_IP.WBs_ADR(14) WBs_ADR[15]=u_AL4S3B_FPGA_IP.WBs_ADR(15) WBs_ADR[16]=u_AL4S3B_FPGA_IP.WBs_ADR(16) WBs_BYTE_STB[0]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2 WBs_BYTE_STB[1]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2 WBs_BYTE_STB[2]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2) WBs_BYTE_STB[3]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3) WBs_CYC=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CYC_i WBs_RD=u_AL4S3B_FPGA_IP.WBs_RD WBs_RD_DAT[0]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(0) WBs_RD_DAT[1]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(1) WBs_RD_DAT[2]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(2) WBs_RD_DAT[3]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(3) WBs_RD_DAT[4]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(4) WBs_RD_DAT[5]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(5) WBs_RD_DAT[6]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(6) WBs_RD_DAT[7]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(7) WBs_RD_DAT[8]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(8) WBs_RD_DAT[9]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(9) WBs_RD_DAT[10]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(10) WBs_RD_DAT[11]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(11) WBs_RD_DAT[12]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(12) WBs_RD_DAT[13]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(13) WBs_RD_DAT[14]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(14) WBs_RD_DAT[15]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(15) WBs_RD_DAT[16]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(16) WBs_RD_DAT[17]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(17) WBs_RD_DAT[18]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(18) WBs_RD_DAT[19]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(19) WBs_RD_DAT[20]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(20) WBs_RD_DAT[21]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(21) WBs_RD_DAT[22]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(22) WBs_RD_DAT[23]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(23) WBs_RD_DAT[24]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(24) WBs_RD_DAT[25]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(25) WBs_RD_DAT[26]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(26) WBs_RD_DAT[27]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(27) WBs_RD_DAT[28]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(28) WBs_RD_DAT[29]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(29) WBs_RD_DAT[30]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(30) WBs_RD_DAT[31]=u_AL4S3B_FPGA_IP.WBs_RD_DAT(31) WBs_STB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_STB_i WBs_WE=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TB2 WBs_WR_DAT[0]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL WBs_WR_DAT[1]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL WBs_WR_DAT[2]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL WBs_WR_DAT[3]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL WBs_WR_DAT[4]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL WBs_WR_DAT[5]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL WBs_WR_DAT[6]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL WBs_WR_DAT[7]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL WBs_WR_DAT[8]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL WBs_WR_DAT[9]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL WBs_WR_DAT[10]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL WBs_WR_DAT[11]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL WBs_WR_DAT[12]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL WBs_WR_DAT[13]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL WBs_WR_DAT[14]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL WBs_WR_DAT[15]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL WBs_WR_DAT[16]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XSL WBs_WR_DAT[17]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XSL WBs_WR_DAT[18]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XSL WBs_WR_DAT[19]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XSL WBs_WR_DAT[20]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XSL WBs_WR_DAT[21]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XSL WBs_WR_DAT[22]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XSL WBs_WR_DAT[23]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XSL WBs_WR_DAT[24]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XSL WBs_WR_DAT[25]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XSL WBs_WR_DAT[26]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XSL WBs_WR_DAT[27]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XSL WBs_WR_DAT[28]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XSL WBs_WR_DAT[29]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XSL WBs_WR_DAT[30]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XSL WBs_WR_DAT[31]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XSL
.cname u_qlal4s3b_cell_macro
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:986.12-1031.4"
.names $false Device_ID(0)
1 1
.names $false Device_ID(1)
1 1
.names $false Device_ID(10)
1 1
.names $false Device_ID(11)
1 1
.names $false Device_ID(12)
1 1
.names $false Device_ID(13)
1 1
.names $false Device_ID(14)
1 1
.names $false Device_ID(15)
1 1
.names $false Device_ID(2)
1 1
.names $false Device_ID(3)
1 1
.names $false Device_ID(4)
1 1
.names $false Device_ID(5)
1 1
.names $false Device_ID(6)
1 1
.names $false Device_ID(7)
1 1
.names $false Device_ID(8)
1 1
.names $false Device_ID(9)
1 1
.names $false Interrupt_o
1 1
.names WB_RST_LUT2_I0.XAB Sys_Clk0_Rst
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clk WB_CLK
1 1
.names WB_RST_LUT2_I0.XSL WB_RST
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i WB_RST_FPGA
1 1
.names $false WB_RST_LUT2_I0.I0
1 1
.names $false WB_RST_LUT2_I0.I1
1 1
.names $false WB_RST_LUT2_I0.O
1 1
.names $false WB_RST_LUT2_I0.XA1
1 1
.names $true WB_RST_LUT2_I0.XA2
1 1
.names $true WB_RST_LUT2_I0.XB1
1 1
.names $true WB_RST_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i WBs_ACK
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(0) WBs_ADR(0)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(1) WBs_ADR(1)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(10) WBs_ADR(10)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_ADR(11)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(12) WBs_ADR(12)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(13) WBs_ADR(13)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(14) WBs_ADR(14)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(15) WBs_ADR(15)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(16) WBs_ADR(16)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) WBs_ADR(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) WBs_ADR(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) WBs_ADR(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3) WBs_ADR(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) WBs_ADR(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5) WBs_ADR(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6) WBs_ADR(8)
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(9) WBs_ADR(9)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2 WBs_BYTE_STB(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2 WBs_BYTE_STB(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2) WBs_BYTE_STB(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3) WBs_BYTE_STB(3)
1 1
.names $false WBs_BYTE_STB_LUT2_I0.I0
1 1
.names $false WBs_BYTE_STB_LUT2_I0.I1
1 1
.names $false WBs_BYTE_STB_LUT2_I0.O
1 1
.names $false WBs_BYTE_STB_LUT2_I0.XA1
1 1
.names $false WBs_BYTE_STB_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB WBs_BYTE_STB_LUT2_I0.XAB
1 1
.names $false WBs_BYTE_STB_LUT2_I0.XB1
1 1
.names $true WBs_BYTE_STB_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2) WBs_BYTE_STB_LUT2_I0.XSL
1 1
.names $false WBs_BYTE_STB_LUT2_I0_1.I0
1 1
.names $false WBs_BYTE_STB_LUT2_I0_1.I1
1 1
.names $false WBs_BYTE_STB_LUT2_I0_1.O
1 1
.names $false WBs_BYTE_STB_LUT2_I0_1.XA1
1 1
.names $false WBs_BYTE_STB_LUT2_I0_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB WBs_BYTE_STB_LUT2_I0_1.XAB
1 1
.names $false WBs_BYTE_STB_LUT2_I0_1.XB1
1 1
.names $true WBs_BYTE_STB_LUT2_I0_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3) WBs_BYTE_STB_LUT2_I0_1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 WBs_BYTE_STB_LUT2_I0_1_O
1 1
.names $false WBs_BYTE_STB_LUT2_I0_2.I0
1 1
.names $false WBs_BYTE_STB_LUT2_I0_2.I1
1 1
.names $false WBs_BYTE_STB_LUT2_I0_2.O
1 1
.names $false WBs_BYTE_STB_LUT2_I0_2.XA1
1 1
.names $false WBs_BYTE_STB_LUT2_I0_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB WBs_BYTE_STB_LUT2_I0_2.XAB
1 1
.names $false WBs_BYTE_STB_LUT2_I0_2.XB1
1 1
.names $true WBs_BYTE_STB_LUT2_I0_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2) WBs_BYTE_STB_LUT2_I0_2.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 WBs_BYTE_STB_LUT2_I0_2_O
1 1
.names $false WBs_BYTE_STB_LUT2_I0_3.I0
1 1
.names $false WBs_BYTE_STB_LUT2_I0_3.I1
1 1
.names $false WBs_BYTE_STB_LUT2_I0_3.O
1 1
.names $false WBs_BYTE_STB_LUT2_I0_3.XA1
1 1
.names $false WBs_BYTE_STB_LUT2_I0_3.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB WBs_BYTE_STB_LUT2_I0_3.XAB
1 1
.names $false WBs_BYTE_STB_LUT2_I0_3.XB1
1 1
.names $true WBs_BYTE_STB_LUT2_I0_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3) WBs_BYTE_STB_LUT2_I0_3.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 WBs_BYTE_STB_LUT2_I0_3_O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 WBs_BYTE_STB_LUT2_I0_O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CYC_i WBs_CYC
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD WBs_RD
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(0) WBs_RD_DAT(0)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(1) WBs_RD_DAT(1)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(10) WBs_RD_DAT(10)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(11) WBs_RD_DAT(11)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(12) WBs_RD_DAT(12)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(13) WBs_RD_DAT(13)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(14) WBs_RD_DAT(14)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(15) WBs_RD_DAT(15)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(16) WBs_RD_DAT(16)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(17) WBs_RD_DAT(17)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(18) WBs_RD_DAT(18)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(19) WBs_RD_DAT(19)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(2) WBs_RD_DAT(2)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(20) WBs_RD_DAT(20)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(21) WBs_RD_DAT(21)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(22) WBs_RD_DAT(22)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(23) WBs_RD_DAT(23)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(24) WBs_RD_DAT(24)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(25) WBs_RD_DAT(25)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(26) WBs_RD_DAT(26)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(27) WBs_RD_DAT(27)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(28) WBs_RD_DAT(28)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(29) WBs_RD_DAT(29)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(3) WBs_RD_DAT(3)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(30) WBs_RD_DAT(30)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(31) WBs_RD_DAT(31)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(4) WBs_RD_DAT(4)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(5) WBs_RD_DAT(5)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(6) WBs_RD_DAT(6)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(7) WBs_RD_DAT(7)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(8) WBs_RD_DAT(8)
1 1
.names u_AL4S3B_FPGA_IP.WBs_RD_DAT(9) WBs_RD_DAT(9)
1 1
.names $false WBs_RD_DAT_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O.O
1 1
.names $true WBs_RD_DAT_LUT2_O.XA1
1 1
.names $true WBs_RD_DAT_LUT2_O.XA2
1 1
.names WBs_RD_DAT_LUT2_O_I1 WBs_RD_DAT_LUT2_O.XAB
1 1
.names $true WBs_RD_DAT_LUT2_O.XB1
1 1
.names $false WBs_RD_DAT_LUT2_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_1.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_1.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_1.O
1 1
.names $true WBs_RD_DAT_LUT2_O_1.XA1
1 1
.names $true WBs_RD_DAT_LUT2_O_1.XA2
1 1
.names WBs_RD_DAT_LUT2_O_1_I1 WBs_RD_DAT_LUT2_O_1.XAB
1 1
.names $true WBs_RD_DAT_LUT2_O_1.XB1
1 1
.names $false WBs_RD_DAT_LUT2_O_1.XB2
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT2_O_1.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22) WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.O
1 1
.names $false WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22) WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT2_O_2.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_2.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_2.O
1 1
.names $false WBs_RD_DAT_LUT2_O_2.XA1
1 1
.names $true WBs_RD_DAT_LUT2_O_2.XA2
1 1
.names WBs_RD_DAT_LUT2_O_2_I1 WBs_RD_DAT_LUT2_O_2.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_2.XB1
1 1
.names $false WBs_RD_DAT_LUT2_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT2_O_2.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24) WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.O
1 1
.names $false WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24) WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0 WBs_RD_DAT_LUT2_O_I1_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0 WBs_RD_DAT_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0 WBs_RD_DAT_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.O
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O.XA2
1 1
.names WBs_RD_DAT_LUT3_O_I2 WBs_RD_DAT_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_1.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_1.O
1 1
.names WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB WBs_RD_DAT_LUT3_O_1.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_1.XA2
1 1
.names WBs_RD_DAT_LUT3_O_1_I2 WBs_RD_DAT_LUT3_O_1.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_1.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_1.XB2
1 1
.names WBs_RD_DAT_LUT3_O_6_I0 WBs_RD_DAT_LUT3_O_1.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_10.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_10.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_10.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_10.O
1 1
.names $false WBs_RD_DAT_LUT3_O_10.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_10.XA2
1 1
.names WBs_RD_DAT_LUT3_O_10_I2 WBs_RD_DAT_LUT3_O_10.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_10.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_10.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_10.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BB2
1 1
.names WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1 WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.O
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TAB
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15) WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TBS
1 1
.names WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1 WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XAB WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_11.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_11.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_11.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_11.O
1 1
.names $false WBs_RD_DAT_LUT3_O_11.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_11.XA2
1 1
.names WBs_RD_DAT_LUT3_O_11_I2 WBs_RD_DAT_LUT3_O_11.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_11.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_11.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_11.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16) WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XAB WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_12.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_12.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_12.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_12.O
1 1
.names $false WBs_RD_DAT_LUT3_O_12.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_12.XA2
1 1
.names WBs_RD_DAT_LUT3_O_12_I2 WBs_RD_DAT_LUT3_O_12.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_12.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_12.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_12.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18) WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XAB WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_13.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_13.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_13.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_13.O
1 1
.names $false WBs_RD_DAT_LUT3_O_13.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_13.XA2
1 1
.names WBs_RD_DAT_LUT3_O_13_I2 WBs_RD_DAT_LUT3_O_13.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_13.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_13.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_13.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19) WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_14.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_14.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_14.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_14.O
1 1
.names $false WBs_RD_DAT_LUT3_O_14.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_14.XA2
1 1
.names WBs_RD_DAT_LUT3_O_14_I2 WBs_RD_DAT_LUT3_O_14.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_14.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_14.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_14.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20) WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_15.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_15.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_15.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_15.O
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_15.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_15.XA2
1 1
.names WBs_RD_DAT_LUT3_O_15_I2 WBs_RD_DAT_LUT3_O_15.XAB
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_15.XB1
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_15.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT3_O_15.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21) WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_16.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_16.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_16.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_16.O
1 1
.names $false WBs_RD_DAT_LUT3_O_16.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_16.XA2
1 1
.names WBs_RD_DAT_LUT3_O_16_I2 WBs_RD_DAT_LUT3_O_16.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_16.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_16.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_16.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23) WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_17.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_17.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_17.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_17.O
1 1
.names $false WBs_RD_DAT_LUT3_O_17.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_17.XA2
1 1
.names WBs_RD_DAT_LUT3_O_17_I2 WBs_RD_DAT_LUT3_O_17.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_17.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_17.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_17.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25) WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_18.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_18.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_18.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_18.O
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_18.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_18.XA2
1 1
.names WBs_RD_DAT_LUT3_O_18_I2 WBs_RD_DAT_LUT3_O_18.XAB
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_18.XB1
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_18.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT3_O_18.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26) WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26) WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT3_O_19.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_19.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_19.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_19.O
1 1
.names $false WBs_RD_DAT_LUT3_O_19.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_19.XA2
1 1
.names WBs_RD_DAT_LUT3_O_19_I2 WBs_RD_DAT_LUT3_O_19.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_19.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_19.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_19.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27) WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB WBs_RD_DAT_LUT3_O_1_I0
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.O
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XA1
1 1
.names $true WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XB2
1 1
.names WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(15) WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(14) WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(16) WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(13) WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(12) WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2 WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1 WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT3_O_2.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_2.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_2.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_2.O
1 1
.names $false WBs_RD_DAT_LUT3_O_2.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_2.XA2
1 1
.names WBs_RD_DAT_LUT3_O_2_I2 WBs_RD_DAT_LUT3_O_2.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_2.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_2.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_20.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_20.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_20.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_20.O
1 1
.names $false WBs_RD_DAT_LUT3_O_20.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_20.XA2
1 1
.names WBs_RD_DAT_LUT3_O_20_I2 WBs_RD_DAT_LUT3_O_20.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_20.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_20.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_20.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28) WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_21.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_21.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_21.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_21.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL WBs_RD_DAT_LUT3_O_21.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL WBs_RD_DAT_LUT3_O_21.XA2
1 1
.names WBs_RD_DAT_LUT3_O_21_I2 WBs_RD_DAT_LUT3_O_21.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL WBs_RD_DAT_LUT3_O_21.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_21.XB2
1 1
.names WBs_RD_DAT_LUT3_O_21_I1 WBs_RD_DAT_LUT3_O_21.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29) WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_22.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_22.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_22.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_22.O
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_22.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_22.XA2
1 1
.names WBs_RD_DAT_LUT3_O_22_I2 WBs_RD_DAT_LUT3_O_22.XAB
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_22.XB1
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_22.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT3_O_22.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30) WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XA2
1 1
.names WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2 WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XB1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1 WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2) WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2) WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_3.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_3.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_3.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_3.O
1 1
.names $false WBs_RD_DAT_LUT3_O_3.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_3.XA2
1 1
.names WBs_RD_DAT_LUT3_O_3_I2 WBs_RD_DAT_LUT3_O_3.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_3.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_3.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3) WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XAB WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_4.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_4.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_4.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_4.O
1 1
.names $false WBs_RD_DAT_LUT3_O_4.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_4.XA2
1 1
.names WBs_RD_DAT_LUT3_O_4_I2 WBs_RD_DAT_LUT3_O_4.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_4.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_4.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_4.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BB2
1 1
.names WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1 WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.O
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TAB
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5) WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TBS
1 1
.names WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1 WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XAB WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_5.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_5.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_5.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_5.O
1 1
.names $false WBs_RD_DAT_LUT3_O_5.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_5.XA2
1 1
.names WBs_RD_DAT_LUT3_O_5_I2 WBs_RD_DAT_LUT3_O_5.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_5.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_5.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_5.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BB2
1 1
.names WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1 WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.O
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TAB
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7) WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TBS
1 1
.names WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1 WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XAB WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_6.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_6.O
1 1
.names $false WBs_RD_DAT_LUT3_O_6.XA1
1 1
.names WBs_RD_DAT_LUT3_O_6_I0 WBs_RD_DAT_LUT3_O_6.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL WBs_RD_DAT_LUT3_O_6.XAB
1 1
.names WBs_RD_DAT_LUT3_O_6_I0 WBs_RD_DAT_LUT3_O_6.XB1
1 1
.names WBs_RD_DAT_LUT3_O_6_I0 WBs_RD_DAT_LUT3_O_6.XB2
1 1
.names WBs_RD_DAT_LUT3_O_6_I1 WBs_RD_DAT_LUT3_O_6.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XSL
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.O
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XA1
1 1
.names $true WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XA2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XSL
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.O
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XA1
1 1
.names $true WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XA2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XB2
1 1
.names WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XSL
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XA2
1 1
.names WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2 WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0 WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0 WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0 WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2 WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XAB WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TSL
1 1
.names WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.O
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XA2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XB2
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.O
1 1
.names $true WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XB1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XB2
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XSL
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL WBs_RD_DAT_LUT3_O_6_I2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XA2
1 1
.names $false WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_7.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_7.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_7.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_7.O
1 1
.names $false WBs_RD_DAT_LUT3_O_7.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_7.XA2
1 1
.names WBs_RD_DAT_LUT3_O_7_I2 WBs_RD_DAT_LUT3_O_7.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_7.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_7.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_7.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9) WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0 WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XAB WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_8.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_8.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_8.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_8.O
1 1
.names $false WBs_RD_DAT_LUT3_O_8.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_8.XA2
1 1
.names WBs_RD_DAT_LUT3_O_8_I2 WBs_RD_DAT_LUT3_O_8.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_8.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_8.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_8.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BB2
1 1
.names WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1 WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.O
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TAB
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11) WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TBS
1 1
.names WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1 WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XAB WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_9.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_9.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_9.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_9.O
1 1
.names $false WBs_RD_DAT_LUT3_O_9.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_9.XA2
1 1
.names WBs_RD_DAT_LUT3_O_9_I2 WBs_RD_DAT_LUT3_O_9.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_9.XB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_ADR(11) WBs_RD_DAT_LUT3_O_9.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BB2
1 1
.names WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1 WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.O
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TAB
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13) WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TBS
1 1
.names WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1 WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TSL
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XAB WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_I2_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0 WBs_RD_DAT_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31) WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS WBs_RD_DAT_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O.BB2
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS WBs_RD_DAT_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT4_O.TBS
1 1
.names WBs_RD_DAT_LUT4_O_I1 WBs_RD_DAT_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_1.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_1.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB WBs_RD_DAT_LUT4_O_1.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_1.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_1.BB2
1 1
.names WBs_RD_DAT_LUT4_O_1_I1 WBs_RD_DAT_LUT4_O_1.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_1.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_1.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_1.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_1.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_1.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_1.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_1.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB WBs_RD_DAT_LUT4_O_1.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_1.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_1.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT4_O_1.TBS
1 1
.names WBs_RD_DAT_LUT4_O_1_I1 WBs_RD_DAT_LUT4_O_1.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4) WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4) WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_2.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_2.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB WBs_RD_DAT_LUT4_O_2.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_2.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_2.BB2
1 1
.names WBs_RD_DAT_LUT4_O_2_I1 WBs_RD_DAT_LUT4_O_2.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_2.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_2.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_2.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_2.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_2.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_2.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_2.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB WBs_RD_DAT_LUT4_O_2.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_2.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_2.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT4_O_2.TBS
1 1
.names WBs_RD_DAT_LUT4_O_2_I1 WBs_RD_DAT_LUT4_O_2.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6) WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_3.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10) WBs_RD_DAT_LUT4_O_3.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_3.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_3.BB2
1 1
.names WBs_RD_DAT_LUT4_O_3_I1 WBs_RD_DAT_LUT4_O_3.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_3.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_3.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_3.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_3.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_3.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_3.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_3.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10) WBs_RD_DAT_LUT4_O_3.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_3.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_3.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT4_O_3.TBS
1 1
.names WBs_RD_DAT_LUT4_O_3_I1 WBs_RD_DAT_LUT4_O_3.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XAB WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_4.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_4.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB WBs_RD_DAT_LUT4_O_4.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_4.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_4.BB2
1 1
.names WBs_RD_DAT_LUT4_O_4_I1 WBs_RD_DAT_LUT4_O_4.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_4.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_4.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_4.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_4.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_4.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_4.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB WBs_RD_DAT_LUT4_O_4.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_4.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_4.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT4_O_4.TBS
1 1
.names WBs_RD_DAT_LUT4_O_4_I1 WBs_RD_DAT_LUT4_O_4.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.O
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA1
1 1
.names $true WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA2
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB2
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.O
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA2
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XSL WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XSL WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.O
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3) WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_5.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_5.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14) WBs_RD_DAT_LUT4_O_5.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_5.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_5.BB2
1 1
.names WBs_RD_DAT_LUT4_O_5_I1 WBs_RD_DAT_LUT4_O_5.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_5.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_5.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_5.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_5.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_5.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_5.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_5.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14) WBs_RD_DAT_LUT4_O_5.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL WBs_RD_DAT_LUT4_O_5.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_5.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT4_O_5.TBS
1 1
.names WBs_RD_DAT_LUT4_O_5_I1 WBs_RD_DAT_LUT4_O_5.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XAB WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) WBs_RD_DAT_LUT4_O_I1_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT4_O_I1_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT4_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) WBs_RD_DAT_LUT4_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) WBs_RD_DAT_LUT4_O_I1_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT4_O_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) WBs_RD_DAT_LUT4_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL WBs_RD_DAT_LUT4_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL WBs_RD_DAT_LUT4_O_I1_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_STB_i WBs_STB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TB2 WBs_WE
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL WBs_WR_DAT(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL WBs_WR_DAT(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL WBs_WR_DAT(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL WBs_WR_DAT(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL WBs_WR_DAT(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL WBs_WR_DAT(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL WBs_WR_DAT(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL WBs_WR_DAT(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XSL WBs_WR_DAT(16)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XSL WBs_WR_DAT(17)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XSL WBs_WR_DAT(18)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XSL WBs_WR_DAT(19)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL WBs_WR_DAT(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XSL WBs_WR_DAT(20)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XSL WBs_WR_DAT(21)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XSL WBs_WR_DAT(22)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XSL WBs_WR_DAT(23)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XSL WBs_WR_DAT(24)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XSL WBs_WR_DAT(25)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XSL WBs_WR_DAT(26)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XSL WBs_WR_DAT(27)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XSL WBs_WR_DAT(28)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XSL WBs_WR_DAT(29)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL WBs_WR_DAT(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XSL WBs_WR_DAT(30)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XSL WBs_WR_DAT(31)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL WBs_WR_DAT(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL WBs_WR_DAT(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL WBs_WR_DAT(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL WBs_WR_DAT(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL WBs_WR_DAT(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL WBs_WR_DAT(9)
1 1
.names $false arnold_rst_o_dffc_Q_D_LUT3_O.I0
1 1
.names $false arnold_rst_o_dffc_Q_D_LUT3_O.I1
1 1
.names $false arnold_rst_o_dffc_Q_D_LUT3_O.I2
1 1
.names $false arnold_rst_o_dffc_Q_D_LUT3_O.O
1 1
.names $false arnold_rst_o_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 arnold_rst_o_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) arnold_rst_o_dffc_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 arnold_rst_o_dffc_Q_D_LUT3_O.XB1
1 1
.names $false arnold_rst_o_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL arnold_rst_o_dffc_Q_D_LUT3_O.XSL
1 1
.names $false interrupt_o
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.rst reset
1 1
.names $false signature_o
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clk u_AL4S3B_FPGA_IP.WB_CLK
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i u_AL4S3B_FPGA_IP.WB_RST
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i u_AL4S3B_FPGA_IP.WBs_ACK
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TBS u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) u_AL4S3B_FPGA_IP.WBs_ADR(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) u_AL4S3B_FPGA_IP.WBs_ADR(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) u_AL4S3B_FPGA_IP.WBs_ADR(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3) u_AL4S3B_FPGA_IP.WBs_ADR(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) u_AL4S3B_FPGA_IP.WBs_ADR(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5) u_AL4S3B_FPGA_IP.WBs_ADR(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6) u_AL4S3B_FPGA_IP.WBs_ADR(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2 u_AL4S3B_FPGA_IP.WBs_BYTE_STB(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2 u_AL4S3B_FPGA_IP.WBs_BYTE_STB(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2) u_AL4S3B_FPGA_IP.WBs_BYTE_STB(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3) u_AL4S3B_FPGA_IP.WBs_BYTE_STB(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CYC_i u_AL4S3B_FPGA_IP.WBs_CYC
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_STB_i u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CYC_i u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_STB_i u_AL4S3B_FPGA_IP.WBs_STB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.WBs_WE
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(16)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(17)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(18)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(19)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(20)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(21)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(22)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(23)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(24)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(25)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(26)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(27)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(28)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(29)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(30)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(31)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_WR_DAT(9)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XSL u_AL4S3B_FPGA_IP.arnold_clk_o
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) u_AL4S3B_FPGA_IP.arnold_rst_o
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clk u_AL4S3B_FPGA_IP.clk_12mhz
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 u_AL4S3B_FPGA_IP.clkdiv(0)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.clkdiv(1)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.clkdiv(10)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.clkdiv(11)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL u_AL4S3B_FPGA_IP.clkdiv(12)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.clkdiv(13)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.clkdiv(14)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.clkdiv(15)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.clkdiv(16)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.clkdiv(17)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.clkdiv(18)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.clkdiv(19)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.clkdiv(2)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.clkdiv(20)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.clkdiv(21)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.clkdiv(22)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.clkdiv(23)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.clkdiv(24)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.clkdiv(25)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.clkdiv(26)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.clkdiv(27)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.clkdiv(28)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.clkdiv(29)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.clkdiv(3)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.clkdiv(30)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.clkdiv(31)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.clkdiv(4)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 u_AL4S3B_FPGA_IP.clkdiv(5)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.clkdiv(6)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.clkdiv(7)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.clkdiv(8)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.clkdiv(9)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) u_AL4S3B_FPGA_IP.control(0)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) u_AL4S3B_FPGA_IP.control(1)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10) u_AL4S3B_FPGA_IP.control(10)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11) u_AL4S3B_FPGA_IP.control(11)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12) u_AL4S3B_FPGA_IP.control(12)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13) u_AL4S3B_FPGA_IP.control(13)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14) u_AL4S3B_FPGA_IP.control(14)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15) u_AL4S3B_FPGA_IP.control(15)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16) u_AL4S3B_FPGA_IP.control(16)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) u_AL4S3B_FPGA_IP.control(17)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18) u_AL4S3B_FPGA_IP.control(18)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19) u_AL4S3B_FPGA_IP.control(19)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2) u_AL4S3B_FPGA_IP.control(2)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20) u_AL4S3B_FPGA_IP.control(20)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21) u_AL4S3B_FPGA_IP.control(21)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22) u_AL4S3B_FPGA_IP.control(22)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23) u_AL4S3B_FPGA_IP.control(23)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24) u_AL4S3B_FPGA_IP.control(24)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25) u_AL4S3B_FPGA_IP.control(25)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26) u_AL4S3B_FPGA_IP.control(26)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27) u_AL4S3B_FPGA_IP.control(27)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28) u_AL4S3B_FPGA_IP.control(28)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29) u_AL4S3B_FPGA_IP.control(29)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3) u_AL4S3B_FPGA_IP.control(3)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30) u_AL4S3B_FPGA_IP.control(30)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31) u_AL4S3B_FPGA_IP.control(31)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4) u_AL4S3B_FPGA_IP.control(4)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5) u_AL4S3B_FPGA_IP.control(5)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6) u_AL4S3B_FPGA_IP.control(6)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7) u_AL4S3B_FPGA_IP.control(7)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8) u_AL4S3B_FPGA_IP.control(8)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9) u_AL4S3B_FPGA_IP.control(9)
1 1
.names $false u_AL4S3B_FPGA_IP.interrupt_o
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.rst u_AL4S3B_FPGA_IP.reset_i
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(0)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(1)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(10)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(11)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(12)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(13)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(14)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(15)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(16)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(17)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(18)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(19)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(2)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(20)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(21)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(22)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(23)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(24)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(25)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(26)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(27)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(28)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(29)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(3)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(30)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(31)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(4)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(5)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(6)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(7)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(8)
1 1
.names $false u_AL4S3B_FPGA_IP.signature_o(9)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(6)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clk u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_STB_i u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(0)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(10)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(11)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(12)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(13)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(14)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(15)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(16)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(17)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(18)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(19)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(2)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(20)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(21)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(22)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(23)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(24)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(25)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(26)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(27)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(28)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(29)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(3)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(30)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(31)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(4)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(5)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(6)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(7)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(8)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(9)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clk u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_CLK_i
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(16)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(17)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(18)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(19)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(20)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(21)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(22)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(23)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(24)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(25)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(26)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(27)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(28)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(29)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(30)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(31)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(9)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.arnold_reset_i
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(0)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(1)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(10)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(11)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(12)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(13)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(14)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(15)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(16)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(17)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(18)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(19)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(2)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(20)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(21)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(22)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(23)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(24)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(25)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(26)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(27)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(28)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(29)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(3)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(30)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(31)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(4)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(5)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(6)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(7)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(8)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(9)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(0)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(1)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(10)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(11)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(12)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(13)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(14)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(15)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(16)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(18)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(19)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(2)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(20)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(21)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(22)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(23)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(24)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(25)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(26)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(27)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(28)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(29)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(3)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(30)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(31)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(4)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(5)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(6)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(7)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(8)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(0)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(1)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(10)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(11)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(12)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(13)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(14)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(15)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(16)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(17)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(18)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(19)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(2)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(20)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(21)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(22)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(23)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(24)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(25)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(26)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(27)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(28)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(29)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(3)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(30)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(31)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(4)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(5)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(6)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(7)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(8)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(9)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(0)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(1)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(10)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(11)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(12)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(13)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(14)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(15)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(16)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(17)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(18)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(19)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(2)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(20)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(21)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(22)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(23)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(24)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(25)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(26)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(27)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(28)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(29)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(3)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(30)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(31)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(4)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(5)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(6)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(7)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(8)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.interrupt_o
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(0)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(10)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(11)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(12)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(13)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(14)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(15)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(16)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(17)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(18)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(19)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(2)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(20)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(21)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(22)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(23)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(24)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(25)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(26)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(27)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(28)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(29)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(3)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(30)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(31)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(4)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(5)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(6)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(7)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(8)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(9)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.arnold_clk_o
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) u_AL4S3B_FPGA_IP.u_arnold_controller.arnold_rst_o
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(0)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(1)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(10)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(11)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(12)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(13)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(14)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(15)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(16)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(17)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(18)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(19)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(2)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(20)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(21)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(22)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(23)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(24)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(25)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(26)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(27)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(28)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(29)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(3)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(30)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(31)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(4)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(5)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(6)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(7)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(8)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(9)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(0)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(1)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(10)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(11)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(12)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(13)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(14)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(15)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(16)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(17)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(18)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(19)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(2)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(20)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(21)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(22)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(23)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(24)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(25)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(26)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(27)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(28)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(29)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(3)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(30)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(31)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(4)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(5)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(6)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(7)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(8)
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TBS
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TBS
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TBS
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TBS
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB1
1 1
.names $false usb_pu_cntrl_o
1 1
.end
