
5_uart_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001e4  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000314  0800031c  0001031c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000314  08000314  0001031c  2**0
                  CONTENTS
  4 .ARM          00000000  08000314  08000314  0001031c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000314  0800031c  0001031c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000314  08000314  00010314  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000318  08000318  00010318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001031c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  0800031c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  0800031c  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0001031c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000032c  00000000  00000000  00010345  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000148  00000000  00000000  00010671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000068  00000000  00000000  000107c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000050  00000000  00000000  00010828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fcd0  00000000  00000000  00010878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000005e7  00000000  00000000  00020548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00052ea8  00000000  00000000  00020b2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000739d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000e8  00000000  00000000  00073a28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	080002fc 	.word	0x080002fc

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	080002fc 	.word	0x080002fc

08000170 <main>:
static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BoudRate);
static uint16_t compute_uart_div(uint32_t PeriphClk, uint32_t BoudRate);
void uart2_tx_init(void);
void uart2_write(int ch);

int main(void){
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	uart2_tx_init();
 8000174:	f000 f804 	bl	8000180 <uart2_tx_init>
	while(1){
		uart2_write('Y');
 8000178:	2059      	movs	r0, #89	; 0x59
 800017a:	f000 f837 	bl	80001ec <uart2_write>
 800017e:	e7fb      	b.n	8000178 <main+0x8>

08000180 <uart2_tx_init>:
	}
}

void uart2_tx_init(void){
 8000180:	b580      	push	{r7, lr}
 8000182:	af00      	add	r7, sp, #0
	//Config uart gpio pin
	//1.Enable clock access to gpio C
	RCC->APB2ENR |= GPIOAEN; // clock enabled
 8000184:	4b15      	ldr	r3, [pc, #84]	; (80001dc <uart2_tx_init+0x5c>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	4a14      	ldr	r2, [pc, #80]	; (80001dc <uart2_tx_init+0x5c>)
 800018a:	f043 0304 	orr.w	r3, r3, #4
 800018e:	6193      	str	r3, [r2, #24]

	//2.Set PA2 mode to alternate function mode
	GPIOA->CRL = (GPIOA->CRL |(1U<<9))&~(1U<<8); //output 50 mhz max
 8000190:	4b13      	ldr	r3, [pc, #76]	; (80001e0 <uart2_tx_init+0x60>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000198:	4a11      	ldr	r2, [pc, #68]	; (80001e0 <uart2_tx_init+0x60>)
 800019a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800019e:	6013      	str	r3, [r2, #0]
	GPIOA->CRL = (GPIOA->CRL |(1U<<11))&~(1U<<10); //Alternate function output Push-pull
 80001a0:	4b0f      	ldr	r3, [pc, #60]	; (80001e0 <uart2_tx_init+0x60>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80001a8:	4a0d      	ldr	r2, [pc, #52]	; (80001e0 <uart2_tx_init+0x60>)
 80001aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80001ae:	6013      	str	r3, [r2, #0]
	//by default


	//Config uart module
	//enable clock access to uart2
	RCC->APB1ENR |= USART2EN;
 80001b0:	4b0a      	ldr	r3, [pc, #40]	; (80001dc <uart2_tx_init+0x5c>)
 80001b2:	69db      	ldr	r3, [r3, #28]
 80001b4:	4a09      	ldr	r2, [pc, #36]	; (80001dc <uart2_tx_init+0x5c>)
 80001b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001ba:	61d3      	str	r3, [r2, #28]
	//Configure uart boudrate
	uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 80001bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80001c0:	4908      	ldr	r1, [pc, #32]	; (80001e4 <uart2_tx_init+0x64>)
 80001c2:	4809      	ldr	r0, [pc, #36]	; (80001e8 <uart2_tx_init+0x68>)
 80001c4:	f000 f828 	bl	8000218 <uart_set_baudrate>
	//configure transfer direction
	USART2->CR1 = CR1_TE;
 80001c8:	4b07      	ldr	r3, [pc, #28]	; (80001e8 <uart2_tx_init+0x68>)
 80001ca:	2208      	movs	r2, #8
 80001cc:	60da      	str	r2, [r3, #12]
	//enable uart module
	USART2->CR1 = CR_UE;
 80001ce:	4b06      	ldr	r3, [pc, #24]	; (80001e8 <uart2_tx_init+0x68>)
 80001d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80001d4:	60da      	str	r2, [r3, #12]
}
 80001d6:	bf00      	nop
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	40021000 	.word	0x40021000
 80001e0:	40010800 	.word	0x40010800
 80001e4:	00f42400 	.word	0x00f42400
 80001e8:	40004400 	.word	0x40004400

080001ec <uart2_write>:

void uart2_write(int ch){
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
	//Make sure transmit data register is empty
	while(!(USART2->SR & SR_TXE)){}
 80001f4:	bf00      	nop
 80001f6:	4b07      	ldr	r3, [pc, #28]	; (8000214 <uart2_write+0x28>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d0f9      	beq.n	80001f6 <uart2_write+0xa>
	//Write to transmit data register
	USART2->DR = (ch & 0xFF);
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	4a03      	ldr	r2, [pc, #12]	; (8000214 <uart2_write+0x28>)
 8000206:	b2db      	uxtb	r3, r3
 8000208:	6053      	str	r3, [r2, #4]
}
 800020a:	bf00      	nop
 800020c:	370c      	adds	r7, #12
 800020e:	46bd      	mov	sp, r7
 8000210:	bc80      	pop	{r7}
 8000212:	4770      	bx	lr
 8000214:	40004400 	.word	0x40004400

08000218 <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BoudRate){
 8000218:	b580      	push	{r7, lr}
 800021a:	b084      	sub	sp, #16
 800021c:	af00      	add	r7, sp, #0
 800021e:	60f8      	str	r0, [r7, #12]
 8000220:	60b9      	str	r1, [r7, #8]
 8000222:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_div(PeriphClk, BoudRate);
 8000224:	6879      	ldr	r1, [r7, #4]
 8000226:	68b8      	ldr	r0, [r7, #8]
 8000228:	f000 f808 	bl	800023c <compute_uart_div>
 800022c:	4603      	mov	r3, r0
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	609a      	str	r2, [r3, #8]
}
 8000234:	bf00      	nop
 8000236:	3710      	adds	r7, #16
 8000238:	46bd      	mov	sp, r7
 800023a:	bd80      	pop	{r7, pc}

0800023c <compute_uart_div>:

static uint16_t compute_uart_div(uint32_t PeriphClk, uint32_t BaudRate){
 800023c:	b480      	push	{r7}
 800023e:	b083      	sub	sp, #12
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
 8000244:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 8000246:	683b      	ldr	r3, [r7, #0]
 8000248:	085a      	lsrs	r2, r3, #1
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	441a      	add	r2, r3
 800024e:	683b      	ldr	r3, [r7, #0]
 8000250:	fbb2 f3f3 	udiv	r3, r2, r3
 8000254:	b29b      	uxth	r3, r3
}
 8000256:	4618      	mov	r0, r3
 8000258:	370c      	adds	r7, #12
 800025a:	46bd      	mov	sp, r7
 800025c:	bc80      	pop	{r7}
 800025e:	4770      	bx	lr

08000260 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000260:	480d      	ldr	r0, [pc, #52]	; (8000298 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000262:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000264:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000268:	480c      	ldr	r0, [pc, #48]	; (800029c <LoopForever+0x6>)
  ldr r1, =_edata
 800026a:	490d      	ldr	r1, [pc, #52]	; (80002a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800026c:	4a0d      	ldr	r2, [pc, #52]	; (80002a4 <LoopForever+0xe>)
  movs r3, #0
 800026e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000270:	e002      	b.n	8000278 <LoopCopyDataInit>

08000272 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000272:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000274:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000276:	3304      	adds	r3, #4

08000278 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000278:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800027a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800027c:	d3f9      	bcc.n	8000272 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800027e:	4a0a      	ldr	r2, [pc, #40]	; (80002a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000280:	4c0a      	ldr	r4, [pc, #40]	; (80002ac <LoopForever+0x16>)
  movs r3, #0
 8000282:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000284:	e001      	b.n	800028a <LoopFillZerobss>

08000286 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000286:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000288:	3204      	adds	r2, #4

0800028a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800028a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800028c:	d3fb      	bcc.n	8000286 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800028e:	f000 f811 	bl	80002b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000292:	f7ff ff6d 	bl	8000170 <main>

08000296 <LoopForever>:

LoopForever:
    b LoopForever
 8000296:	e7fe      	b.n	8000296 <LoopForever>
  ldr   r0, =_estack
 8000298:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800029c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002a0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002a4:	0800031c 	.word	0x0800031c
  ldr r2, =_sbss
 80002a8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002ac:	2000001c 	.word	0x2000001c

080002b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002b0:	e7fe      	b.n	80002b0 <ADC1_2_IRQHandler>
	...

080002b4 <__libc_init_array>:
 80002b4:	b570      	push	{r4, r5, r6, lr}
 80002b6:	2600      	movs	r6, #0
 80002b8:	4d0c      	ldr	r5, [pc, #48]	; (80002ec <__libc_init_array+0x38>)
 80002ba:	4c0d      	ldr	r4, [pc, #52]	; (80002f0 <__libc_init_array+0x3c>)
 80002bc:	1b64      	subs	r4, r4, r5
 80002be:	10a4      	asrs	r4, r4, #2
 80002c0:	42a6      	cmp	r6, r4
 80002c2:	d109      	bne.n	80002d8 <__libc_init_array+0x24>
 80002c4:	f000 f81a 	bl	80002fc <_init>
 80002c8:	2600      	movs	r6, #0
 80002ca:	4d0a      	ldr	r5, [pc, #40]	; (80002f4 <__libc_init_array+0x40>)
 80002cc:	4c0a      	ldr	r4, [pc, #40]	; (80002f8 <__libc_init_array+0x44>)
 80002ce:	1b64      	subs	r4, r4, r5
 80002d0:	10a4      	asrs	r4, r4, #2
 80002d2:	42a6      	cmp	r6, r4
 80002d4:	d105      	bne.n	80002e2 <__libc_init_array+0x2e>
 80002d6:	bd70      	pop	{r4, r5, r6, pc}
 80002d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80002dc:	4798      	blx	r3
 80002de:	3601      	adds	r6, #1
 80002e0:	e7ee      	b.n	80002c0 <__libc_init_array+0xc>
 80002e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80002e6:	4798      	blx	r3
 80002e8:	3601      	adds	r6, #1
 80002ea:	e7f2      	b.n	80002d2 <__libc_init_array+0x1e>
 80002ec:	08000314 	.word	0x08000314
 80002f0:	08000314 	.word	0x08000314
 80002f4:	08000314 	.word	0x08000314
 80002f8:	08000318 	.word	0x08000318

080002fc <_init>:
 80002fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002fe:	bf00      	nop
 8000300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000302:	bc08      	pop	{r3}
 8000304:	469e      	mov	lr, r3
 8000306:	4770      	bx	lr

08000308 <_fini>:
 8000308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800030a:	bf00      	nop
 800030c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800030e:	bc08      	pop	{r3}
 8000310:	469e      	mov	lr, r3
 8000312:	4770      	bx	lr
