data_fifo.v,verilog,xil_defaultlib,../../../../../../../../../rmii.gen/sources_1/ip/data_fifo/sim/data_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
