// Seed: 696476301
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output wand id_8
);
  wire id_10;
  wire id_11;
  assign id_8 = 1;
  always force id_10 = id_3 * id_0 + id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output wor id_3,
    output wor id_4
    , id_13,
    input wor id_5,
    input uwire id_6,
    output wand id_7,
    input tri0 id_8,
    output wor id_9
    , id_14,
    output tri0 id_10,
    output uwire id_11
);
  id_15(
      1, id_4, 1
  );
  module_0 modCall_1 (
      id_8,
      id_6,
      id_0,
      id_6,
      id_1,
      id_0,
      id_0,
      id_5,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
