<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test_boot.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EdgeDetector.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EdgeDetector.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EdgeDetector.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="boot.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="boot.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="boot.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="boot.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="boot.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="boot.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="boot.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="boot.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="boot.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="boot.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="boot.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="boot.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="boot.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="boot.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="boot.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="boot.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="boot.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="boot.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="boot.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="boot_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="boot_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="boot_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="boot_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="boot_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="boot_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="boot_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="boot_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="boot_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="boot_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="boot_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="boot_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="boot_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="boot_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="boot_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="boot_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="boot_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="boot_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_work.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="memory_work.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="memory_work.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_FSM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_FSM_read_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_FSM_read_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_FSM_read_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_FSM_read_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_FSM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_boot_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_boot_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1701040518" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1701040518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701131866" xil_pn:in_ck="2615537248620581771" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1701131866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="EdgeDetector.vhd"/>
      <outfile xil_pn:name="boot.vhd"/>
      <outfile xil_pn:name="test_FSM.vhd"/>
      <outfile xil_pn:name="test_FSM_read.vhd"/>
      <outfile xil_pn:name="test_boot.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1701074090" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8730423509266818346" xil_pn:start_ts="1701074090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1701074090" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="9083990619198440024" xil_pn:start_ts="1701074090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1701037210" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6618705346001449198" xil_pn:start_ts="1701037210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1701073861" xil_pn:in_ck="2615537248620581771" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1701073860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="EdgeDetector.vhd"/>
      <outfile xil_pn:name="boot.vhd"/>
      <outfile xil_pn:name="test_FSM.vhd"/>
      <outfile xil_pn:name="test_FSM_read.vhd"/>
      <outfile xil_pn:name="test_boot.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1701074092" xil_pn:in_ck="2615537248620581771" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6893842509667985362" xil_pn:start_ts="1701074090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_FSM_read_beh.prj"/>
      <outfile xil_pn:name="test_FSM_read_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1701074093" xil_pn:in_ck="-1912232224381282360" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="513629871690528187" xil_pn:start_ts="1701074092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_FSM_read_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1701021208" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1701021208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701021208" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-378804897544260774" xil_pn:start_ts="1701021208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701021208" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6618705346001449198" xil_pn:start_ts="1701021208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1701021208" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1701021208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701021208" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4894909199673953048" xil_pn:start_ts="1701021208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1701021208" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6080340526466663008" xil_pn:start_ts="1701021208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1701021208" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4458961819275713956" xil_pn:start_ts="1701021208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1701073914" xil_pn:in_ck="-5633310978683500893" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="202375026700078563" xil_pn:start_ts="1701073902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="boot.lso"/>
      <outfile xil_pn:name="boot.ngc"/>
      <outfile xil_pn:name="boot.ngr"/>
      <outfile xil_pn:name="boot.prj"/>
      <outfile xil_pn:name="boot.stx"/>
      <outfile xil_pn:name="boot.syr"/>
      <outfile xil_pn:name="boot.xst"/>
      <outfile xil_pn:name="boot_stx_beh.prj"/>
      <outfile xil_pn:name="boot_vhdl.prj"/>
      <outfile xil_pn:name="boot_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1701037102" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6395413861668229043" xil_pn:start_ts="1701037101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1701073920" xil_pn:in_ck="4324443728154" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7314526276089141567" xil_pn:start_ts="1701073914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="boot.bld"/>
      <outfile xil_pn:name="boot.ngd"/>
      <outfile xil_pn:name="boot_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1701073927" xil_pn:in_ck="4324443728155" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6904161257216636093" xil_pn:start_ts="1701073920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="boot.pcf"/>
      <outfile xil_pn:name="boot_map.map"/>
      <outfile xil_pn:name="boot_map.mrp"/>
      <outfile xil_pn:name="boot_map.ncd"/>
      <outfile xil_pn:name="boot_map.ngm"/>
      <outfile xil_pn:name="boot_map.xrpt"/>
      <outfile xil_pn:name="boot_summary.xml"/>
      <outfile xil_pn:name="boot_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1701074006" xil_pn:in_ck="5128450717330738612" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-1229177303592316936" xil_pn:start_ts="1701073927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="boot.ncd"/>
      <outfile xil_pn:name="boot.pad"/>
      <outfile xil_pn:name="boot.par"/>
      <outfile xil_pn:name="boot.ptwx"/>
      <outfile xil_pn:name="boot.unroutes"/>
      <outfile xil_pn:name="boot.xpi"/>
      <outfile xil_pn:name="boot_pad.csv"/>
      <outfile xil_pn:name="boot_pad.txt"/>
      <outfile xil_pn:name="boot_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1701074006" xil_pn:in_ck="4324443728023" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1701074001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="boot.twr"/>
      <outfile xil_pn:name="boot.twx"/>
    </transform>
  </transforms>

</generated_project>
