Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 21:43:18 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_19_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.838ns (24.431%)  route 2.592ns (75.569%))
  Logic Levels:           9  (CARRY8=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 6.182 - 4.000 ) 
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.711ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.646ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=8787, routed)        1.760     2.711    Delay1No9_instance/clk_IBUF_BUFG
    SLICE_X132Y397       FDCE                                         r  Delay1No9_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y397       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.790 r  Delay1No9_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.516     3.306    Delay1No8_instance/Y_reg[33]_0[8]
    SLICE_X126Y409       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.454 r  Delay1No8_instance/geqOp_carry_i_12/O
                         net (fo=1, routed)           0.014     3.468    Sum10_0_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X126Y409       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.624 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.650    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X126Y410       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.665 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.691    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y411       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.743 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.455     4.198    Delay1No9_instance/CO[0]
    SLICE_X129Y414       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     4.235 f  Delay1No9_instance/shiftedFracY_d1[49]_i_6/O
                         net (fo=33, routed)          0.499     4.734    Delay1No9_instance/eqOp
    SLICE_X124Y412       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.785 r  Delay1No9_instance/shiftedFracY_d1[27]_i_5/O
                         net (fo=4, routed)           0.408     5.193    Delay1No9_instance/shiftedFracY_d1[27]_i_5_n_0
    SLICE_X129Y411       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     5.345 r  Delay1No9_instance/shiftedFracY_d1[40]_i_2/O
                         net (fo=4, routed)           0.421     5.766    Delay1No8_instance/level2[9]
    SLICE_X125Y411       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     5.864 r  Delay1No8_instance/shiftedFracY_d1[36]_i_1/O
                         net (fo=2, routed)           0.178     6.042    Delay1No8_instance/level4__0[4]
    SLICE_X123Y410       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.092 r  Delay1No8_instance/shiftedFracY_d1[20]_i_1/O
                         net (fo=1, routed)           0.049     6.141    Sum10_0_impl_instance/FPAddSubOp_instance/D[9]
    SLICE_X123Y410       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=8787, routed)        1.522     6.182    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X123Y410       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.406     6.588    
                         clock uncertainty           -0.035     6.552    
    SLICE_X123Y410       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.577    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.577    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  0.437    




