<!doctype html>
<html>
<head>
<title>RST_LPD_DBG (CRL_APB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___crl_apb.html")>CRL_APB Module</a> &gt; RST_LPD_DBG (CRL_APB) Register</p><h1>RST_LPD_DBG (CRL_APB) Register</h1>
<h2>RST_LPD_DBG (CRL_APB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>RST_LPD_DBG</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000240</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF5E0240 (CRL_APB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>16</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000033</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Debug control for both the LPD and FPD.</td></tr>
</table>
<p>During a debug_reset, PMU will be told to reset this register. The register is reset only by a POR reset.</p>
<h2>RST_LPD_DBG (CRL_APB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>dbg_ack</td><td class="center">15</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This is the ACK signal to the debug reset request from DAP controller. After debugger requests reset, it is up to the user to toggle this and the debug signals correctly.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">14:6</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>rpu_dbg1_reset</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Resets the debug logic of R5_1</td></tr>
<tr valign=top><td>rpu_dbg0_reset</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Resets the debug logic of R5_0</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 3:2</td><td class="tooltip grayback">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>dbg_lpd_reset</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Resets the core sight debug component of the RPU: CTI, ETMs, CTM along with the soc_debug_lpd unit.</td></tr>
<tr valign=top><td>dbg_fpd_reset</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Debug reset that goes to the FPD to reset part of the system debug logic.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>