Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May  1 04:40:24 2018
| Host         : DESKTOP-OQNQAOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SoC_fpga_timing_summary_routed.rpt -rpx SoC_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : SoC_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 540 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1705 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.610        0.000                      0                   33        0.145        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.610        0.000                      0                   33        0.145        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 2.247ns (42.554%)  route 3.033ns (57.446%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.329    clk_gen/CLK
    SLICE_X0Y97          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           1.121     6.906    clk_gen/count2[10]
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.776     7.806    clk_gen/count20_carry_i_8_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.930 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.065    clk_gen/count20_carry_i_4_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.189 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.189    clk_gen/count2_0[4]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.590 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.590    clk_gen/count20_carry_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.704 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    clk_gen/count20_carry__0_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.818    clk_gen/count20_carry__1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.932    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.047    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.161    clk_gen/count20_carry__4_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.275    clk_gen/count20_carry__5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.609 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.609    clk_gen/count20_carry__6_n_6
    SLICE_X0Y102         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clk_gen/CLK
    SLICE_X0Y102         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 2.152ns (41.502%)  route 3.033ns (58.498%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.329    clk_gen/CLK
    SLICE_X0Y97          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           1.121     6.906    clk_gen/count2[10]
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.776     7.806    clk_gen/count20_carry_i_8_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.930 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.065    clk_gen/count20_carry_i_4_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.189 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.189    clk_gen/count2_0[4]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.590 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.590    clk_gen/count20_carry_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.704 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    clk_gen/count20_carry__0_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.818    clk_gen/count20_carry__1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.932    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.047    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.161    clk_gen/count20_carry__4_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.275    clk_gen/count20_carry__5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.514 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.514    clk_gen/count20_carry__6_n_5
    SLICE_X0Y102         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clk_gen/CLK
    SLICE_X0Y102         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 2.136ns (41.321%)  route 3.033ns (58.679%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.329    clk_gen/CLK
    SLICE_X0Y97          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           1.121     6.906    clk_gen/count2[10]
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.776     7.806    clk_gen/count20_carry_i_8_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.930 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.065    clk_gen/count20_carry_i_4_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.189 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.189    clk_gen/count2_0[4]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.590 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.590    clk_gen/count20_carry_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.704 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    clk_gen/count20_carry__0_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.818    clk_gen/count20_carry__1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.932    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.047    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.161    clk_gen/count20_carry__4_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.275    clk_gen/count20_carry__5_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.498 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.498    clk_gen/count20_carry__6_n_7
    SLICE_X0Y102         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clk_gen/CLK
    SLICE_X0Y102         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.724ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.133ns (41.287%)  route 3.033ns (58.713%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.329    clk_gen/CLK
    SLICE_X0Y97          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           1.121     6.906    clk_gen/count2[10]
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.776     7.806    clk_gen/count20_carry_i_8_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.930 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.065    clk_gen/count20_carry_i_4_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.189 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.189    clk_gen/count2_0[4]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.590 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.590    clk_gen/count20_carry_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.704 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    clk_gen/count20_carry__0_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.818    clk_gen/count20_carry__1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.932    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.047    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.161    clk_gen/count20_carry__4_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.495 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.495    clk_gen/count20_carry__5_n_6
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clk_gen/CLK
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                  4.724    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.112ns (41.047%)  route 3.033ns (58.953%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.329    clk_gen/CLK
    SLICE_X0Y97          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           1.121     6.906    clk_gen/count2[10]
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.776     7.806    clk_gen/count20_carry_i_8_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.930 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.065    clk_gen/count20_carry_i_4_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.189 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.189    clk_gen/count2_0[4]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.590 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.590    clk_gen/count20_carry_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.704 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    clk_gen/count20_carry__0_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.818    clk_gen/count20_carry__1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.932    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.047    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.161    clk_gen/count20_carry__4_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.474 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.474    clk_gen/count20_carry__5_n_4
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clk_gen/CLK
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.038ns (40.187%)  route 3.033ns (59.813%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.329    clk_gen/CLK
    SLICE_X0Y97          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           1.121     6.906    clk_gen/count2[10]
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.776     7.806    clk_gen/count20_carry_i_8_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.930 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.065    clk_gen/count20_carry_i_4_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.189 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.189    clk_gen/count2_0[4]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.590 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.590    clk_gen/count20_carry_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.704 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    clk_gen/count20_carry__0_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.818    clk_gen/count20_carry__1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.932    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.047    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.161    clk_gen/count20_carry__4_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.400 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.400    clk_gen/count20_carry__5_n_5
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clk_gen/CLK
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 2.022ns (39.998%)  route 3.033ns (60.002%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.329    clk_gen/CLK
    SLICE_X0Y97          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           1.121     6.906    clk_gen/count2[10]
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.776     7.806    clk_gen/count20_carry_i_8_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.930 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.065    clk_gen/count20_carry_i_4_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.189 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.189    clk_gen/count2_0[4]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.590 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.590    clk_gen/count20_carry_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.704 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    clk_gen/count20_carry__0_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.818    clk_gen/count20_carry__1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.932    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.047    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.161    clk_gen/count20_carry__4_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.384 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.384    clk_gen/count20_carry__5_n_7
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clk_gen/CLK
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 2.019ns (39.962%)  route 3.033ns (60.038%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.329    clk_gen/CLK
    SLICE_X0Y97          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           1.121     6.906    clk_gen/count2[10]
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.776     7.806    clk_gen/count20_carry_i_8_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.930 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.065    clk_gen/count20_carry_i_4_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.189 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.189    clk_gen/count2_0[4]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.590 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.590    clk_gen/count20_carry_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.704 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    clk_gen/count20_carry__0_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.818    clk_gen/count20_carry__1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.932    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.047    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.381 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.381    clk_gen/count20_carry__4_n_6
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clk_gen/CLK
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 1.998ns (39.711%)  route 3.033ns (60.289%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.329    clk_gen/CLK
    SLICE_X0Y97          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           1.121     6.906    clk_gen/count2[10]
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.776     7.806    clk_gen/count20_carry_i_8_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.930 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.065    clk_gen/count20_carry_i_4_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.189 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.189    clk_gen/count2_0[4]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.590 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.590    clk_gen/count20_carry_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.704 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    clk_gen/count20_carry__0_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.818    clk_gen/count20_carry__1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.932    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.047    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.360 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.360    clk_gen/count20_carry__4_n_4
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clk_gen/CLK
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.924ns (38.811%)  route 3.033ns (61.189%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.726     5.329    clk_gen/CLK
    SLICE_X0Y97          FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           1.121     6.906    clk_gen/count2[10]
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.124     7.030 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.776     7.806    clk_gen/count20_carry_i_8_n_0
    SLICE_X1Y99          LUT5 (Prop_lut5_I4_O)        0.124     7.930 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.135     9.065    clk_gen/count20_carry_i_4_n_0
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.124     9.189 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     9.189    clk_gen/count2_0[4]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.590 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.590    clk_gen/count20_carry_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.704 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.704    clk_gen/count20_carry__0_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.818 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.818    clk_gen/count20_carry__1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.932 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.932    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.046 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001    10.047    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.286 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000    10.286    clk_gen/count20_carry__4_n_5
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clk_gen/CLK
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  4.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.231ns (44.832%)  route 0.284ns (55.168%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk_gen/CLK
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           0.129     1.788    clk_gen/count2[21]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045     1.833 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.156     1.989    clk_gen/count20_carry_i_4_n_0
    SLICE_X1Y98          LUT5 (Prop_lut5_I2_O)        0.045     2.034 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     2.034    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X1Y98          FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    clk_gen/CLK
    SLICE_X1Y98          FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y98          FDRE (Hold_fdre_C_D)         0.091     1.888    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    clk_gen/CLK
    SLICE_X0Y98          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.133     1.798    clk_gen/count2[15]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.958    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.052 r  clk_gen/count20_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.052    clk_gen/count20_carry__4_n_7
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_gen/CLK
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    clk_gen/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.191%)  route 0.134ns (24.809%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    clk_gen/CLK
    SLICE_X0Y98          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.133     1.798    clk_gen/count2[15]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.958    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.063 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.063    clk_gen/count20_carry__4_n_5
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_gen/CLK
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.291%)  route 0.134ns (23.709%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    clk_gen/CLK
    SLICE_X0Y98          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.133     1.798    clk_gen/count2[15]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.958    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.088 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.088    clk_gen/count20_carry__4_n_6
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_gen/CLK
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.291%)  route 0.134ns (23.709%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    clk_gen/CLK
    SLICE_X0Y98          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.133     1.798    clk_gen/count2[15]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.958    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.088 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.088    clk_gen/count20_carry__4_n_4
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_gen/CLK
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.416%)  route 0.134ns (23.584%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    clk_gen/CLK
    SLICE_X0Y98          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.133     1.798    clk_gen/count2[15]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.958    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.037 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.037    clk_gen/count20_carry__4_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.091 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.091    clk_gen/count20_carry__5_n_7
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_gen/CLK
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.866%)  route 0.134ns (23.134%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    clk_gen/CLK
    SLICE_X0Y98          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.133     1.798    clk_gen/count2[15]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.958    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.037 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.037    clk_gen/count20_carry__4_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.102 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.102    clk_gen/count20_carry__5_n_5
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_gen/CLK
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.301ns (50.165%)  route 0.299ns (49.835%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clk_gen/CLK
    SLICE_X0Y100         FDRE                                         r  clk_gen/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clk_gen/count2_reg[21]/Q
                         net (fo=2, routed)           0.129     1.788    clk_gen/count2[21]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045     1.833 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.170     2.003    clk_gen/count20_carry_i_4_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I2_O)        0.045     2.048 r  clk_gen/count20_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.048    clk_gen/count2_0[13]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.118 r  clk_gen/count20_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.118    clk_gen/count20_carry__2_n_7
    SLICE_X0Y98          FDRE                                         r  clk_gen/count2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    clk_gen/CLK
    SLICE_X0Y98          FDRE                                         r  clk_gen/count2_reg[13]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.105     1.902    clk_gen/count2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.469ns (77.825%)  route 0.134ns (22.175%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    clk_gen/CLK
    SLICE_X0Y98          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.133     1.798    clk_gen/count2[15]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.958    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.037 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.037    clk_gen/count20_carry__4_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.127 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.127    clk_gen/count20_carry__5_n_6
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_gen/CLK
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.469ns (77.825%)  route 0.134ns (22.175%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    clk_gen/CLK
    SLICE_X0Y98          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.133     1.798    clk_gen/count2[15]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.958    clk_gen/count20_carry__2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.998    clk_gen/count20_carry__3_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.037 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.037    clk_gen/count20_carry__4_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.127 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.127    clk_gen/count20_carry__5_n_4
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clk_gen/CLK
    SLICE_X0Y101         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y98     clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     clk_gen/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     clk_gen/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     clk_gen/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     clk_gen/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     clk_gen/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     clk_gen/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     clk_gen/count2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     clk_gen/count2_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    clk_gen/count2_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y98     clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     clk_gen/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     clk_gen/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     clk_gen/count2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     clk_gen/count2_reg[17]/C



