Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.57 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.57 secs
 
--> Reading design: DTWmadule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DTWmadule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DTWmadule"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : DTWmadule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\ipcore_dir\Ram_Test.v" into library work
Parsing module <Ram_Test>.
Analyzing Verilog file "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\ipcore_dir\Ram_Sample.v" into library work
Parsing module <Ram_Sample>.
Analyzing Verilog file "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\ipcore_dir\DTW_Matrix.v" into library work
Parsing module <DTW_Matrix>.
Analyzing Verilog file "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" into library work
Parsing module <DTWmadule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DTWmadule>.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 78: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 92: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 106: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 109: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 111: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 116: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 129: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 132: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 134: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 139: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 152: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 167: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 246: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 249: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 252: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 256: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 266: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 269: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 272: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v" Line 276: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <DTW_Matrix>.
WARNING:HDLCompiler:1499 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\ipcore_dir\DTW_Matrix.v" Line 39: Empty module <DTW_Matrix> remains a black box.

Elaborating module <Ram_Test>.
WARNING:HDLCompiler:1499 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\ipcore_dir\Ram_Test.v" Line 39: Empty module <Ram_Test> remains a black box.

Elaborating module <Ram_Sample>.
WARNING:HDLCompiler:1499 - "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\ipcore_dir\Ram_Sample.v" Line 39: Empty module <Ram_Sample> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DTWmadule>.
    Related source file is "E:\Bachlor_Project\Verilog DTW Full Implementation 4\DTWmain\DTWmadule.v".
    Found 1-bit register for signal <startFlag>.
    Found 1-bit register for signal <start_read_mins>.
    Found 1-bit register for signal <flagReceivingSample>.
    Found 1-bit register for signal <flagReceivingTest>.
    Found 12-bit register for signal <meanSample>.
    Found 12-bit register for signal <meanTest>.
    Found 11-bit register for signal <numSample>.
    Found 11-bit register for signal <numTest>.
    Found 11-bit register for signal <addrSample>.
    Found 11-bit register for signal <addrTest>.
    Found 1-bit register for signal <startNormSample>.
    Found 1-bit register for signal <startNormTest>.
    Found 12-bit register for signal <sumSample>.
    Found 12-bit register for signal <regSample>.
    Found 1-bit register for signal <weaSample>.
    Found 12-bit register for signal <sumTest>.
    Found 12-bit register for signal <regTest>.
    Found 1-bit register for signal <weaTest>.
    Found 3-bit register for signal <countSampleNorm>.
    Found 1-bit register for signal <finishNormSample>.
    Found 3-bit register for signal <countTestNorm>.
    Found 1-bit register for signal <finishNormTest>.
    Found 1-bit register for signal <active_Sample>.
    Found 1-bit register for signal <valid_temp>.
    Found 12-bit register for signal <min>.
    Found 1-bit register for signal <valid_min>.
    Found 12-bit register for signal <DTW_Matrix_Element>.
    Found 1-bit register for signal <valid_Element>.
    Found 1-bit register for signal <wea_DTW_Matrix>.
    Found 12-bit register for signal <maxNumDTW>.
    Found 36-bit register for signal <n0365[35:0]>.
    Found 3-bit register for signal <waitForMin>.
    Found 12-bit register for signal <addrMatrixDTW>.
    Found 12-bit register for signal <count_DTW_matrix>.
    Found 1-bit register for signal <flagDTWMatrix>.
    Found 12-bit register for signal <count_DTW_matrix_write>.
    Found 1-bit register for signal <finish>.
    Found 12-bit register for signal <Out_Euclidean_Distatnce>.
    Found 1-bit register for signal <valid>.
    Found 12-bit subtractor for signal <Sample[11]_meanSample[11]_sub_36_OUT> created at line 108.
    Found 12-bit subtractor for signal <Test[11]_meanTest[11]_sub_66_OUT> created at line 131.
    Found 12-bit subtractor for signal <n0576> created at line 198.
    Found 12-bit subtractor for signal <n0579> created at line 201.
    Found 12-bit subtractor for signal <n0584> created at line 229.
    Found 12-bit subtractor for signal <count_DTW_matrix_write[11]_GND_1_o_sub_160_OUT> created at line 248.
    Found 12-bit subtractor for signal <count_DTW_matrix_write[11]_GND_1_o_sub_180_OUT> created at line 265.
    Found 12-bit subtractor for signal <count_DTW_matrix_write[11]_GND_1_o_sub_186_OUT> created at line 271.
    Found 12-bit subtractor for signal <count_DTW_matrix_write[11]_GND_1_o_sub_187_OUT> created at line 271.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_222_OUT> created at line 295.
    Found 13-bit subtractor for signal <GND_1_o_GND_1_o_sub_236_OUT> created at line 319.
    Found 11-bit adder for signal <addrSample[10]_GND_1_o_add_13_OUT> created at line 78.
    Found 12-bit adder for signal <sumSample[11]_InSample[11]_add_14_OUT> created at line 79.
    Found 11-bit adder for signal <addrTest[10]_GND_1_o_add_22_OUT> created at line 92.
    Found 12-bit adder for signal <sumTest[11]_InTest[11]_add_23_OUT> created at line 93.
    Found 3-bit adder for signal <countSampleNorm[2]_GND_1_o_add_38_OUT> created at line 111.
    Found 12-bit adder for signal <_n0612> created at line 119.
    Found 3-bit adder for signal <countTestNorm[2]_GND_1_o_add_68_OUT> created at line 134.
    Found 12-bit adder for signal <_n0609> created at line 142.
    Found 12-bit adder for signal <min[11]_Sample[11]_add_125_OUT> created at line 198.
    Found 12-bit adder for signal <min[11]_Test[11]_add_127_OUT> created at line 201.
    Found 12-bit adder for signal <addrMatrixDTW[11]_GND_1_o_add_139_OUT> created at line 227.
    Found 12-bit adder for signal <addrMatrixDTW[11]_GND_1_o_add_141_OUT> created at line 229.
    Found 12-bit adder for signal <count_DTW_matrix_write[11]_GND_1_o_add_162_OUT> created at line 251.
    Found 3-bit adder for signal <waitForMin[2]_GND_1_o_add_189_OUT> created at line 276.
    Found 12-bit adder for signal <count_DTW_matrix[11]_GND_1_o_add_220_OUT> created at line 291.
    Found 12-bit adder for signal <count_DTW_matrix_write[11]_GND_1_o_add_226_OUT> created at line 300.
    Found 11x11-bit multiplier for signal <n0457> created at line 210.
    Found 12-bit comparator greater for signal <GND_1_o_InSample[11]_LessThan_13_o> created at line 77
    Found 12-bit comparator greater for signal <GND_1_o_InTest[11]_LessThan_22_o> created at line 91
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0005_LessThan_32_o> created at line 104
    Found 12-bit comparator greater for signal <GND_1_o_BUS_0011_LessThan_62_o> created at line 127
    Found 11-bit comparator equal for signal <addrTest[10]_numTest[10]_equal_101_o> created at line 159
    Found 12-bit comparator greater for signal <temp[1][11]_temp[0][11]_LessThan_116_o> created at line 176
    Found 12-bit comparator greater for signal <temp[0][11]_temp[2][11]_LessThan_117_o> created at line 177
    Found 12-bit comparator greater for signal <temp[1][11]_temp[2][11]_LessThan_119_o> created at line 185
    Found 12-bit comparator greater for signal <Sample[11]_Test[11]_LessThan_124_o> created at line 197
    Found 12-bit comparator greater for signal <count_DTW_matrix[11]_maxNumDTW[11]_LessThan_220_o> created at line 289
    Found 12-bit comparator greater for signal <count_DTW_matrix_write[11]_GND_1_o_LessThan_223_o> created at line 295
    Found 32-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_226_o> created at line 298
    Found 32-bit comparator equal for signal <GND_1_o_GND_1_o_equal_237_o> created at line 319
    Found 12-bit comparator equal for signal <GND_1_o_GND_1_o_equal_83_o> created at line 142
    Found 12-bit comparator equal for signal <GND_1_o_GND_1_o_equal_53_o> created at line 119
    Summary:
	inferred   1 Multiplier(s).
	inferred  25 Adder/Subtractor(s).
	inferred 263 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred 148 Multiplexer(s).
Unit <DTWmadule> synthesized.

Synthesizing Unit <div_12u_11u>.
    Related source file is "".
    Found 23-bit adder for signal <n0553> created at line 0.
    Found 23-bit adder for signal <GND_2_o_b[10]_add_1_OUT> created at line 0.
    Found 22-bit adder for signal <n0557> created at line 0.
    Found 22-bit adder for signal <GND_2_o_b[10]_add_3_OUT> created at line 0.
    Found 21-bit adder for signal <n0561> created at line 0.
    Found 21-bit adder for signal <GND_2_o_b[10]_add_5_OUT> created at line 0.
    Found 20-bit adder for signal <n0565> created at line 0.
    Found 20-bit adder for signal <GND_2_o_b[10]_add_7_OUT> created at line 0.
    Found 19-bit adder for signal <n0569> created at line 0.
    Found 19-bit adder for signal <GND_2_o_b[10]_add_9_OUT> created at line 0.
    Found 18-bit adder for signal <n0573> created at line 0.
    Found 18-bit adder for signal <GND_2_o_b[10]_add_11_OUT> created at line 0.
    Found 17-bit adder for signal <n0577> created at line 0.
    Found 17-bit adder for signal <GND_2_o_b[10]_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <n0581> created at line 0.
    Found 16-bit adder for signal <GND_2_o_b[10]_add_15_OUT> created at line 0.
    Found 15-bit adder for signal <n0585> created at line 0.
    Found 15-bit adder for signal <GND_2_o_b[10]_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <n0589> created at line 0.
    Found 14-bit adder for signal <GND_2_o_b[10]_add_19_OUT> created at line 0.
    Found 13-bit adder for signal <n0593> created at line 0.
    Found 13-bit adder for signal <GND_2_o_b[10]_add_21_OUT> created at line 0.
    Found 12-bit adder for signal <n0597> created at line 0.
    Found 12-bit adder for signal <a[11]_b[10]_add_23_OUT[11:0]> created at line 0.
    Found 23-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 122 Multiplexer(s).
Unit <div_12u_11u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 11x11-bit multiplier                                  : 1
# Adders/Subtractors                                   : 73
 11-bit adder                                          : 2
 12-bit adder                                          : 14
 12-bit subtractor                                     : 9
 13-bit adder                                          : 4
 13-bit subtractor                                     : 1
 14-bit adder                                          : 4
 15-bit adder                                          : 4
 16-bit adder                                          : 4
 17-bit adder                                          : 4
 18-bit adder                                          : 4
 19-bit adder                                          : 4
 20-bit adder                                          : 4
 21-bit adder                                          : 4
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 3-bit adder                                           : 3
# Registers                                            : 39
 1-bit register                                        : 18
 11-bit register                                       : 4
 12-bit register                                       : 13
 3-bit register                                        : 3
 36-bit register                                       : 1
# Comparators                                          : 41
 11-bit comparator equal                               : 1
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 10
 12-bit comparator lessequal                           : 4
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 392
 1-bit 2-to-1 multiplexer                              : 299
 11-bit 2-to-1 multiplexer                             : 52
 12-bit 2-to-1 multiplexer                             : 32
 3-bit 2-to-1 multiplexer                              : 5
 36-bit 2-to-1 multiplexer                             : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/DTW_Matrix.ngc>.
Reading core <ipcore_dir/Ram_Test.ngc>.
Reading core <ipcore_dir/Ram_Sample.ngc>.
Loading core <DTW_Matrix> for timing and area information for instance <DTW_Matrix_Memory>.
Loading core <Ram_Test> for timing and area information for instance <Test_Memory>.
Loading core <Ram_Sample> for timing and area information for instance <Sample_Memory>.

Synthesizing (advanced) Unit <DTWmadule>.
The following registers are absorbed into accumulator <sumSample>: 1 register on signal <sumSample>.
The following registers are absorbed into accumulator <sumTest>: 1 register on signal <sumTest>.
The following registers are absorbed into counter <countSampleNorm>: 1 register on signal <countSampleNorm>.
The following registers are absorbed into counter <countTestNorm>: 1 register on signal <countTestNorm>.
The following registers are absorbed into counter <count_DTW_matrix>: 1 register on signal <count_DTW_matrix>.
Unit <DTWmadule> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 11x11-bit multiplier                                  : 1
# Adders/Subtractors                                   : 44
 11-bit adder                                          : 2
 12-bit adder                                          : 7
 12-bit adder carry in                                 : 24
 12-bit subtractor                                     : 9
 13-bit subtractor                                     : 1
 3-bit adder                                           : 1
# Counters                                             : 3
 12-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Accumulators                                         : 2
 12-bit up accumulator                                 : 2
# Registers                                            : 221
 Flip-Flops                                            : 221
# Comparators                                          : 41
 11-bit comparator equal                               : 1
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 10
 12-bit comparator lessequal                           : 4
 13-bit comparator lessequal                           : 2
 14-bit comparator lessequal                           : 2
 15-bit comparator lessequal                           : 2
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 390
 1-bit 2-to-1 multiplexer                              : 299
 11-bit 2-to-1 multiplexer                             : 52
 12-bit 2-to-1 multiplexer                             : 32
 3-bit 2-to-1 multiplexer                              : 3
 36-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DTWmadule> ...
WARNING:Xst:1293 - FF/Latch <countSampleNorm_2> has a constant value of 0 in block <DTWmadule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <countTestNorm_2> has a constant value of 0 in block <DTWmadule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <countSampleNorm_2> has a constant value of 0 in block <DTWmadule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <countTestNorm_2> has a constant value of 0 in block <DTWmadule>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <div_12u_11u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DTWmadule, actual ratio is 22.
FlipFlop addrSample_0 has been replicated 3 time(s)
FlipFlop addrSample_1 has been replicated 4 time(s)
FlipFlop addrSample_10 has been replicated 2 time(s)
FlipFlop addrSample_2 has been replicated 2 time(s)
FlipFlop addrSample_3 has been replicated 2 time(s)
FlipFlop addrSample_4 has been replicated 2 time(s)
FlipFlop addrSample_5 has been replicated 2 time(s)
FlipFlop addrSample_6 has been replicated 2 time(s)
FlipFlop addrSample_7 has been replicated 3 time(s)
FlipFlop addrSample_8 has been replicated 2 time(s)
FlipFlop addrSample_9 has been replicated 2 time(s)
FlipFlop addrTest_0 has been replicated 3 time(s)
FlipFlop addrTest_1 has been replicated 4 time(s)
FlipFlop addrTest_10 has been replicated 2 time(s)
FlipFlop addrTest_2 has been replicated 2 time(s)
FlipFlop addrTest_3 has been replicated 2 time(s)
FlipFlop addrTest_4 has been replicated 2 time(s)
FlipFlop addrTest_5 has been replicated 2 time(s)
FlipFlop addrTest_6 has been replicated 2 time(s)
FlipFlop addrTest_7 has been replicated 3 time(s)
FlipFlop addrTest_8 has been replicated 2 time(s)
FlipFlop addrTest_9 has been replicated 2 time(s)
FlipFlop sumSample_8 has been replicated 2 time(s)
FlipFlop sumSample_9 has been replicated 1 time(s)
FlipFlop sumTest_8 has been replicated 2 time(s)
FlipFlop sumTest_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 319
 Flip-Flops                                            : 319

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DTWmadule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1826
#      GND                         : 4
#      INV                         : 42
#      LUT1                        : 27
#      LUT2                        : 131
#      LUT3                        : 110
#      LUT4                        : 279
#      LUT5                        : 223
#      LUT6                        : 375
#      MUXCY                       : 358
#      MUXF7                       : 3
#      VCC                         : 4
#      XORCY                       : 270
# FlipFlops/Latches                : 319
#      FD                          : 13
#      FDE                         : 193
#      FDR                         : 7
#      FDRE                        : 106
# RAMS                             : 7
#      RAMB16BWER                  : 5
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUF                        : 27
#      OBUF                        : 13
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             319  out of  11440     2%  
 Number of Slice LUTs:                 1187  out of   5720    20%  
    Number used as Logic:              1187  out of   5720    20%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1354
   Number with an unused Flip Flop:    1035  out of   1354    76%  
   Number with an unused LUT:           167  out of   1354    12%  
   Number of fully used LUT-FF pairs:   152  out of   1354    11%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of    102    40%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of     32    18%  
    Number using Block RAM only:          6
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                        | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                                        | 327   |
DTW_Matrix_Memory/N1               | NONE(DTW_Matrix_Memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram)| 3     |
Test_Memory/N1                     | NONE(Test_Memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram)       | 2     |
Sample_Memory/N1                   | NONE(Sample_Memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram)     | 2     |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 27.481ns (Maximum Frequency: 36.389MHz)
   Minimum input arrival time before clock: 6.997ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 27.481ns (frequency: 36.389MHz)
  Total number of paths / destination ports: 6453998614631 / 862
-------------------------------------------------------------------------
Delay:               27.481ns (Levels of Logic = 50)
  Source:            addrSample_9_1 (FF)
  Destination:       meanSample_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: addrSample_9_1 to meanSample_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.684  addrSample_9_1 (addrSample_9_1)
     LUT2:I0->O           10   0.203   0.961  sumSample[11]_addrSample[10]_div_4/o<11>12_SW0 (N55)
     LUT6:I4->O            3   0.203   0.651  sumSample[11]_addrSample[10]_div_4/o<11>11 (sumSample[11]_addrSample[10]_div_4_OUT<11>)
     LUT6:I5->O           17   0.205   1.028  sumSample[11]_addrSample[10]_div_4/Mmux_a[0]_GND_2_o_MUX_135_o121 (sumSample[11]_addrSample[10]_div_4/a[11]_GND_2_o_MUX_124_o)
     LUT6:I5->O            3   0.205   0.879  sumSample[11]_addrSample[10]_div_4/Madd_GND_2_o_b[10]_add_9_OUT_Madd_Madd_lut<10>1 (sumSample[11]_addrSample[10]_div_4/Madd_GND_2_o_b[10]_add_9_OUT_Madd_Madd_lut<10>)
     LUT5:I2->O            8   0.205   0.803  sumSample[11]_addrSample[10]_div_4/Madd_GND_2_o_b[10]_add_9_OUT_Madd_Madd_cy<10>11 (sumSample[11]_addrSample[10]_div_4/Madd_GND_2_o_b[10]_add_9_OUT_Madd_Madd_cy<10>)
     LUT5:I4->O            5   0.205   0.715  sumSample[11]_addrSample[10]_div_4/Mmux_a[0]_GND_2_o_MUX_213_o121 (sumSample[11]_addrSample[10]_div_4/a[11]_GND_2_o_MUX_202_o)
     LUT6:I5->O           14   0.205   0.958  sumSample[11]_addrSample[10]_div_4/o<7>2 (sumSample[11]_addrSample[10]_div_4_OUT<7>)
     LUT5:I4->O            3   0.205   0.879  sumSample[11]_addrSample[10]_div_4/o<6>24_SW2 (N107)
     LUT6:I3->O           15   0.205   0.982  sumSample[11]_addrSample[10]_div_4/o<6>24 (sumSample[11]_addrSample[10]_div_4_OUT<6>)
     LUT3:I2->O            3   0.205   0.755  sumSample[11]_addrSample[10]_div_4/Mmux_a[0]_GND_2_o_MUX_283_o121 (sumSample[11]_addrSample[10]_div_4/a[11]_GND_2_o_MUX_272_o)
     LUT5:I3->O            1   0.203   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<5>_lut<3> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<5>_lut<3>)
     MUXCY:S->O            1   0.172   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<5>_cy<3> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<5>_cy<3>)
     MUXCY:CI->O          28   0.258   1.235  sumSample[11]_addrSample[10]_div_4/Mcompar_o<5>_cy<4> (sumSample[11]_addrSample[10]_div_4_OUT<5>)
     LUT3:I2->O            4   0.205   0.931  sumSample[11]_addrSample[10]_div_4/Mmux_a[0]_GND_2_o_MUX_315_o171 (sumSample[11]_addrSample[10]_div_4/a[5]_GND_2_o_MUX_310_o)
     LUT4:I0->O            0   0.203   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<4>_lutdi (sumSample[11]_addrSample[10]_div_4/Mcompar_o<4>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<4>_cy<0> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<4>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<4>_cy<1> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<4>_cy<2> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<4>_cy<3> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<4>_cy<3>)
     MUXCY:CI->O          33   0.258   1.306  sumSample[11]_addrSample[10]_div_4/Mcompar_o<4>_cy<4> (sumSample[11]_addrSample[10]_div_4_OUT<4>)
     LUT3:I2->O            4   0.205   0.931  sumSample[11]_addrSample[10]_div_4/Mmux_a[0]_GND_2_o_MUX_345_o161 (sumSample[11]_addrSample[10]_div_4/a[4]_GND_2_o_MUX_341_o)
     LUT4:I0->O            0   0.203   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<3>_lutdi (sumSample[11]_addrSample[10]_div_4/Mcompar_o<3>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<3>_cy<0> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<3>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<3>_cy<1> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<3>_cy<2> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<3>_cy<3> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O          37   0.258   1.363  sumSample[11]_addrSample[10]_div_4/Mcompar_o<3>_cy<4> (sumSample[11]_addrSample[10]_div_4_OUT<3>)
     LUT3:I2->O            3   0.205   0.898  sumSample[11]_addrSample[10]_div_4/Mmux_a[0]_GND_2_o_MUX_373_o151 (sumSample[11]_addrSample[10]_div_4/a[3]_GND_2_o_MUX_370_o)
     LUT4:I0->O            0   0.203   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<2>_lutdi (sumSample[11]_addrSample[10]_div_4/Mcompar_o<2>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<2>_cy<0> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<2>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<2>_cy<1> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<2>_cy<2> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<2>_cy<3> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O          31   0.258   1.278  sumSample[11]_addrSample[10]_div_4/Mcompar_o<2>_cy<4> (sumSample[11]_addrSample[10]_div_4_OUT<2>)
     LUT3:I2->O            2   0.205   0.864  sumSample[11]_addrSample[10]_div_4/Mmux_n059551 (sumSample[11]_addrSample[10]_div_4/n0595<2>)
     LUT4:I0->O            0   0.203   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_lutdi (sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_cy<0> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_cy<1> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_cy<2> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_cy<3> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_cy<4> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_cy<4>)
     MUXCY:CI->O          12   0.258   0.909  sumSample[11]_addrSample[10]_div_4/Mcompar_o<1>_cy<5> (sumSample[11]_addrSample[10]_div_4_OUT<1>)
     LUT3:I2->O            2   0.205   0.864  sumSample[11]_addrSample[10]_div_4/Mmux_n054641 (sumSample[11]_addrSample[10]_div_4/n0546<1>)
     LUT4:I0->O            0   0.203   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_lutdi (sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_lutdi)
     MUXCY:DI->O           1   0.145   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_cy<0> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_cy<1> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_cy<2> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_cy<3> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_cy<4> (sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.258   0.000  sumSample[11]_addrSample[10]_div_4/Mcompar_o<0>_cy<5> (sumSample[11]_addrSample[10]_div_4_OUT<0>)
     FDE:D                     0.102          meanSample_0
    ----------------------------------------
    Total                     27.481ns (7.606ns logic, 19.875ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5813 / 373
-------------------------------------------------------------------------
Offset:              6.997ns (Levels of Logic = 6)
  Source:            InTest<3> (PAD)
  Destination:       addrTest_0 (FF)
  Destination Clock: clk rising

  Data Path: InTest<3> to addrTest_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   1.015  InTest_3_IBUF (InTest_3_IBUF)
     LUT6:I0->O            3   0.203   0.995  GND_1_o_InTest[11]_LessThan_22_o11 (GND_1_o_InTest[11]_LessThan_22_o1)
     LUT5:I0->O            4   0.203   1.028  Mmux__n0636121 (Mmux__n063612)
     LUT6:I1->O            1   0.203   0.808  Mmux_addrTest[10]_addrTest[10]_mux_113_OUT22 (Mmux_addrTest[10]_addrTest[10]_mux_113_OUT22)
     LUT4:I1->O            1   0.205   0.808  Mmux_addrTest[10]_addrTest[10]_mux_113_OUT24 (addrTest[10]_addrTest[10]_mux_113_OUT<0>)
     LUT4:I1->O            4   0.205   0.000  addrTest_0_glue_set (addrTest_0_glue_set)
     FD:D                      0.102          addrTest_0
    ----------------------------------------
    Total                      6.997ns (2.343ns logic, 4.654ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Out_Euclidean_Distatnce_11 (FF)
  Destination:       Out_Euclidean_Distatnce<11> (PAD)
  Source Clock:      clk rising

  Data Path: Out_Euclidean_Distatnce_11 to Out_Euclidean_Distatnce<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  Out_Euclidean_Distatnce_11 (Out_Euclidean_Distatnce_11)
     OBUF:I->O                 2.571          Out_Euclidean_Distatnce_11_OBUF (Out_Euclidean_Distatnce<11>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   27.481|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 28.85 secs
 
--> 

Total memory usage is 4537172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    2 (   0 filtered)

