set_property -dict { PACKAGE_PIN P15 IOSTANDARD LVCMOS33 } [get_ports { clk_50mhz_fpga1_1 }];
set_property -dict { PACKAGE_PIN M8 IOSTANDARD LVCMOS18 } [get_ports { clk_50mhz_fpga1_2 }];
set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS33 } [get_ports { clk_buff_m2_nic_rsw_to_fpga1_los_l }];
set_property -dict { PACKAGE_PIN AA13 IOSTANDARD LVCMOS33 } [get_ports { dimm_a_pg }];
set_property -dict { PACKAGE_PIN AB13 IOSTANDARD LVCMOS33 } [get_ports { dimm_b_pg }];
set_property -dict { PACKAGE_PIN W11 IOSTANDARD LVCMOS33 } [get_ports { dimm_c_pg }];
set_property -dict { PACKAGE_PIN Y11 IOSTANDARD LVCMOS33 } [get_ports { dimm_d_pg }];
set_property -dict { PACKAGE_PIN AB11 IOSTANDARD LVCMOS33 } [get_ports { dimm_e_pg }];
set_property -dict { PACKAGE_PIN AB12 IOSTANDARD LVCMOS33 } [get_ports { dimm_f_pg }];
set_property -dict { PACKAGE_PIN AB18 IOSTANDARD LVCMOS33 } [get_ports { dimm_g_pg }];
set_property -dict { PACKAGE_PIN AA17 IOSTANDARD LVCMOS33 } [get_ports { dimm_h_pg }];
set_property -dict { PACKAGE_PIN AA18 IOSTANDARD LVCMOS33 } [get_ports { dimm_i_pg }];
set_property -dict { PACKAGE_PIN Y18 IOSTANDARD LVCMOS33 } [get_ports { dimm_j_pg }];
set_property -dict { PACKAGE_PIN V16 IOSTANDARD LVCMOS33 } [get_ports { dimm_k_pg }];
set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get_ports { dimm_l_pg }];
# Not matching sch due to Alert and dat0 being swapped in AMD config but we didn't change sch names
#set_property -dict { PACKAGE_PIN U2 IOSTANDARD LVCMOS18 } [get_ports { espi0_fpga1_to_sp5_alert_l }];
set_property -dict { PACKAGE_PIN U3 IOSTANDARD LVCMOS18 } [get_ports { espi0_sp5_to_fpga1_clk }];
set_property -dict { PACKAGE_PIN T3 IOSTANDARD LVCMOS18 } [get_ports { espi0_sp5_to_fpga1_cs_l }];
set_property -dict { PACKAGE_PIN U4 IOSTANDARD LVCMOS18 } [get_ports { espi0_sp5_to_fpga1_dat[0] }];
set_property -dict { PACKAGE_PIN W3 IOSTANDARD LVCMOS18 } [get_ports { espi0_sp5_to_fpga1_dat[1] }];
set_property -dict { PACKAGE_PIN U1 IOSTANDARD LVCMOS18 } [get_ports { espi0_sp5_to_fpga1_dat[2] }];
set_property -dict { PACKAGE_PIN U2 IOSTANDARD LVCMOS18 } [get_ports { espi0_sp5_to_fpga1_dat[3] }];
set_property -dict { PACKAGE_PIN N3 IOSTANDARD LVCMOS18 } [get_ports { espi1_fpga1_to_sp5_alert_l }];
set_property -dict { PACKAGE_PIN M1 IOSTANDARD LVCMOS18 } [get_ports { espi1_sp5_to_fpga1_clk }];
set_property -dict { PACKAGE_PIN N4 IOSTANDARD LVCMOS18 } [get_ports { espi1_sp5_to_fpga1_clk_2 }];
set_property -dict { PACKAGE_PIN M2 IOSTANDARD LVCMOS18 } [get_ports { espi1_sp5_to_fpga1_cs_l }];
set_property -dict { PACKAGE_PIN M3 IOSTANDARD LVCMOS18 } [get_ports { espi1_sp5_to_fpga1_dat[0] }];
set_property -dict { PACKAGE_PIN M4 IOSTANDARD LVCMOS18 } [get_ports { espi1_sp5_to_fpga1_dat[1] }];
set_property -dict { PACKAGE_PIN L1 IOSTANDARD LVCMOS18 } [get_ports { espi1_sp5_to_fpga1_dat[2] }];
set_property -dict { PACKAGE_PIN K1 IOSTANDARD LVCMOS18 } [get_ports { espi1_sp5_to_fpga1_dat[3] }];
set_property -dict { PACKAGE_PIN Y1 IOSTANDARD LVCMOS18 } [get_ports { espi_sp5_to_fpga1_reset_l }];
set_property -dict { PACKAGE_PIN D4 IOSTANDARD LVCMOS33 } [get_ports { fan_central_hsc_to_fpga1_pg }];
set_property -dict { PACKAGE_PIN F1 IOSTANDARD LVCMOS33 } [get_ports { fan_east_hsc_to_fpga1_pg }];
set_property -dict { PACKAGE_PIN V20 IOSTANDARD LVCMOS33 } [get_ports { fan_to_fpga1_fan_fail }];
set_property -dict { PACKAGE_PIN E4 IOSTANDARD LVCMOS33 } [get_ports { fan_west_hsc_to_fpga1_pg }];
set_property -dict { PACKAGE_PIN H20 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_a[16] }];
set_property -dict { PACKAGE_PIN H21 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_a[17] }];
set_property -dict { PACKAGE_PIN J22 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_a[18] }];
set_property -dict { PACKAGE_PIN K22 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_a[19] }];
set_property -dict { PACKAGE_PIN M16 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_a[20] }];
set_property -dict { PACKAGE_PIN L20 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_a[21] }];
set_property -dict { PACKAGE_PIN L21 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_a[22] }];
set_property -dict { PACKAGE_PIN L22 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_a[23] }];
set_property -dict { PACKAGE_PIN J17 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_adv_l }];
set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_bl_l[0] }];
set_property -dict { PACKAGE_PIN G17 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_bl_l[1] }];
set_property -dict { PACKAGE_PIN F19 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_clk }];
set_property -dict { PACKAGE_PIN H16 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_cs_l }];
set_property -dict { PACKAGE_PIN L18 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[0] }];
set_property -dict { PACKAGE_PIN L19 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[1] }];
set_property -dict { PACKAGE_PIN M15 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[2] }];
set_property -dict { PACKAGE_PIN L15 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[3] }];
set_property -dict { PACKAGE_PIN G20 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[4] }];
set_property -dict { PACKAGE_PIN H19 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[5] }];
set_property -dict { PACKAGE_PIN M17 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[6] }];
set_property -dict { PACKAGE_PIN M18 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[7] }];
set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[8] }];
set_property -dict { PACKAGE_PIN K17 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[9] }];
set_property -dict { PACKAGE_PIN G21 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[10] }];
set_property -dict { PACKAGE_PIN G22 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[11] }];
set_property -dict { PACKAGE_PIN J19 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[12] }];
set_property -dict { PACKAGE_PIN J20 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[13] }];
set_property -dict { PACKAGE_PIN K18 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[14] }];
set_property -dict { PACKAGE_PIN K19 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_da[15] }];
set_property -dict { PACKAGE_PIN H18 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_oe_l }];
set_property -dict { PACKAGE_PIN K16 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_wait_l }];
set_property -dict { PACKAGE_PIN G16 IOSTANDARD LVCMOS33 } [get_ports { fmc_sp_to_fpga1_we_l }];
set_property -dict { PACKAGE_PIN Y8 IOSTANDARD LVCMOS18 } [get_ports { fpga1_espi0_cs_l_buff_oe_en_l }];
set_property -dict { PACKAGE_PIN W2 IOSTANDARD LVCMOS18 } [get_ports { fpga1_spare_v1p8[0] }];
set_property -dict { PACKAGE_PIN U5 IOSTANDARD LVCMOS18 } [get_ports { fpga1_spare_v1p8[1] }];
set_property -dict { PACKAGE_PIN W1 IOSTANDARD LVCMOS18 } [get_ports { fpga1_spare_v1p8[2] }];
set_property -dict { PACKAGE_PIN V7 IOSTANDARD LVCMOS18 } [get_ports { fpga1_spare_v1p8[3] }];
set_property -dict { PACKAGE_PIN V1 IOSTANDARD LVCMOS18 } [get_ports { fpga1_spare_v1p8[4] }];
set_property -dict { PACKAGE_PIN V6 IOSTANDARD LVCMOS18 } [get_ports { fpga1_spare_v1p8[5] }];
set_property -dict { PACKAGE_PIN U8 IOSTANDARD LVCMOS18 } [get_ports { fpga1_spare_v1p8[6] }];
set_property -dict { PACKAGE_PIN T8 IOSTANDARD LVCMOS18 } [get_ports { fpga1_spare_v1p8[7] }];
set_property -dict { PACKAGE_PIN C22 IOSTANDARD LVCMOS33 } [get_ports { fpga1_spare_v3p3_0 }];
set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports { fpga1_spare_v3p3_1 }];
set_property -dict { PACKAGE_PIN D21 IOSTANDARD LVCMOS33 } [get_ports { fpga1_spare_v3p3_2 }];
set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { fpga1_spare_v3p3_3 }];
set_property -dict { PACKAGE_PIN C20 IOSTANDARD LVCMOS33 } [get_ports { fpga1_spare_v3p3_4 }];
set_property -dict { PACKAGE_PIN B21 IOSTANDARD LVCMOS33 } [get_ports { fpga1_spare_v3p3_5 }];
set_property -dict { PACKAGE_PIN D20 IOSTANDARD LVCMOS33 } [get_ports { fpga1_spare_v3p3_6 }];
set_property -dict { PACKAGE_PIN B22 IOSTANDARD LVCMOS33 } [get_ports { fpga1_spare_v3p3_7 }];
set_property -dict { PACKAGE_PIN U19 IOSTANDARD LVCMOS33 } [get_ports { fpga1_status_led }];
set_property -dict { PACKAGE_PIN AA11 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_bp_buff_output_en_l }];
set_property -dict { PACKAGE_PIN G2 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_fan_central_hsc_disable }];
set_property -dict { PACKAGE_PIN G1 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_fan_east_hsc_disable }];
set_property -dict { PACKAGE_PIN E1 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_fan_west_hsc_disable }];
set_property -dict { PACKAGE_PIN B6 IOSTANDARD LVCMOS33 } [get_ports { fpga2_to_fpga1_io[0] }];
set_property -dict { PACKAGE_PIN A3 IOSTANDARD LVCMOS33 } [get_ports { fpga2_to_fpga1_io[1] }];
set_property -dict { PACKAGE_PIN A4 IOSTANDARD LVCMOS33 } [get_ports { fpga2_to_fpga1_io[2] }];
set_property -dict { PACKAGE_PIN A5 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_fpga2_io[0] }];
set_property -dict { PACKAGE_PIN B3 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_fpga2_io[1] }];
set_property -dict { PACKAGE_PIN A2 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_fpga2_io[2] }];
set_property -dict { PACKAGE_PIN E19 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_i2c_mux1_sel[0] }];
set_property -dict { PACKAGE_PIN A20 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_i2c_mux1_sel[1] }];
set_property -dict { PACKAGE_PIN G15 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_i2c_mux2_sel[0] }];
set_property -dict { PACKAGE_PIN D19 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_i2c_mux2_sel[1] }];
set_property -dict { PACKAGE_PIN F4 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_i2c_mux3_sel[0] }];
set_property -dict { PACKAGE_PIN D1 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_i2c_mux3_sel[1] }];
set_property -dict { PACKAGE_PIN C3 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_ign_trgt_fpga_creset }];
set_property -dict { PACKAGE_PIN W18 IOSTANDARD LVCMOS33} [get_ports { fpga1_to_m2a_hsc_en }];
set_property -dict { PACKAGE_PIN N19 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_m2a_perst_l }];
set_property -dict { PACKAGE_PIN Y19 IOSTANDARD LVCMOS33} [get_ports { fpga1_to_m2b_hsc_en }];
set_property -dict { PACKAGE_PIN P21 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_m2b_perst_l }];
set_property -dict { PACKAGE_PIN E3 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_nic_cld_rst_l }];
set_property -dict { PACKAGE_PIN B19 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_nic_eeprom_wp_l }];
set_property -dict { PACKAGE_PIN A18 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_nic_flash_eeprom_wp_buffer_oe_l }];
set_property -dict { PACKAGE_PIN D18 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_nic_flash_wp_l }];
set_property -dict { PACKAGE_PIN T22 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_nic_hsc_en }];
set_property -dict { PACKAGE_PIN A17 IOSTANDARD LVCMOS33} [get_ports { fpga1_to_nic_mfg_mode_l }];
set_property -dict { PACKAGE_PIN AB19 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_pcie_clk_buff_m2a_oe_l }];
set_property -dict { PACKAGE_PIN AB20 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_pcie_clk_buff_m2b_oe_l }];
set_property -dict { PACKAGE_PIN V18 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_pcie_clk_buff_nic_oe_l }];
set_property -dict { PACKAGE_PIN V19 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_pcie_clk_buff_rsw_oe_l }];
set_property -dict { PACKAGE_PIN Y12 IOSTANDARD LVCMOS33} [get_ports { fpga1_to_sp5_apml_xltr_en }];
set_property -dict { PACKAGE_PIN T2 IOSTANDARD LVCMOS18 } [get_ports { fpga1_to_sp5_espi_kbrst_l }];
set_property -dict { PACKAGE_PIN AB10 IOSTANDARD LVCMOS18 } [get_ports { fpga1_to_sp5_pwr_btn_l }];
set_property -dict { PACKAGE_PIN L7 IOSTANDARD LVCMOS18 } [get_ports { fpga1_to_sp5_pwrgd }];
set_property -dict { PACKAGE_PIN L4 IOSTANDARD LVCMOS18 } [get_ports { fpga1_to_sp5_reset_l }];
set_property -dict { PACKAGE_PIN AA8 IOSTANDARD LVCMOS18 } [get_ports { fpga1_to_sp5_romtype0 }];
set_property -dict { PACKAGE_PIN AB7 IOSTANDARD LVCMOS18 } [get_ports { fpga1_to_sp5_rsmrst_l }];
set_property -dict { PACKAGE_PIN AA7 IOSTANDARD LVCMOS18 } [get_ports { fpga1_to_sp5_sys_reset_l }];
set_property -dict { PACKAGE_PIN E11 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_sp_int_l }];
set_property -dict { PACKAGE_PIN D11 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_sp_irq_l[1] }];
set_property -dict { PACKAGE_PIN F13 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_sp_irq_l[2] }];
set_property -dict { PACKAGE_PIN F14 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_sp_irq_l[3] }];
set_property -dict { PACKAGE_PIN F12 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_sp_irq_l[4] }];
set_property -dict { PACKAGE_PIN A19 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_sp_irq_l[5] }];
set_property -dict { PACKAGE_PIN E17 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_sp_irq_l[6] }];
set_property -dict { PACKAGE_PIN G13 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_sp_misc_a }];
set_property -dict { PACKAGE_PIN G11 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_sp_misc_b }];
set_property -dict { PACKAGE_PIN F11 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_sp_misc_c }];
set_property -dict { PACKAGE_PIN G10 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_sp_misc_d }];
set_property -dict { PACKAGE_PIN J21 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_sp_mux_ign_mux_sel }];
set_property -dict { PACKAGE_PIN C2 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_v12_ddr5_abcdef_hsc_en }];
set_property -dict { PACKAGE_PIN C1 IOSTANDARD LVCMOS33 } [get_ports { fpga1_to_v12_ddr5_ghijkl_hsc_en }];
set_property -dict { PACKAGE_PIN AB2 IOSTANDARD LVCMOS18 } [get_ports { fpga1_uart0_buff_oe_en_l }];
set_property -dict { PACKAGE_PIN AB3 IOSTANDARD LVCMOS18 } [get_ports { fpga1_uart1_buff_oe_en_l }];
set_property -dict { PACKAGE_PIN H2 IOSTANDARD LVCMOS18 } [get_ports { hdt_conn_to_mux_testen }];
set_property -dict { PACKAGE_PIN J1 IOSTANDARD LVCMOS18 } [get_ports { hdt_fpga1_to_mux_dat }];
set_property -dict { PACKAGE_PIN J3 IOSTANDARD LVCMOS18 } [get_ports { hdt_fpga1_to_mux_dbreq_l }];
set_property -dict { PACKAGE_PIN K3 IOSTANDARD LVCMOS18 } [get_ports { hdt_fpga1_to_mux_en_l }];
set_property -dict { PACKAGE_PIN H4 IOSTANDARD LVCMOS18 } [get_ports { hdt_fpga1_to_mux_sel }];
set_property -dict { PACKAGE_PIN J2 IOSTANDARD LVCMOS18 } [get_ports { hdt_fpga1_to_mux_tck }];
set_property -dict { PACKAGE_PIN K4 IOSTANDARD LVCMOS18 } [get_ports { hdt_fpga1_to_mux_tms }];
set_property -dict { PACKAGE_PIN K2 IOSTANDARD LVCMOS18 } [get_ports { hdt_fpga1_to_mux_trst_l }];
set_property -dict { PACKAGE_PIN H5 IOSTANDARD LVCMOS18 } [get_ports { hdt_fpga1_to_mux_xtrig5_l}];
set_property -dict { PACKAGE_PIN H7 IOSTANDARD LVCMOS18 } [get_ports { hdt_fpga1_to_mux_xtrig6_l}];
set_property -dict { PACKAGE_PIN H6 IOSTANDARD LVCMOS18 } [get_ports { hdt_fpga1_to_mux_xtrig7_l }];
set_property -dict { PACKAGE_PIN H3 IOSTANDARD LVCMOS18 } [get_ports { hdt_mux_to_fpga1_dat }];
set_property -dict { PACKAGE_PIN N6 IOSTANDARD LVCMOS18 } [get_ports { i2c_sp5_to_fpgax_hp_scl }];
set_property -dict { PACKAGE_PIN P7 IOSTANDARD LVCMOS18 } [get_ports { i2c_sp5_to_fpgax_hp_sda }];
set_property -dict { PACKAGE_PIN M21 IOSTANDARD LVCMOS33 } [get_ports { i2c_sp_to_fpga1_scl }];
set_property -dict { PACKAGE_PIN N21 IOSTANDARD LVCMOS33 } [get_ports { i2c_sp_to_fpga1_sda }];
set_property -dict { PACKAGE_PIN AB4 IOSTANDARD LVCMOS18 } [get_ports { i3c_fpga1_to_dimm_abcdef_scl }];
set_property -dict { PACKAGE_PIN AB5 IOSTANDARD LVCMOS18 } [get_ports { i3c_fpga1_to_dimm_abcdef_sda }];
set_property -dict { PACKAGE_PIN Y5 IOSTANDARD LVCMOS18 } [get_ports { i3c_fpga1_to_dimm_ghijkl_scl }];
set_property -dict { PACKAGE_PIN Y6 IOSTANDARD LVCMOS18 } [get_ports { i3c_fpga1_to_dimm_ghijkl_sda }];
set_property -dict { PACKAGE_PIN C19 IOSTANDARD LVCMOS33 } [get_ports { i3c_fpga1_to_dimm_oe_l }];
set_property -dict { PACKAGE_PIN AA1 IOSTANDARD LVCMOS18 } [get_ports { i3c_sp5_to_fpga1_abcdef_scl }];
set_property -dict { PACKAGE_PIN AA2 IOSTANDARD LVCMOS18 } [get_ports { i3c_sp5_to_fpga1_abcdef_sda }];
set_property -dict { PACKAGE_PIN AB6 IOSTANDARD LVCMOS18 } [get_ports { i3c_sp5_to_fpga1_ghijkl_scl }];
set_property -dict { PACKAGE_PIN AA6 IOSTANDARD LVCMOS18 } [get_ports { i3c_sp5_to_fpga1_ghijkl_sda }];
set_property -dict { PACKAGE_PIN C18 IOSTANDARD LVCMOS33 } [get_ports { i3c_sp5_to_fpga1_oe_l }];
set_property -dict { PACKAGE_PIN E5 IOSTANDARD LVCMOS33 } [get_ports { m2a_hsc_to_fpga1_fault_l }];
set_property -dict { PACKAGE_PIN V22 IOSTANDARD LVCMOS33 } [get_ports { m2a_to_fpga1_pedet }];
set_property -dict { PACKAGE_PIN U22 IOSTANDARD LVCMOS33 } [get_ports { m2a_to_fpga1_prsnt_l }];
set_property -dict { PACKAGE_PIN G7 IOSTANDARD LVCMOS33 } [get_ports { m2b_hsc_to_fpga1_fault_l }];
set_property -dict { PACKAGE_PIN Y21 IOSTANDARD LVCMOS33} [get_ports { m2b_to_fpga1_pedet }];
set_property -dict { PACKAGE_PIN W21 IOSTANDARD LVCMOS33 } [get_ports { m2b_to_fpga1_prsnt_l }];
set_property -dict { PACKAGE_PIN E18 IOSTANDARD LVCMOS33 } [get_ports { main_hsc_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN D2 IOSTANDARD LVCMOS33 } [get_ports { nic_to_fpga1_ext_rst_l }];
set_property -dict { PACKAGE_PIN N17 IOSTANDARD LVCMOS33 } [get_ports { pcie_aux_fpga1_to_rsw_perst_l }];
set_property -dict { PACKAGE_PIN N20 IOSTANDARD LVCMOS33 } [get_ports { pcie_aux_rsw_to_fpga1_prsnt_buff_l }];
set_property -dict { PACKAGE_PIN P22 IOSTANDARD LVCMOS33 } [get_ports { pcie_aux_rsw_to_fpga1_pwrflt_buff_l }];
set_property -dict { PACKAGE_PIN N22 IOSTANDARD LVCMOS33 } [get_ports { pcie_fpga1_to_nic_perst_l }];
set_property -dict { PACKAGE_PIN V13 IOSTANDARD LVCMOS33 } [get_ports { pwr_cont1_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN T12 IOSTANDARD LVCMOS33 } [get_ports { pwr_cont1_to_fpga1_vddcr_cpu0_pg }];
set_property -dict { PACKAGE_PIN V14 IOSTANDARD LVCMOS33 } [get_ports { pwr_cont1_to_fpga1_vddcr_cpu1_pg }];
set_property -dict { PACKAGE_PIN T13 IOSTANDARD LVCMOS33 } [get_ports { pwr_cont1_to_fpga1_vddcr_soc_pg }];
set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS33 } [get_ports { pwr_cont1_to_fpga1_vddio_sp5_pg }];
set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS33 } [get_ports { pwr_cont2_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVCMOS33 } [get_ports { pwr_cont3_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN W14 IOSTANDARD LVCMOS33 } [get_ports { pwr_cont3_to_fpga1_cfp }];
set_property -dict { PACKAGE_PIN Y14 IOSTANDARD LVCMOS33 } [get_ports { pwr_cont3_to_fpga1_vrhot_n }];
set_property -dict { PACKAGE_PIN W12 IOSTANDARD LVCMOS33 } [get_ports { pwr_fpga1_to_v1p5_sp5_rtc_a2_en }];
set_property -dict { PACKAGE_PIN U12 IOSTANDARD LVCMOS33 } [get_ports { pwr_v1p5_sp5_rtc_a2_to_fpga1_pg }];
set_property -dict { PACKAGE_PIN P20 IOSTANDARD LVCMOS33 } [get_ports { rsw_to_sp5_pcie_attached_buff_l }];
set_property -dict { PACKAGE_PIN C16 IOSTANDARD LVCMOS33 } [get_ports { seq_rev_id[0] }];
set_property -dict { PACKAGE_PIN B15 IOSTANDARD LVCMOS33 } [get_ports { seq_rev_id[1] }];
set_property -dict { PACKAGE_PIN B16 IOSTANDARD LVCMOS33 } [get_ports { seq_rev_id[2] }];
set_property -dict { PACKAGE_PIN C5 IOSTANDARD LVCMOS33 } [get_ports { smbus_fan_central_hsc_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN D6 IOSTANDARD LVCMOS33 } [get_ports { smbus_fan_east_hsc_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN C6 IOSTANDARD LVCMOS33 } [get_ports { smbus_fan_west_hsc_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN Y13 IOSTANDARD LVCMOS33 } [get_ports { smbus_fpga1_to_nic_therm_alert_l }];
set_property -dict { PACKAGE_PIN AA21 IOSTANDARD LVCMOS33 } [get_ports { smbus_ibc_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN D7 IOSTANDARD LVCMOS33 } [get_ports { smbus_m2_hsc_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN D8 IOSTANDARD LVCMOS33 } [get_ports { smbus_nic_hsc_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN B10 IOSTANDARD LVCMOS33 } [get_ports { smbus_therm_nc_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN A10 IOSTANDARD LVCMOS33 } [get_ports { smbus_therm_ne_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN C9 IOSTANDARD LVCMOS33 } [get_ports { smbus_therm_nw_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN B9 IOSTANDARD LVCMOS33 } [get_ports { smbus_therm_sc_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN A9 IOSTANDARD LVCMOS33 } [get_ports { smbus_therm_se_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN E8 IOSTANDARD LVCMOS33 } [get_ports { smbus_therm_sw_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN F5 IOSTANDARD LVCMOS33 } [get_ports { smbus_v12_ddr5_abcdef_hsc_to_fpga1_alert }];
set_property -dict { PACKAGE_PIN F8 IOSTANDARD LVCMOS33 } [get_ports { smbus_v12_ddr5_ghijkl_hsc_to_fpga1_alert }];
set_property -dict { PACKAGE_PIN B7 IOSTANDARD LVCMOS33 } [get_ports { smbus_v12_mcio_a0hp_hsc_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN K5 IOSTANDARD LVCMOS18 } [get_ports { sp5_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN AA9 IOSTANDARD LVCMOS18 } [get_ports { sp5_to_fpga1_debug[1] }];
set_property -dict { PACKAGE_PIN AB9 IOSTANDARD LVCMOS18 } [get_ports { sp5_to_fpga1_debug[2] }];
set_property -dict { PACKAGE_PIN Y4 IOSTANDARD LVCMOS18 } [get_ports { sp5_to_fpga1_genint_l }];
set_property -dict { PACKAGE_PIN L6 IOSTANDARD LVCMOS18 } [get_ports { sp5_to_fpga1_pwrgd_out }];
set_property -dict { PACKAGE_PIN J7 IOSTANDARD LVCMOS18 } [get_ports { sp5_to_fpga1_pwrok_unbuf }];
set_property -dict { PACKAGE_PIN AA10 IOSTANDARD LVCMOS18 } [get_ports { sp5_to_fpga1_slp_s3_l }];
set_property -dict { PACKAGE_PIN Y7 IOSTANDARD LVCMOS18 } [get_ports { sp5_to_fpga1_slp_s5_l }];
set_property -dict { PACKAGE_PIN L8 IOSTANDARD LVCMOS18 } [get_ports { sp5_to_fpga1_smerr_l }];
set_property -dict { PACKAGE_PIN W7 IOSTANDARD LVCMOS18 } [get_ports { sp5_to_fpga1_spd_host_ctrl_l }];
set_property -dict { PACKAGE_PIN L5 IOSTANDARD LVCMOS18 } [get_ports { sp5_to_fpga1_thermtrip_l }];
set_property -dict { PACKAGE_PIN T1 IOSTANDARD LVCMOS18 } [get_ports { sp5_to_nic_mfg_mode_l }];
set_property -dict { PACKAGE_PIN C15 IOSTANDARD LVCMOS33 } [get_ports { sp_to_fpga1_system_reset_l }];
set_property -dict { PACKAGE_PIN N1 IOSTANDARD LVCMOS18 } [get_ports { spi0_sp5_to_fpga1_cs_l }];
set_property -dict { PACKAGE_PIN P3 IOSTANDARD LVCMOS18 } [get_ports { spi1_sp5_to_fpga1_cs_l }];
set_property -dict { PACKAGE_PIN P2 IOSTANDARD LVCMOS18 } [get_ports { spi2_sp5_to_fpga1_cs_l }];
set_property -dict { PACKAGE_PIN E15 IOSTANDARD LVCMOS33 } [get_ports { spi_fpga1_to_flash_clk }];
set_property -dict { PACKAGE_PIN C17 IOSTANDARD LVCMOS33 } [get_ports { spi_fpga1_to_flash_cs_l }];
set_property -dict { PACKAGE_PIN E16 IOSTANDARD LVCMOS33 } [get_ports { spi_fpga1_to_flash_dat[0] }];
set_property -dict { PACKAGE_PIN B14 IOSTANDARD LVCMOS33 } [get_ports { spi_fpga1_to_flash_dat[1] }];
set_property -dict { PACKAGE_PIN A14 IOSTANDARD LVCMOS33 } [get_ports { spi_fpga1_to_flash_dat[2] }];
set_property -dict { PACKAGE_PIN A16 IOSTANDARD LVCMOS33 } [get_ports { spi_fpga1_to_flash_dat[3] }];
set_property -dict { PACKAGE_PIN T7 IOSTANDARD LVCMOS18 } [get_ports { uart0_fpga1_to_sp5_dat_buff }];
set_property -dict { PACKAGE_PIN W5 IOSTANDARD LVCMOS18 } [get_ports { uart0_fpga1_to_sp5_rts_l_buff }];
set_property -dict { PACKAGE_PIN F15 IOSTANDARD LVCMOS33 } [get_ports { uart0_fpga1_to_sp_dat }];
set_property -dict { PACKAGE_PIN C13 IOSTANDARD LVCMOS33 } [get_ports { uart0_fpga1_to_sp_rts_l }];
set_property -dict { PACKAGE_PIN T6 IOSTANDARD LVCMOS18} [get_ports { uart0_sp5_to_fpga1_dat }];
set_property -dict { PACKAGE_PIN R2 IOSTANDARD LVCMOS18 } [get_ports { uart0_sp5_to_fpga1_int }];
set_property -dict { PACKAGE_PIN W4 IOSTANDARD LVCMOS18 } [get_ports { uart0_sp5_to_fpga1_rts_l }];
set_property -dict { PACKAGE_PIN G14 IOSTANDARD LVCMOS33 } [get_ports { uart0_sp_to_fpga1_dat }];
set_property -dict { PACKAGE_PIN D13 IOSTANDARD LVCMOS33 } [get_ports { uart0_sp_to_fpga1_rts_l }];
set_property -dict { PACKAGE_PIN V5 IOSTANDARD LVCMOS18 } [get_ports { uart1_fpga1_to_sp5_dat_buff }];
set_property -dict { PACKAGE_PIN A12 IOSTANDARD LVCMOS33 } [get_ports { uart1_fpga1_to_sp_dat }];
set_property -dict { PACKAGE_PIN C10 IOSTANDARD LVCMOS33 } [get_ports { uart1_fpga1_to_sp_rts_l }];
set_property -dict { PACKAGE_PIN V4 IOSTANDARD LVCMOS18 } [get_ports { uart1_sp5_to_fpga1_dat }];
set_property -dict { PACKAGE_PIN B13 IOSTANDARD LVCMOS33 } [get_ports { uart1_sp_to_fpga1_dat }];
set_property -dict { PACKAGE_PIN A13 IOSTANDARD LVCMOS33} [get_ports { uart1_sp_to_fpga1_rts_l }];
set_property -dict { PACKAGE_PIN D15 IOSTANDARD LVCMOS33 } [get_ports { uart_local_fpga1_to_sp_dat }];
set_property -dict { PACKAGE_PIN C12 IOSTANDARD LVCMOS33 } [get_ports { uart_local_fpga1_to_sp_rts_l }];
set_property -dict { PACKAGE_PIN D14 IOSTANDARD LVCMOS33 } [get_ports { uart_local_sp_to_fpga1_dat }];
set_property -dict { PACKAGE_PIN D12 IOSTANDARD LVCMOS33 } [get_ports { uart_local_sp_to_fpga1_rts_l }];
set_property -dict { PACKAGE_PIN A7 IOSTANDARD LVCMOS33 } [get_ports { v0p96_nic_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN P17 IOSTANDARD LVCMOS33 } [get_ports { v0p96_nic_vdd_a0hp_pg }];
set_property -dict { PACKAGE_PIN G4 IOSTANDARD LVCMOS33 } [get_ports { v12_ddr5_abcdef_a0_pg }];
set_property -dict { PACKAGE_PIN G3 IOSTANDARD LVCMOS33 } [get_ports { v12_ddr5_ghijkl_a0_pg }];
set_property -dict { PACKAGE_PIN T19 IOSTANDARD LVCMOS33 } [get_ports { v12p0_nic_a0hp_pg }];
set_property -dict { PACKAGE_PIN G6 IOSTANDARD LVCMOS33 } [get_ports { v12p0_nic_a0hp_to_fpga1_fault_l }];
set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports { v1p1_nic_enet_a0hp_pg }];
set_property -dict { PACKAGE_PIN AB16 IOSTANDARD LVCMOS33 } [get_ports { v1p1_sp5_en }];
set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS33 } [get_ports { v1p1_sp5_pg }];
set_property -dict { PACKAGE_PIN Y20 IOSTANDARD LVCMOS33 } [get_ports { v1p2_fpga2_a2_pg }];
set_property -dict { PACKAGE_PIN R16 IOSTANDARD LVCMOS33 } [get_ports { v1p2_nic_enet_a0hp_pg }];
set_property -dict { PACKAGE_PIN P16 IOSTANDARD LVCMOS33 } [get_ports { v1p2_nic_pcie_a0hp_pg }];
set_property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get_ports { v1p5_nic_a0hp_pg }];
set_property -dict { PACKAGE_PIN AB17 IOSTANDARD LVCMOS33 } [get_ports { v1p8_sp5_en }];
set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get_ports { v1p8_sp5_pg }];
set_property -dict { PACKAGE_PIN AA20 IOSTANDARD LVCMOS33 } [get_ports { v2p5_fpga2_a2_pg }];
set_property -dict { PACKAGE_PIN T21 IOSTANDARD LVCMOS33 } [get_ports { v2p5_mgmt_a2_pg }];
set_property -dict { PACKAGE_PIN AA22 IOSTANDARD LVCMOS33 } [get_ports { v3p3_fpga2_a2_pg }];
set_property -dict { PACKAGE_PIN V21 IOSTANDARD LVCMOS33 } [get_ports { v3p3_m2a_a0hp_pg_l }];
set_property -dict { PACKAGE_PIN W22 IOSTANDARD LVCMOS33 } [get_ports { v3p3_m2b_a0hp_pg_l }];
set_property -dict { PACKAGE_PIN R17 IOSTANDARD LVCMOS33 } [get_ports { v3p3_nic_a0hp_pg }];
set_property -dict { PACKAGE_PIN W17 IOSTANDARD LVCMOS33 } [get_ports { v3p3_sp5_en }];
set_property -dict { PACKAGE_PIN U15 IOSTANDARD LVCMOS33 } [get_ports { v3p3_sp5_pg }];
set_property -dict { PACKAGE_PIN T20 IOSTANDARD LVCMOS33 } [get_ports { v5p0_nic_a0hp_pg }];
set_property -dict { PACKAGE_PIN F7 IOSTANDARD LVCMOS33 } [get_ports { v5p0_nic_a0hp_to_fpga1_fault_l }];
set_property -dict { PACKAGE_PIN Y17 IOSTANDARD LVCMOS33 } [get_ports { vddcr_cpu0_en }];
set_property -dict { PACKAGE_PIN AB14 IOSTANDARD LVCMOS33 } [get_ports { vddcr_cpu1_en }];
set_property -dict { PACKAGE_PIN AA14 IOSTANDARD LVCMOS33 } [get_ports { vddcr_soc_en }];
set_property -dict { PACKAGE_PIN V12 IOSTANDARD LVCMOS33 } [get_ports { vddio_sp5_en }];
set_property -dict { PACKAGE_PIN C8 IOSTANDARD LVCMOS33 } [get_ports { vr_v1p8_sys_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN A6 IOSTANDARD LVCMOS33 } [get_ports { vr_v3p3_sys_to_fpga1_alert_l }];
set_property -dict { PACKAGE_PIN B8 IOSTANDARD LVCMOS33 } [get_ports { vr_v5p0_sys_to_fpga1_alert_l }];
