// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mul_HH_
#define _mul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mul_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 12,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct mul : public sc_module {
    // Port declarations 23
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    mul(sc_module_name name);
    SC_HAS_PROCESS(mul);

    ~mul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    mul_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* mul_AXILiteS_s_axi_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > a_address0;
    sc_signal< sc_logic > a_ce0;
    sc_signal< sc_lv<32> > a_q0;
    sc_signal< sc_lv<7> > b_address0;
    sc_signal< sc_logic > b_ce0;
    sc_signal< sc_lv<32> > b_q0;
    sc_signal< sc_lv<7> > c_address0;
    sc_signal< sc_logic > c_ce0;
    sc_signal< sc_logic > c_we0;
    sc_signal< sc_lv<8> > n;
    sc_signal< sc_lv<4> > j_0_reg_324;
    sc_signal< sc_lv<32> > reg_366;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln56_reg_923;
    sc_signal< sc_lv<1> > icmp_ln58_reg_932;
    sc_signal< sc_lv<1> > icmp_ln61_reg_815;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln61_1_reg_819;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln61_2_reg_823;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<1> > icmp_ln61_3_reg_827;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<1> > icmp_ln61_4_reg_831;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state9_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<1> > icmp_ln61_5_reg_835;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state10_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<1> > icmp_ln61_6_reg_839;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state11_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<1> > icmp_ln61_7_reg_843;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state12_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<1> > icmp_ln61_8_reg_847;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln61_9_reg_851;
    sc_signal< sc_lv<32> > reg_370;
    sc_signal< sc_lv<32> > grp_fu_374_p2;
    sc_signal< sc_lv<32> > reg_380;
    sc_signal< sc_lv<1> > icmp_ln56_reg_923_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln58_reg_932_pp0_iter1_reg;
    sc_signal< sc_lv<8> > n_read_reg_805;
    sc_signal< sc_lv<1> > or_ln53_fu_396_p2;
    sc_signal< sc_lv<1> > or_ln53_reg_811;
    sc_signal< sc_lv<1> > icmp_ln61_fu_402_p2;
    sc_signal< sc_lv<1> > icmp_ln61_1_fu_408_p2;
    sc_signal< sc_lv<1> > icmp_ln61_2_fu_414_p2;
    sc_signal< sc_lv<1> > icmp_ln61_3_fu_420_p2;
    sc_signal< sc_lv<1> > icmp_ln61_4_fu_426_p2;
    sc_signal< sc_lv<1> > icmp_ln61_5_fu_432_p2;
    sc_signal< sc_lv<1> > icmp_ln61_6_fu_438_p2;
    sc_signal< sc_lv<1> > icmp_ln61_7_fu_444_p2;
    sc_signal< sc_lv<1> > icmp_ln61_8_fu_450_p2;
    sc_signal< sc_lv<1> > icmp_ln61_9_fu_456_p2;
    sc_signal< sc_lv<1> > icmp_ln54_fu_462_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > i_fu_468_p2;
    sc_signal< sc_lv<4> > i_reg_859;
    sc_signal< sc_lv<1> > icmp_ln55_fu_478_p2;
    sc_signal< sc_lv<7> > add_ln62_fu_503_p2;
    sc_signal< sc_lv<7> > add_ln62_reg_868;
    sc_signal< sc_lv<7> > a_addr_reg_873;
    sc_signal< sc_lv<7> > a_addr_1_reg_878;
    sc_signal< sc_lv<7> > a_addr_2_reg_883;
    sc_signal< sc_lv<7> > a_addr_3_reg_888;
    sc_signal< sc_lv<7> > a_addr_4_reg_893;
    sc_signal< sc_lv<7> > a_addr_5_reg_898;
    sc_signal< sc_lv<7> > a_addr_6_reg_903;
    sc_signal< sc_lv<7> > a_addr_7_reg_908;
    sc_signal< sc_lv<7> > a_addr_8_reg_913;
    sc_signal< sc_lv<7> > a_addr_9_reg_918;
    sc_signal< sc_lv<1> > icmp_ln56_fu_613_p2;
    sc_signal< sc_lv<4> > j_fu_619_p2;
    sc_signal< sc_lv<4> > j_reg_927;
    sc_signal< sc_lv<1> > icmp_ln58_fu_629_p2;
    sc_signal< sc_lv<5> > zext_ln61_2_fu_639_p1;
    sc_signal< sc_lv<5> > zext_ln61_2_reg_941;
    sc_signal< sc_lv<32> > mul_ln62_reg_952;
    sc_signal< sc_lv<6> > zext_ln61_1_fu_664_p1;
    sc_signal< sc_lv<6> > zext_ln61_1_reg_963;
    sc_signal< sc_lv<32> > add_ln62_10_fu_679_p2;
    sc_signal< sc_lv<32> > add_ln62_10_reg_973;
    sc_signal< sc_lv<32> > add_ln62_12_fu_694_p2;
    sc_signal< sc_lv<32> > add_ln62_12_reg_984;
    sc_signal< sc_lv<7> > zext_ln61_fu_713_p1;
    sc_signal< sc_lv<7> > zext_ln61_reg_995;
    sc_signal< sc_lv<32> > add_ln62_14_fu_717_p2;
    sc_signal< sc_lv<32> > add_ln62_14_reg_1002;
    sc_signal< sc_lv<7> > or_ln62_1_fu_733_p3;
    sc_signal< sc_lv<7> > or_ln62_1_reg_1013;
    sc_signal< sc_lv<32> > add_ln62_16_fu_741_p2;
    sc_signal< sc_lv<32> > add_ln62_16_reg_1018;
    sc_signal< sc_lv<32> > add_ln62_18_fu_756_p2;
    sc_signal< sc_lv<32> > add_ln62_18_reg_1029;
    sc_signal< sc_lv<32> > add_ln62_20_fu_765_p2;
    sc_signal< sc_lv<32> > add_ln62_20_reg_1040;
    sc_signal< sc_lv<32> > add_ln62_22_fu_780_p2;
    sc_signal< sc_lv<32> > add_ln62_22_reg_1051;
    sc_signal< sc_lv<32> > add_ln62_23_fu_785_p2;
    sc_signal< sc_lv<32> > add_ln62_23_reg_1057;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_predicate_tran3to16_state3;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_lv<4> > i_0_reg_313;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<4> > ap_phi_mux_j_0_phi_fu_328_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_0_lcssa_phi_fu_340_p22;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_tmp_0_lcssa_reg_336;
    sc_signal< sc_lv<32> > add_ln62_25_fu_790_p2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln62_1_fu_509_p1;
    sc_signal< sc_lv<64> > zext_ln62_2_fu_520_p1;
    sc_signal< sc_lv<64> > zext_ln62_4_fu_531_p1;
    sc_signal< sc_lv<64> > zext_ln62_6_fu_542_p1;
    sc_signal< sc_lv<64> > zext_ln62_8_fu_553_p1;
    sc_signal< sc_lv<64> > zext_ln62_10_fu_564_p1;
    sc_signal< sc_lv<64> > zext_ln62_12_fu_575_p1;
    sc_signal< sc_lv<64> > zext_ln62_14_fu_586_p1;
    sc_signal< sc_lv<64> > zext_ln62_16_fu_597_p1;
    sc_signal< sc_lv<64> > zext_ln62_18_fu_608_p1;
    sc_signal< sc_lv<64> > zext_ln62_3_fu_634_p1;
    sc_signal< sc_lv<64> > zext_ln62_5_fu_649_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln62_7_fu_659_p1;
    sc_signal< sc_lv<64> > zext_ln62_9_fu_674_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln62_11_fu_689_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln62_13_fu_708_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > zext_ln62_15_fu_728_p1;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > zext_ln62_17_fu_751_p1;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > zext_ln62_19_fu_761_p1;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<64> > zext_ln62_20_fu_775_p1;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<64> > zext_ln65_fu_800_p1;
    sc_signal< sc_lv<1> > icmp_ln53_fu_384_p2;
    sc_signal< sc_lv<1> > icmp_ln53_1_fu_390_p2;
    sc_signal< sc_lv<8> > zext_ln54_fu_474_p1;
    sc_signal< sc_lv<5> > shl_ln62_1_fu_491_p3;
    sc_signal< sc_lv<7> > zext_ln62_fu_499_p1;
    sc_signal< sc_lv<7> > shl_ln_fu_483_p3;
    sc_signal< sc_lv<7> > or_ln62_fu_514_p2;
    sc_signal< sc_lv<7> > add_ln62_2_fu_525_p2;
    sc_signal< sc_lv<7> > add_ln62_3_fu_536_p2;
    sc_signal< sc_lv<7> > add_ln62_4_fu_547_p2;
    sc_signal< sc_lv<7> > add_ln62_5_fu_558_p2;
    sc_signal< sc_lv<7> > add_ln62_6_fu_569_p2;
    sc_signal< sc_lv<7> > add_ln62_7_fu_580_p2;
    sc_signal< sc_lv<7> > add_ln62_8_fu_591_p2;
    sc_signal< sc_lv<7> > add_ln62_9_fu_602_p2;
    sc_signal< sc_lv<8> > zext_ln56_fu_625_p1;
    sc_signal< sc_lv<5> > add_ln62_1_fu_643_p2;
    sc_signal< sc_lv<5> > add_ln62_11_fu_654_p2;
    sc_signal< sc_lv<6> > add_ln62_13_fu_668_p2;
    sc_signal< sc_lv<6> > add_ln62_15_fu_684_p2;
    sc_signal< sc_lv<5> > add_ln62_17_fu_699_p2;
    sc_signal< sc_lv<6> > sext_ln62_fu_704_p1;
    sc_signal< sc_lv<7> > add_ln62_19_fu_722_p2;
    sc_signal< sc_lv<7> > add_ln62_21_fu_746_p2;
    sc_signal< sc_lv<7> > add_ln62_24_fu_770_p2;
    sc_signal< sc_lv<7> > add_ln65_fu_796_p2;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1002;
    sc_signal< bool > ap_condition_1007;
    sc_signal< bool > ap_condition_1011;
    sc_signal< bool > ap_condition_1015;
    sc_signal< bool > ap_condition_1019;
    sc_signal< bool > ap_condition_1023;
    sc_signal< bool > ap_condition_1027;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_pp0_stage0;
    static const sc_lv<13> ap_ST_fsm_pp0_stage1;
    static const sc_lv<13> ap_ST_fsm_pp0_stage2;
    static const sc_lv<13> ap_ST_fsm_pp0_stage3;
    static const sc_lv<13> ap_ST_fsm_pp0_stage4;
    static const sc_lv<13> ap_ST_fsm_pp0_stage5;
    static const sc_lv<13> ap_ST_fsm_pp0_stage6;
    static const sc_lv<13> ap_ST_fsm_pp0_stage7;
    static const sc_lv<13> ap_ST_fsm_pp0_stage8;
    static const sc_lv<13> ap_ST_fsm_pp0_stage9;
    static const sc_lv<13> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_A;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<8> ap_const_lv8_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<7> ap_const_lv7_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<7> ap_const_lv7_3C;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<7> ap_const_lv7_46;
    static const sc_lv<7> ap_const_lv7_5A;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_address0();
    void thread_a_ce0();
    void thread_add_ln62_10_fu_679_p2();
    void thread_add_ln62_11_fu_654_p2();
    void thread_add_ln62_12_fu_694_p2();
    void thread_add_ln62_13_fu_668_p2();
    void thread_add_ln62_14_fu_717_p2();
    void thread_add_ln62_15_fu_684_p2();
    void thread_add_ln62_16_fu_741_p2();
    void thread_add_ln62_17_fu_699_p2();
    void thread_add_ln62_18_fu_756_p2();
    void thread_add_ln62_19_fu_722_p2();
    void thread_add_ln62_1_fu_643_p2();
    void thread_add_ln62_20_fu_765_p2();
    void thread_add_ln62_21_fu_746_p2();
    void thread_add_ln62_22_fu_780_p2();
    void thread_add_ln62_23_fu_785_p2();
    void thread_add_ln62_24_fu_770_p2();
    void thread_add_ln62_25_fu_790_p2();
    void thread_add_ln62_2_fu_525_p2();
    void thread_add_ln62_3_fu_536_p2();
    void thread_add_ln62_4_fu_547_p2();
    void thread_add_ln62_5_fu_558_p2();
    void thread_add_ln62_6_fu_569_p2();
    void thread_add_ln62_7_fu_580_p2();
    void thread_add_ln62_8_fu_591_p2();
    void thread_add_ln62_9_fu_602_p2();
    void thread_add_ln62_fu_503_p2();
    void thread_add_ln65_fu_796_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage7_iter0();
    void thread_ap_block_state11_pp0_stage8_iter0();
    void thread_ap_block_state12_pp0_stage9_iter0();
    void thread_ap_block_state13_pp0_stage0_iter1();
    void thread_ap_block_state14_pp0_stage1_iter1();
    void thread_ap_block_state15_pp0_stage2_iter1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage6_iter0();
    void thread_ap_condition_1002();
    void thread_ap_condition_1007();
    void thread_ap_condition_1011();
    void thread_ap_condition_1015();
    void thread_ap_condition_1019();
    void thread_ap_condition_1023();
    void thread_ap_condition_1027();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_j_0_phi_fu_328_p4();
    void thread_ap_phi_mux_tmp_0_lcssa_phi_fu_340_p22();
    void thread_ap_predicate_tran3to16_state3();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_b_address0();
    void thread_b_ce0();
    void thread_c_address0();
    void thread_c_ce0();
    void thread_c_we0();
    void thread_grp_fu_374_p2();
    void thread_i_fu_468_p2();
    void thread_icmp_ln53_1_fu_390_p2();
    void thread_icmp_ln53_fu_384_p2();
    void thread_icmp_ln54_fu_462_p2();
    void thread_icmp_ln55_fu_478_p2();
    void thread_icmp_ln56_fu_613_p2();
    void thread_icmp_ln58_fu_629_p2();
    void thread_icmp_ln61_1_fu_408_p2();
    void thread_icmp_ln61_2_fu_414_p2();
    void thread_icmp_ln61_3_fu_420_p2();
    void thread_icmp_ln61_4_fu_426_p2();
    void thread_icmp_ln61_5_fu_432_p2();
    void thread_icmp_ln61_6_fu_438_p2();
    void thread_icmp_ln61_7_fu_444_p2();
    void thread_icmp_ln61_8_fu_450_p2();
    void thread_icmp_ln61_9_fu_456_p2();
    void thread_icmp_ln61_fu_402_p2();
    void thread_j_fu_619_p2();
    void thread_or_ln53_fu_396_p2();
    void thread_or_ln62_1_fu_733_p3();
    void thread_or_ln62_fu_514_p2();
    void thread_sext_ln62_fu_704_p1();
    void thread_shl_ln62_1_fu_491_p3();
    void thread_shl_ln_fu_483_p3();
    void thread_zext_ln54_fu_474_p1();
    void thread_zext_ln56_fu_625_p1();
    void thread_zext_ln61_1_fu_664_p1();
    void thread_zext_ln61_2_fu_639_p1();
    void thread_zext_ln61_fu_713_p1();
    void thread_zext_ln62_10_fu_564_p1();
    void thread_zext_ln62_11_fu_689_p1();
    void thread_zext_ln62_12_fu_575_p1();
    void thread_zext_ln62_13_fu_708_p1();
    void thread_zext_ln62_14_fu_586_p1();
    void thread_zext_ln62_15_fu_728_p1();
    void thread_zext_ln62_16_fu_597_p1();
    void thread_zext_ln62_17_fu_751_p1();
    void thread_zext_ln62_18_fu_608_p1();
    void thread_zext_ln62_19_fu_761_p1();
    void thread_zext_ln62_1_fu_509_p1();
    void thread_zext_ln62_20_fu_775_p1();
    void thread_zext_ln62_2_fu_520_p1();
    void thread_zext_ln62_3_fu_634_p1();
    void thread_zext_ln62_4_fu_531_p1();
    void thread_zext_ln62_5_fu_649_p1();
    void thread_zext_ln62_6_fu_542_p1();
    void thread_zext_ln62_7_fu_659_p1();
    void thread_zext_ln62_8_fu_553_p1();
    void thread_zext_ln62_9_fu_674_p1();
    void thread_zext_ln62_fu_499_p1();
    void thread_zext_ln65_fu_800_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
