{"vcs1":{"timestamp_begin":1731388722.163518698, "rt":2.34, "ut":0.85, "st":0.21}}
{"vcselab":{"timestamp_begin":1731388724.566191621, "rt":1.23, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1731388725.859286802, "rt":0.35, "ut":0.17, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731388721.617739232}
{"VCS_COMP_START_TIME": 1731388721.617739232}
{"VCS_COMP_END_TIME": 1731388727.722126504}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334060}}
{"stitch_vcselab": {"peak_mem": 231596}}
