================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Jan 06 14:49:01 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         mult_vector
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  artix7
    * Target device:   xc7a200t-fbg484-3


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2234
FF:               3299
DSP:              3
BRAM:             3
URAM:             0
SRL:              393


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 4.249       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                    | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                    | 2234 | 3299 | 3   | 3    |      |     |        |      |         |          |        |
|   (inst)                | 25   | 289  | 1   |      |      |     |        |      |         |          |        |
|   control_s_axi_U       | 206  | 235  |     |      |      |     |        |      |         |          |        |
|   gmem0_m_axi_U         | 1406 | 1923 |     | 2    |      |     |        |      |         |          |        |
|   gmem1_m_axi_U         | 582  | 852  |     | 1    |      |     |        |      |         |          |        |
|   mul_32s_32s_32_1_1_U1 | 15   |      | 2   |      |      |     |        |      |         |          |        |
+-------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.66%  | OK     |
| FD                                                        | 50%       | 1.23%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.85%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.41%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.41%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.41%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2524      | 96     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.74   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.425ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.298ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                           | ENDPOINT PIN                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                          |                               |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.751 | mul_32s_32s_32_1_1_U1/tmp_product__0/CLK | mul_ln24_reg_355_reg/PCIN[0]  |            0 |          1 |          3.153 |          3.098 |        0.055 |
| Path2 | 5.751 | mul_32s_32s_32_1_1_U1/tmp_product__0/CLK | mul_ln24_reg_355_reg/PCIN[10] |            0 |          1 |          3.153 |          3.098 |        0.055 |
| Path3 | 5.751 | mul_32s_32s_32_1_1_U1/tmp_product__0/CLK | mul_ln24_reg_355_reg/PCIN[11] |            0 |          1 |          3.153 |          3.098 |        0.055 |
| Path4 | 5.751 | mul_32s_32s_32_1_1_U1/tmp_product__0/CLK | mul_ln24_reg_355_reg/PCIN[12] |            0 |          1 |          3.153 |          3.098 |        0.055 |
| Path5 | 5.751 | mul_32s_32s_32_1_1_U1/tmp_product__0/CLK | mul_ln24_reg_355_reg/PCIN[13] |            0 |          1 |          3.153 |          3.098 |        0.055 |
+-------+-------+------------------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------+------------------+
    | Path1 Cells                          | Primitive Type   |
    +--------------------------------------+------------------+
    | mul_32s_32s_32_1_1_U1/tmp_product__0 | MULT.dsp.DSP48E1 |
    | mul_ln24_reg_355_reg                 | MULT.dsp.DSP48E1 |
    +--------------------------------------+------------------+

    +--------------------------------------+------------------+
    | Path2 Cells                          | Primitive Type   |
    +--------------------------------------+------------------+
    | mul_32s_32s_32_1_1_U1/tmp_product__0 | MULT.dsp.DSP48E1 |
    | mul_ln24_reg_355_reg                 | MULT.dsp.DSP48E1 |
    +--------------------------------------+------------------+

    +--------------------------------------+------------------+
    | Path3 Cells                          | Primitive Type   |
    +--------------------------------------+------------------+
    | mul_32s_32s_32_1_1_U1/tmp_product__0 | MULT.dsp.DSP48E1 |
    | mul_ln24_reg_355_reg                 | MULT.dsp.DSP48E1 |
    +--------------------------------------+------------------+

    +--------------------------------------+------------------+
    | Path4 Cells                          | Primitive Type   |
    +--------------------------------------+------------------+
    | mul_32s_32s_32_1_1_U1/tmp_product__0 | MULT.dsp.DSP48E1 |
    | mul_ln24_reg_355_reg                 | MULT.dsp.DSP48E1 |
    +--------------------------------------+------------------+

    +--------------------------------------+------------------+
    | Path5 Cells                          | Primitive Type   |
    +--------------------------------------+------------------+
    | mul_32s_32s_32_1_1_U1/tmp_product__0 | MULT.dsp.DSP48E1 |
    | mul_ln24_reg_355_reg                 | MULT.dsp.DSP48E1 |
    +--------------------------------------+------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------+
| Report Type              | Report Location                                               |
+--------------------------+---------------------------------------------------------------+
| design_analysis          | impl/verilog/report/kernel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/kernel_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/kernel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/kernel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/kernel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/kernel_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------+


