<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Mar 23 22:39:26 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     PulseController
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            472 items scored, 472 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.781ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \a4_pulsein/pw__i3  (from clk +)
   Destination:    FD1P3IX    D              wb_dat_i_i0_i2  (to clk +)

   Delay:                   7.648ns  (39.3% logic, 60.7% route), 8 logic levels.

 Constraint Details:

      7.648ns data_path \a4_pulsein/pw__i3 to wb_dat_i_i0_i2 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 2.781ns

 Path Details: \a4_pulsein/pw__i3 to wb_dat_i_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \a4_pulsein/pw__i3 (from clk)
Route         1   e 0.660                                  a4_pw[3]
LUT4        ---     0.408              A to Z              i2_3_lut_adj_5
Route         1   e 0.660                                  n2796
LUT4        ---     0.408              D to Z              i579_4_lut
Route         1   e 0.660                                  n14
LUT4        ---     0.408              D to Z              i1_4_lut_adj_4
Route         1   e 0.660                                  n5
LUT4        ---     0.408              A to Z              i1304_4_lut
Route         1   e 0.660                                  n1538
LUT4        ---     0.408              D to Z              i1740_3_lut_4_lut
Route         1   e 0.020                                  n1420
MUXL5       ---     0.193           BLUT to Z              i853
Route         1   e 0.660                                  n1970
LUT4        ---     0.408              A to Z              i1357_2_lut
Route         1   e 0.660                                  n1971
                  --------
                    7.648  (39.3% logic, 60.7% route), 8 logic levels.


Error:  The following path violates requirements by 2.781ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \a4_pulsein/pw__i1  (from clk +)
   Destination:    FD1P3IX    D              wb_dat_i_i0_i2  (to clk +)

   Delay:                   7.648ns  (39.3% logic, 60.7% route), 8 logic levels.

 Constraint Details:

      7.648ns data_path \a4_pulsein/pw__i1 to wb_dat_i_i0_i2 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 2.781ns

 Path Details: \a4_pulsein/pw__i1 to wb_dat_i_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \a4_pulsein/pw__i1 (from clk)
Route         1   e 0.660                                  a4_pw[1]
LUT4        ---     0.408              C to Z              i2_3_lut_adj_5
Route         1   e 0.660                                  n2796
LUT4        ---     0.408              D to Z              i579_4_lut
Route         1   e 0.660                                  n14
LUT4        ---     0.408              D to Z              i1_4_lut_adj_4
Route         1   e 0.660                                  n5
LUT4        ---     0.408              A to Z              i1304_4_lut
Route         1   e 0.660                                  n1538
LUT4        ---     0.408              D to Z              i1740_3_lut_4_lut
Route         1   e 0.020                                  n1420
MUXL5       ---     0.193           BLUT to Z              i853
Route         1   e 0.660                                  n1970
LUT4        ---     0.408              A to Z              i1357_2_lut
Route         1   e 0.660                                  n1971
                  --------
                    7.648  (39.3% logic, 60.7% route), 8 logic levels.


Error:  The following path violates requirements by 2.781ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \a4_pulsein/pw__i2  (from clk +)
   Destination:    FD1P3IX    D              wb_dat_i_i0_i2  (to clk +)

   Delay:                   7.648ns  (39.3% logic, 60.7% route), 8 logic levels.

 Constraint Details:

      7.648ns data_path \a4_pulsein/pw__i2 to wb_dat_i_i0_i2 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 2.781ns

 Path Details: \a4_pulsein/pw__i2 to wb_dat_i_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \a4_pulsein/pw__i2 (from clk)
Route         1   e 0.660                                  a4_pw[2]
LUT4        ---     0.408              B to Z              i2_3_lut_adj_5
Route         1   e 0.660                                  n2796
LUT4        ---     0.408              D to Z              i579_4_lut
Route         1   e 0.660                                  n14
LUT4        ---     0.408              D to Z              i1_4_lut_adj_4
Route         1   e 0.660                                  n5
LUT4        ---     0.408              A to Z              i1304_4_lut
Route         1   e 0.660                                  n1538
LUT4        ---     0.408              D to Z              i1740_3_lut_4_lut
Route         1   e 0.020                                  n1420
MUXL5       ---     0.193           BLUT to Z              i853
Route         1   e 0.660                                  n1970
LUT4        ---     0.408              A to Z              i1357_2_lut
Route         1   e 0.660                                  n1971
                  --------
                    7.648  (39.3% logic, 60.7% route), 8 logic levels.

Warning: 7.781 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|     7.781 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n5_adj_271                              |       1|     163|     34.53%
                                        |        |        |
o_select_indicator_c                    |      28|     163|     34.53%
                                        |        |        |
n14_adj_267                             |       1|     162|     34.32%
                                        |        |        |
\y0_pulseout/n51                        |       1|     133|     28.18%
                                        |        |        |
\y1_pulseout/n51                        |       1|     133|     28.18%
                                        |        |        |
\y0_pulseout/n2757                      |       1|     121|     25.64%
                                        |        |        |
\y1_pulseout/n2733                      |       1|     121|     25.64%
                                        |        |        |
\y0_pulseout/n24                        |       2|     100|     21.19%
                                        |        |        |
\y1_pulseout/n24                        |       2|     100|     21.19%
                                        |        |        |
\y0_pulseout/n2758                      |       1|      99|     20.97%
                                        |        |        |
\y1_pulseout/n2734                      |       1|      99|     20.97%
                                        |        |        |
n2798                                   |       1|      81|     17.16%
                                        |        |        |
\y0_pulseout/n2759                      |       1|      77|     16.31%
                                        |        |        |
\y1_pulseout/n2735                      |       1|      77|     16.31%
                                        |        |        |
\y0_pulseout/n2760                      |       1|      55|     11.65%
                                        |        |        |
\y1_pulseout/n2736                      |       1|      55|     11.65%
                                        |        |        |
\y0_pulseout/n22                        |       1|      52|     11.02%
                                        |        |        |
\y1_pulseout/n22                        |       1|      52|     11.02%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 472  Score: 677515

Constraints cover  3247 paths, 567 nets, and 1449 connections (94.0% coverage)


Peak memory: 61501440 bytes, TRCE: 3153920 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
