
01_simple_periodic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e08  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d8  08008f18  08008f18  00018f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093f0  080093f0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  080093f0  080093f0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080093f0  080093f0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093f0  080093f0  000193f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093f4  080093f4  000193f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080093f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001264  20000074  0800946c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200012d8  0800946c  000212d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020851  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004233  00000000  00000000  000408ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b8  00000000  00000000  00044b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001738  00000000  00000000  000463e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b8ea  00000000  00000000  00047b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cd3a  00000000  00000000  00063402  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d423  00000000  00000000  0008013c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011d55f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e08  00000000  00000000  0011d5b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000074 	.word	0x20000074
 800012c:	00000000 	.word	0x00000000
 8000130:	08008f00 	.word	0x08008f00

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000078 	.word	0x20000078
 800014c:	08008f00 	.word	0x08008f00

08000150 <__aeabi_frsub>:
 8000150:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__addsf3>
 8000156:	bf00      	nop

08000158 <__aeabi_fsub>:
 8000158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800015c <__addsf3>:
 800015c:	0042      	lsls	r2, r0, #1
 800015e:	bf1f      	itttt	ne
 8000160:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000164:	ea92 0f03 	teqne	r2, r3
 8000168:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800016c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000170:	d06a      	beq.n	8000248 <__addsf3+0xec>
 8000172:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000176:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800017a:	bfc1      	itttt	gt
 800017c:	18d2      	addgt	r2, r2, r3
 800017e:	4041      	eorgt	r1, r0
 8000180:	4048      	eorgt	r0, r1
 8000182:	4041      	eorgt	r1, r0
 8000184:	bfb8      	it	lt
 8000186:	425b      	neglt	r3, r3
 8000188:	2b19      	cmp	r3, #25
 800018a:	bf88      	it	hi
 800018c:	4770      	bxhi	lr
 800018e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000192:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000196:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800019a:	bf18      	it	ne
 800019c:	4240      	negne	r0, r0
 800019e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001a2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001aa:	bf18      	it	ne
 80001ac:	4249      	negne	r1, r1
 80001ae:	ea92 0f03 	teq	r2, r3
 80001b2:	d03f      	beq.n	8000234 <__addsf3+0xd8>
 80001b4:	f1a2 0201 	sub.w	r2, r2, #1
 80001b8:	fa41 fc03 	asr.w	ip, r1, r3
 80001bc:	eb10 000c 	adds.w	r0, r0, ip
 80001c0:	f1c3 0320 	rsb	r3, r3, #32
 80001c4:	fa01 f103 	lsl.w	r1, r1, r3
 80001c8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001cc:	d502      	bpl.n	80001d4 <__addsf3+0x78>
 80001ce:	4249      	negs	r1, r1
 80001d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d8:	d313      	bcc.n	8000202 <__addsf3+0xa6>
 80001da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001de:	d306      	bcc.n	80001ee <__addsf3+0x92>
 80001e0:	0840      	lsrs	r0, r0, #1
 80001e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e6:	f102 0201 	add.w	r2, r2, #1
 80001ea:	2afe      	cmp	r2, #254	; 0xfe
 80001ec:	d251      	bcs.n	8000292 <__addsf3+0x136>
 80001ee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f6:	bf08      	it	eq
 80001f8:	f020 0001 	biceq.w	r0, r0, #1
 80001fc:	ea40 0003 	orr.w	r0, r0, r3
 8000200:	4770      	bx	lr
 8000202:	0049      	lsls	r1, r1, #1
 8000204:	eb40 0000 	adc.w	r0, r0, r0
 8000208:	3a01      	subs	r2, #1
 800020a:	bf28      	it	cs
 800020c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000210:	d2ed      	bcs.n	80001ee <__addsf3+0x92>
 8000212:	fab0 fc80 	clz	ip, r0
 8000216:	f1ac 0c08 	sub.w	ip, ip, #8
 800021a:	ebb2 020c 	subs.w	r2, r2, ip
 800021e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000222:	bfaa      	itet	ge
 8000224:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000228:	4252      	neglt	r2, r2
 800022a:	4318      	orrge	r0, r3
 800022c:	bfbc      	itt	lt
 800022e:	40d0      	lsrlt	r0, r2
 8000230:	4318      	orrlt	r0, r3
 8000232:	4770      	bx	lr
 8000234:	f092 0f00 	teq	r2, #0
 8000238:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800023c:	bf06      	itte	eq
 800023e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000242:	3201      	addeq	r2, #1
 8000244:	3b01      	subne	r3, #1
 8000246:	e7b5      	b.n	80001b4 <__addsf3+0x58>
 8000248:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800024c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000250:	bf18      	it	ne
 8000252:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000256:	d021      	beq.n	800029c <__addsf3+0x140>
 8000258:	ea92 0f03 	teq	r2, r3
 800025c:	d004      	beq.n	8000268 <__addsf3+0x10c>
 800025e:	f092 0f00 	teq	r2, #0
 8000262:	bf08      	it	eq
 8000264:	4608      	moveq	r0, r1
 8000266:	4770      	bx	lr
 8000268:	ea90 0f01 	teq	r0, r1
 800026c:	bf1c      	itt	ne
 800026e:	2000      	movne	r0, #0
 8000270:	4770      	bxne	lr
 8000272:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000276:	d104      	bne.n	8000282 <__addsf3+0x126>
 8000278:	0040      	lsls	r0, r0, #1
 800027a:	bf28      	it	cs
 800027c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000280:	4770      	bx	lr
 8000282:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000286:	bf3c      	itt	cc
 8000288:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800028c:	4770      	bxcc	lr
 800028e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000292:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000296:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800029a:	4770      	bx	lr
 800029c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002a0:	bf16      	itet	ne
 80002a2:	4608      	movne	r0, r1
 80002a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a8:	4601      	movne	r1, r0
 80002aa:	0242      	lsls	r2, r0, #9
 80002ac:	bf06      	itte	eq
 80002ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002b2:	ea90 0f01 	teqeq	r0, r1
 80002b6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002ba:	4770      	bx	lr

080002bc <__aeabi_ui2f>:
 80002bc:	f04f 0300 	mov.w	r3, #0
 80002c0:	e004      	b.n	80002cc <__aeabi_i2f+0x8>
 80002c2:	bf00      	nop

080002c4 <__aeabi_i2f>:
 80002c4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c8:	bf48      	it	mi
 80002ca:	4240      	negmi	r0, r0
 80002cc:	ea5f 0c00 	movs.w	ip, r0
 80002d0:	bf08      	it	eq
 80002d2:	4770      	bxeq	lr
 80002d4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d8:	4601      	mov	r1, r0
 80002da:	f04f 0000 	mov.w	r0, #0
 80002de:	e01c      	b.n	800031a <__aeabi_l2f+0x2a>

080002e0 <__aeabi_ul2f>:
 80002e0:	ea50 0201 	orrs.w	r2, r0, r1
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e00a      	b.n	8000304 <__aeabi_l2f+0x14>
 80002ee:	bf00      	nop

080002f0 <__aeabi_l2f>:
 80002f0:	ea50 0201 	orrs.w	r2, r0, r1
 80002f4:	bf08      	it	eq
 80002f6:	4770      	bxeq	lr
 80002f8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002fc:	d502      	bpl.n	8000304 <__aeabi_l2f+0x14>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	ea5f 0c01 	movs.w	ip, r1
 8000308:	bf02      	ittt	eq
 800030a:	4684      	moveq	ip, r0
 800030c:	4601      	moveq	r1, r0
 800030e:	2000      	moveq	r0, #0
 8000310:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000314:	bf08      	it	eq
 8000316:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800031a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031e:	fabc f28c 	clz	r2, ip
 8000322:	3a08      	subs	r2, #8
 8000324:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000328:	db10      	blt.n	800034c <__aeabi_l2f+0x5c>
 800032a:	fa01 fc02 	lsl.w	ip, r1, r2
 800032e:	4463      	add	r3, ip
 8000330:	fa00 fc02 	lsl.w	ip, r0, r2
 8000334:	f1c2 0220 	rsb	r2, r2, #32
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	fa20 f202 	lsr.w	r2, r0, r2
 8000340:	eb43 0002 	adc.w	r0, r3, r2
 8000344:	bf08      	it	eq
 8000346:	f020 0001 	biceq.w	r0, r0, #1
 800034a:	4770      	bx	lr
 800034c:	f102 0220 	add.w	r2, r2, #32
 8000350:	fa01 fc02 	lsl.w	ip, r1, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800035c:	fa21 f202 	lsr.w	r2, r1, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800036a:	4770      	bx	lr

0800036c <__aeabi_fmul>:
 800036c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000370:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000374:	bf1e      	ittt	ne
 8000376:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800037a:	ea92 0f0c 	teqne	r2, ip
 800037e:	ea93 0f0c 	teqne	r3, ip
 8000382:	d06f      	beq.n	8000464 <__aeabi_fmul+0xf8>
 8000384:	441a      	add	r2, r3
 8000386:	ea80 0c01 	eor.w	ip, r0, r1
 800038a:	0240      	lsls	r0, r0, #9
 800038c:	bf18      	it	ne
 800038e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000392:	d01e      	beq.n	80003d2 <__aeabi_fmul+0x66>
 8000394:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000398:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800039c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003a0:	fba0 3101 	umull	r3, r1, r0, r1
 80003a4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003ac:	bf3e      	ittt	cc
 80003ae:	0049      	lslcc	r1, r1, #1
 80003b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b4:	005b      	lslcc	r3, r3, #1
 80003b6:	ea40 0001 	orr.w	r0, r0, r1
 80003ba:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003be:	2afd      	cmp	r2, #253	; 0xfd
 80003c0:	d81d      	bhi.n	80003fe <__aeabi_fmul+0x92>
 80003c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ca:	bf08      	it	eq
 80003cc:	f020 0001 	biceq.w	r0, r0, #1
 80003d0:	4770      	bx	lr
 80003d2:	f090 0f00 	teq	r0, #0
 80003d6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003da:	bf08      	it	eq
 80003dc:	0249      	lsleq	r1, r1, #9
 80003de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e6:	3a7f      	subs	r2, #127	; 0x7f
 80003e8:	bfc2      	ittt	gt
 80003ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003f2:	4770      	bxgt	lr
 80003f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f8:	f04f 0300 	mov.w	r3, #0
 80003fc:	3a01      	subs	r2, #1
 80003fe:	dc5d      	bgt.n	80004bc <__aeabi_fmul+0x150>
 8000400:	f112 0f19 	cmn.w	r2, #25
 8000404:	bfdc      	itt	le
 8000406:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800040a:	4770      	bxle	lr
 800040c:	f1c2 0200 	rsb	r2, r2, #0
 8000410:	0041      	lsls	r1, r0, #1
 8000412:	fa21 f102 	lsr.w	r1, r1, r2
 8000416:	f1c2 0220 	rsb	r2, r2, #32
 800041a:	fa00 fc02 	lsl.w	ip, r0, r2
 800041e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000422:	f140 0000 	adc.w	r0, r0, #0
 8000426:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800042a:	bf08      	it	eq
 800042c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000430:	4770      	bx	lr
 8000432:	f092 0f00 	teq	r2, #0
 8000436:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800043a:	bf02      	ittt	eq
 800043c:	0040      	lsleq	r0, r0, #1
 800043e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000442:	3a01      	subeq	r2, #1
 8000444:	d0f9      	beq.n	800043a <__aeabi_fmul+0xce>
 8000446:	ea40 000c 	orr.w	r0, r0, ip
 800044a:	f093 0f00 	teq	r3, #0
 800044e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000452:	bf02      	ittt	eq
 8000454:	0049      	lsleq	r1, r1, #1
 8000456:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800045a:	3b01      	subeq	r3, #1
 800045c:	d0f9      	beq.n	8000452 <__aeabi_fmul+0xe6>
 800045e:	ea41 010c 	orr.w	r1, r1, ip
 8000462:	e78f      	b.n	8000384 <__aeabi_fmul+0x18>
 8000464:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000468:	ea92 0f0c 	teq	r2, ip
 800046c:	bf18      	it	ne
 800046e:	ea93 0f0c 	teqne	r3, ip
 8000472:	d00a      	beq.n	800048a <__aeabi_fmul+0x11e>
 8000474:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000478:	bf18      	it	ne
 800047a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047e:	d1d8      	bne.n	8000432 <__aeabi_fmul+0xc6>
 8000480:	ea80 0001 	eor.w	r0, r0, r1
 8000484:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000488:	4770      	bx	lr
 800048a:	f090 0f00 	teq	r0, #0
 800048e:	bf17      	itett	ne
 8000490:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000494:	4608      	moveq	r0, r1
 8000496:	f091 0f00 	teqne	r1, #0
 800049a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049e:	d014      	beq.n	80004ca <__aeabi_fmul+0x15e>
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	d101      	bne.n	80004aa <__aeabi_fmul+0x13e>
 80004a6:	0242      	lsls	r2, r0, #9
 80004a8:	d10f      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004aa:	ea93 0f0c 	teq	r3, ip
 80004ae:	d103      	bne.n	80004b8 <__aeabi_fmul+0x14c>
 80004b0:	024b      	lsls	r3, r1, #9
 80004b2:	bf18      	it	ne
 80004b4:	4608      	movne	r0, r1
 80004b6:	d108      	bne.n	80004ca <__aeabi_fmul+0x15e>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004c0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c8:	4770      	bx	lr
 80004ca:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ce:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004d2:	4770      	bx	lr

080004d4 <__aeabi_fdiv>:
 80004d4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004dc:	bf1e      	ittt	ne
 80004de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004e2:	ea92 0f0c 	teqne	r2, ip
 80004e6:	ea93 0f0c 	teqne	r3, ip
 80004ea:	d069      	beq.n	80005c0 <__aeabi_fdiv+0xec>
 80004ec:	eba2 0203 	sub.w	r2, r2, r3
 80004f0:	ea80 0c01 	eor.w	ip, r0, r1
 80004f4:	0249      	lsls	r1, r1, #9
 80004f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004fa:	d037      	beq.n	800056c <__aeabi_fdiv+0x98>
 80004fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000500:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000504:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000508:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800050c:	428b      	cmp	r3, r1
 800050e:	bf38      	it	cc
 8000510:	005b      	lslcc	r3, r3, #1
 8000512:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000516:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800051a:	428b      	cmp	r3, r1
 800051c:	bf24      	itt	cs
 800051e:	1a5b      	subcs	r3, r3, r1
 8000520:	ea40 000c 	orrcs.w	r0, r0, ip
 8000524:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000528:	bf24      	itt	cs
 800052a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000532:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000536:	bf24      	itt	cs
 8000538:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800053c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000540:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000544:	bf24      	itt	cs
 8000546:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800054a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054e:	011b      	lsls	r3, r3, #4
 8000550:	bf18      	it	ne
 8000552:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000556:	d1e0      	bne.n	800051a <__aeabi_fdiv+0x46>
 8000558:	2afd      	cmp	r2, #253	; 0xfd
 800055a:	f63f af50 	bhi.w	80003fe <__aeabi_fmul+0x92>
 800055e:	428b      	cmp	r3, r1
 8000560:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000564:	bf08      	it	eq
 8000566:	f020 0001 	biceq.w	r0, r0, #1
 800056a:	4770      	bx	lr
 800056c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000570:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000574:	327f      	adds	r2, #127	; 0x7f
 8000576:	bfc2      	ittt	gt
 8000578:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800057c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000580:	4770      	bxgt	lr
 8000582:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000586:	f04f 0300 	mov.w	r3, #0
 800058a:	3a01      	subs	r2, #1
 800058c:	e737      	b.n	80003fe <__aeabi_fmul+0x92>
 800058e:	f092 0f00 	teq	r2, #0
 8000592:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000596:	bf02      	ittt	eq
 8000598:	0040      	lsleq	r0, r0, #1
 800059a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059e:	3a01      	subeq	r2, #1
 80005a0:	d0f9      	beq.n	8000596 <__aeabi_fdiv+0xc2>
 80005a2:	ea40 000c 	orr.w	r0, r0, ip
 80005a6:	f093 0f00 	teq	r3, #0
 80005aa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ae:	bf02      	ittt	eq
 80005b0:	0049      	lsleq	r1, r1, #1
 80005b2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b6:	3b01      	subeq	r3, #1
 80005b8:	d0f9      	beq.n	80005ae <__aeabi_fdiv+0xda>
 80005ba:	ea41 010c 	orr.w	r1, r1, ip
 80005be:	e795      	b.n	80004ec <__aeabi_fdiv+0x18>
 80005c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c4:	ea92 0f0c 	teq	r2, ip
 80005c8:	d108      	bne.n	80005dc <__aeabi_fdiv+0x108>
 80005ca:	0242      	lsls	r2, r0, #9
 80005cc:	f47f af7d 	bne.w	80004ca <__aeabi_fmul+0x15e>
 80005d0:	ea93 0f0c 	teq	r3, ip
 80005d4:	f47f af70 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e776      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	d104      	bne.n	80005ec <__aeabi_fdiv+0x118>
 80005e2:	024b      	lsls	r3, r1, #9
 80005e4:	f43f af4c 	beq.w	8000480 <__aeabi_fmul+0x114>
 80005e8:	4608      	mov	r0, r1
 80005ea:	e76e      	b.n	80004ca <__aeabi_fmul+0x15e>
 80005ec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005f0:	bf18      	it	ne
 80005f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f6:	d1ca      	bne.n	800058e <__aeabi_fdiv+0xba>
 80005f8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005fc:	f47f af5c 	bne.w	80004b8 <__aeabi_fmul+0x14c>
 8000600:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000604:	f47f af3c 	bne.w	8000480 <__aeabi_fmul+0x114>
 8000608:	e75f      	b.n	80004ca <__aeabi_fmul+0x15e>
 800060a:	bf00      	nop

0800060c <__aeabi_f2uiz>:
 800060c:	0042      	lsls	r2, r0, #1
 800060e:	d20e      	bcs.n	800062e <__aeabi_f2uiz+0x22>
 8000610:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000614:	d30b      	bcc.n	800062e <__aeabi_f2uiz+0x22>
 8000616:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800061a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061e:	d409      	bmi.n	8000634 <__aeabi_f2uiz+0x28>
 8000620:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000624:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000628:	fa23 f002 	lsr.w	r0, r3, r2
 800062c:	4770      	bx	lr
 800062e:	f04f 0000 	mov.w	r0, #0
 8000632:	4770      	bx	lr
 8000634:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000638:	d101      	bne.n	800063e <__aeabi_f2uiz+0x32>
 800063a:	0242      	lsls	r2, r0, #9
 800063c:	d102      	bne.n	8000644 <__aeabi_f2uiz+0x38>
 800063e:	f04f 30ff 	mov.w	r0, #4294967295
 8000642:	4770      	bx	lr
 8000644:	f04f 0000 	mov.w	r0, #0
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <aht10_init>:
extern I2C_HandleTypeDef hi2c1;
extern ADC_HandleTypeDef hadc1;


void aht10_init()
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af02      	add	r7, sp, #8
	uint8_t init_cmd[3] = {0xAC, 0x33, 0x00}; //init, data0, data1
 8000652:	4a0b      	ldr	r2, [pc, #44]	; (8000680 <aht10_init+0x34>)
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	6812      	ldr	r2, [r2, #0]
 8000658:	4611      	mov	r1, r2
 800065a:	8019      	strh	r1, [r3, #0]
 800065c:	3302      	adds	r3, #2
 800065e:	0c12      	lsrs	r2, r2, #16
 8000660:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, AHT10_ADDRESS, init_cmd, sizeof(init_cmd), 100);
 8000662:	1d3a      	adds	r2, r7, #4
 8000664:	2364      	movs	r3, #100	; 0x64
 8000666:	9300      	str	r3, [sp, #0]
 8000668:	2303      	movs	r3, #3
 800066a:	2170      	movs	r1, #112	; 0x70
 800066c:	4805      	ldr	r0, [pc, #20]	; (8000684 <aht10_init+0x38>)
 800066e:	f002 fa2d 	bl	8002acc <HAL_I2C_Master_Transmit>
	HAL_Delay(80);
 8000672:	2050      	movs	r0, #80	; 0x50
 8000674:	f001 f93c 	bl	80018f0 <HAL_Delay>
}
 8000678:	bf00      	nop
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	08008f18 	.word	0x08008f18
 8000684:	200010f8 	.word	0x200010f8

08000688 <aht10_get_data>:

int aht10_get_data(sensor_typedef *m_sensor)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b088      	sub	sp, #32
 800068c:	af02      	add	r7, sp, #8
 800068e:	6078      	str	r0, [r7, #4]
	uint8_t receive_buff[6] = {0};
 8000690:	2300      	movs	r3, #0
 8000692:	60bb      	str	r3, [r7, #8]
 8000694:	2300      	movs	r3, #0
 8000696:	81bb      	strh	r3, [r7, #12]
	uint32_t raw_RH;
	uint32_t raw_temp;

	aht10_init();
 8000698:	f7ff ffd8 	bl	800064c <aht10_init>

	HAL_I2C_Master_Receive(&hi2c1, AHT10_ADDRESS, receive_buff, sizeof(receive_buff), 100);
 800069c:	f107 0208 	add.w	r2, r7, #8
 80006a0:	2364      	movs	r3, #100	; 0x64
 80006a2:	9300      	str	r3, [sp, #0]
 80006a4:	2306      	movs	r3, #6
 80006a6:	2170      	movs	r1, #112	; 0x70
 80006a8:	482e      	ldr	r0, [pc, #184]	; (8000764 <aht10_get_data+0xdc>)
 80006aa:	f002 fb0d 	bl	8002cc8 <HAL_I2C_Master_Receive>

	if (!(receive_buff[0] & 0x80))
 80006ae:	7a3b      	ldrb	r3, [r7, #8]
 80006b0:	b25b      	sxtb	r3, r3
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	db50      	blt.n	8000758 <aht10_get_data+0xd0>
	{
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80006b6:	7a7b      	ldrb	r3, [r7, #9]
 80006b8:	031a      	lsls	r2, r3, #12
		                 ((uint16_t)receive_buff[2] << 4)  |
 80006ba:	7abb      	ldrb	r3, [r7, #10]
 80006bc:	011b      	lsls	r3, r3, #4
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80006be:	4313      	orrs	r3, r2
		                 (receive_buff[3] >> 4);
 80006c0:	7afa      	ldrb	r2, [r7, #11]
 80006c2:	0912      	lsrs	r2, r2, #4
 80006c4:	b2d2      	uxtb	r2, r2
		                 ((uint16_t)receive_buff[2] << 4)  |
 80006c6:	4313      	orrs	r3, r2
		 raw_RH = ((uint16_t)receive_buff[1] << 12) |
 80006c8:	617b      	str	r3, [r7, #20]
		     m_sensor->humidity =(uint16_t) (((float)raw_RH * 100.0f / 1048576.0f)*100);
 80006ca:	6978      	ldr	r0, [r7, #20]
 80006cc:	f7ff fdf6 	bl	80002bc <__aeabi_ui2f>
 80006d0:	4603      	mov	r3, r0
 80006d2:	4925      	ldr	r1, [pc, #148]	; (8000768 <aht10_get_data+0xe0>)
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff fe49 	bl	800036c <__aeabi_fmul>
 80006da:	4603      	mov	r3, r0
 80006dc:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 80006e0:	4618      	mov	r0, r3
 80006e2:	f7ff fef7 	bl	80004d4 <__aeabi_fdiv>
 80006e6:	4603      	mov	r3, r0
 80006e8:	491f      	ldr	r1, [pc, #124]	; (8000768 <aht10_get_data+0xe0>)
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff fe3e 	bl	800036c <__aeabi_fmul>
 80006f0:	4603      	mov	r3, r0
 80006f2:	4618      	mov	r0, r3
 80006f4:	f7ff ff8a 	bl	800060c <__aeabi_f2uiz>
 80006f8:	4603      	mov	r3, r0
 80006fa:	b29a      	uxth	r2, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	801a      	strh	r2, [r3, #0]

		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000700:	7afb      	ldrb	r3, [r7, #11]
 8000702:	041b      	lsls	r3, r3, #16
 8000704:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
		                    ((uint16_t)receive_buff[4] << 8)         |
 8000708:	7b3b      	ldrb	r3, [r7, #12]
 800070a:	021b      	lsls	r3, r3, #8
		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 800070c:	4313      	orrs	r3, r2
		                     receive_buff[5];
 800070e:	7b7a      	ldrb	r2, [r7, #13]
		                    ((uint16_t)receive_buff[4] << 8)         |
 8000710:	4313      	orrs	r3, r2
		        raw_temp = (((uint16_t)receive_buff[3] & 0x0F) << 16) |
 8000712:	613b      	str	r3, [r7, #16]
		     m_sensor->temp =(uint16_t) (((float)raw_temp * 200.0f / 1048576.0f - 50.0f)*100);
 8000714:	6938      	ldr	r0, [r7, #16]
 8000716:	f7ff fdd1 	bl	80002bc <__aeabi_ui2f>
 800071a:	4603      	mov	r3, r0
 800071c:	4913      	ldr	r1, [pc, #76]	; (800076c <aht10_get_data+0xe4>)
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff fe24 	bl	800036c <__aeabi_fmul>
 8000724:	4603      	mov	r3, r0
 8000726:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff fed2 	bl	80004d4 <__aeabi_fdiv>
 8000730:	4603      	mov	r3, r0
 8000732:	490f      	ldr	r1, [pc, #60]	; (8000770 <aht10_get_data+0xe8>)
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fd0f 	bl	8000158 <__aeabi_fsub>
 800073a:	4603      	mov	r3, r0
 800073c:	490a      	ldr	r1, [pc, #40]	; (8000768 <aht10_get_data+0xe0>)
 800073e:	4618      	mov	r0, r3
 8000740:	f7ff fe14 	bl	800036c <__aeabi_fmul>
 8000744:	4603      	mov	r3, r0
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff ff60 	bl	800060c <__aeabi_f2uiz>
 800074c:	4603      	mov	r3, r0
 800074e:	b29a      	uxth	r2, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	805a      	strh	r2, [r3, #2]
		     return 1;
 8000754:	2301      	movs	r3, #1
 8000756:	e000      	b.n	800075a <aht10_get_data+0xd2>
	}
	return 1;
 8000758:	2301      	movs	r3, #1
}
 800075a:	4618      	mov	r0, r3
 800075c:	3718      	adds	r7, #24
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	200010f8 	.word	0x200010f8
 8000768:	42c80000 	.word	0x42c80000
 800076c:	43480000 	.word	0x43480000
 8000770:	42480000 	.word	0x42480000

08000774 <read_adc_once>:

uint16_t read_adc_once(ADC_HandleTypeDef *hadc)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
    HAL_ADC_Start(hadc);
 800077c:	6878      	ldr	r0, [r7, #4]
 800077e:	f001 f9b3 	bl	8001ae8 <HAL_ADC_Start>

    // wait for conversion
    if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK)
 8000782:	210a      	movs	r1, #10
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	f001 fa89 	bl	8001c9c <HAL_ADC_PollForConversion>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <read_adc_once+0x20>
        return 0; // timeout or error
 8000790:	2300      	movs	r3, #0
 8000792:	e008      	b.n	80007a6 <read_adc_once+0x32>

    uint16_t val = HAL_ADC_GetValue(hadc);
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f001 fb87 	bl	8001ea8 <HAL_ADC_GetValue>
 800079a:	4603      	mov	r3, r0
 800079c:	81fb      	strh	r3, [r7, #14]

    HAL_ADC_Stop(hadc);
 800079e:	6878      	ldr	r0, [r7, #4]
 80007a0:	f001 fa50 	bl	8001c44 <HAL_ADC_Stop>

    return val;
 80007a4:	89fb      	ldrh	r3, [r7, #14]
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	3710      	adds	r7, #16
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
	...

080007b0 <moisture_get>:
}

uint16_t moisture_get(
                      uint32_t MOISTURE_DRY,
                      uint32_t MOISTURE_WET, sensor_typedef *m_sensor)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b088      	sub	sp, #32
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	607a      	str	r2, [r7, #4]
    uint32_t sum = 0;
 80007bc:	2300      	movs	r3, #0
 80007be:	61fb      	str	r3, [r7, #28]

    /* ---- Take 10 ADC samples ---- */
    for (uint8_t i = 0; i < 10; i++)
 80007c0:	2300      	movs	r3, #0
 80007c2:	76fb      	strb	r3, [r7, #27]
 80007c4:	e00d      	b.n	80007e2 <moisture_get+0x32>
    {
        sum += read_adc_once(&hadc1);
 80007c6:	4827      	ldr	r0, [pc, #156]	; (8000864 <moisture_get+0xb4>)
 80007c8:	f7ff ffd4 	bl	8000774 <read_adc_once>
 80007cc:	4603      	mov	r3, r0
 80007ce:	461a      	mov	r2, r3
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	4413      	add	r3, r2
 80007d4:	61fb      	str	r3, [r7, #28]
        HAL_Delay(100);
 80007d6:	2064      	movs	r0, #100	; 0x64
 80007d8:	f001 f88a 	bl	80018f0 <HAL_Delay>
    for (uint8_t i = 0; i < 10; i++)
 80007dc:	7efb      	ldrb	r3, [r7, #27]
 80007de:	3301      	adds	r3, #1
 80007e0:	76fb      	strb	r3, [r7, #27]
 80007e2:	7efb      	ldrb	r3, [r7, #27]
 80007e4:	2b09      	cmp	r3, #9
 80007e6:	d9ee      	bls.n	80007c6 <moisture_get+0x16>
    }

    /* ---- Average ADC value ---- */
    uint32_t adc = sum / 10;
 80007e8:	69fb      	ldr	r3, [r7, #28]
 80007ea:	4a1f      	ldr	r2, [pc, #124]	; (8000868 <moisture_get+0xb8>)
 80007ec:	fba2 2303 	umull	r2, r3, r2, r3
 80007f0:	08db      	lsrs	r3, r3, #3
 80007f2:	613b      	str	r3, [r7, #16]

    int32_t pct_x100;

    /* ---- ADC → moisture percent ×100 ---- */
    if (MOISTURE_WET < MOISTURE_DRY)
 80007f4:	68ba      	ldr	r2, [r7, #8]
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d20e      	bcs.n	800081a <moisture_get+0x6a>
    {
        // Typical soil sensor: wet ADC < dry ADC
        pct_x100 = (int32_t)(MOISTURE_DRY - adc) * 10000L /
 80007fc:	68fa      	ldr	r2, [r7, #12]
 80007fe:	693b      	ldr	r3, [r7, #16]
 8000800:	1ad3      	subs	r3, r2, r3
 8000802:	461a      	mov	r2, r3
 8000804:	f242 7310 	movw	r3, #10000	; 0x2710
 8000808:	fb03 f302 	mul.w	r3, r3, r2
                   (int32_t)(MOISTURE_DRY - MOISTURE_WET);
 800080c:	68f9      	ldr	r1, [r7, #12]
 800080e:	68ba      	ldr	r2, [r7, #8]
 8000810:	1a8a      	subs	r2, r1, r2
        pct_x100 = (int32_t)(MOISTURE_DRY - adc) * 10000L /
 8000812:	fb93 f3f2 	sdiv	r3, r3, r2
 8000816:	617b      	str	r3, [r7, #20]
 8000818:	e00d      	b.n	8000836 <moisture_get+0x86>
    }
    else
    {
        pct_x100 = (int32_t)(adc - MOISTURE_DRY) * 10000L /
 800081a:	693a      	ldr	r2, [r7, #16]
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	1ad3      	subs	r3, r2, r3
 8000820:	461a      	mov	r2, r3
 8000822:	f242 7310 	movw	r3, #10000	; 0x2710
 8000826:	fb03 f302 	mul.w	r3, r3, r2
                   (int32_t)(MOISTURE_WET - MOISTURE_DRY);
 800082a:	68b9      	ldr	r1, [r7, #8]
 800082c:	68fa      	ldr	r2, [r7, #12]
 800082e:	1a8a      	subs	r2, r1, r2
        pct_x100 = (int32_t)(adc - MOISTURE_DRY) * 10000L /
 8000830:	fb93 f3f2 	sdiv	r3, r3, r2
 8000834:	617b      	str	r3, [r7, #20]
    }

    /* ---- Clamp to 0–100.00% ---- */
    if (pct_x100 < 0)      pct_x100 = 0;
 8000836:	697b      	ldr	r3, [r7, #20]
 8000838:	2b00      	cmp	r3, #0
 800083a:	da01      	bge.n	8000840 <moisture_get+0x90>
 800083c:	2300      	movs	r3, #0
 800083e:	617b      	str	r3, [r7, #20]
    if (pct_x100 > 10000)  pct_x100 = 10000;
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	f242 7210 	movw	r2, #10000	; 0x2710
 8000846:	4293      	cmp	r3, r2
 8000848:	dd02      	ble.n	8000850 <moisture_get+0xa0>
 800084a:	f242 7310 	movw	r3, #10000	; 0x2710
 800084e:	617b      	str	r3, [r7, #20]
    m_sensor->soil_moisture = (uint16_t)pct_x100;
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	b29a      	uxth	r2, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	809a      	strh	r2, [r3, #4]
    return (uint16_t)pct_x100;
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	b29b      	uxth	r3, r3
}
 800085c:	4618      	mov	r0, r3
 800085e:	3720      	adds	r7, #32
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20001158 	.word	0x20001158
 8000868:	cccccccd 	.word	0xcccccccd

0800086c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800086c:	b480      	push	{r7}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	4a06      	ldr	r2, [pc, #24]	; (8000894 <vApplicationGetIdleTaskMemory+0x28>)
 800087c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800087e:	68bb      	ldr	r3, [r7, #8]
 8000880:	4a05      	ldr	r2, [pc, #20]	; (8000898 <vApplicationGetIdleTaskMemory+0x2c>)
 8000882:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2280      	movs	r2, #128	; 0x80
 8000888:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800088a:	bf00      	nop
 800088c:	3714      	adds	r7, #20
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr
 8000894:	20000090 	.word	0x20000090
 8000898:	20000144 	.word	0x20000144

0800089c <main>:
  * @brief  The application entry point.
  * @retval int
  */
sensor_typedef m_sensor;
int main(void)
{
 800089c:	b5b0      	push	{r4, r5, r7, lr}
 800089e:	b09e      	sub	sp, #120	; 0x78
 80008a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008a2:	f000 fff3 	bl	800188c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008a6:	f000 f87d 	bl	80009a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008aa:	f000 f9e9 	bl	8000c80 <MX_GPIO_Init>
  MX_I2C1_Init();
 80008ae:	f000 f907 	bl	8000ac0 <MX_I2C1_Init>
  MX_TIM1_Init();
 80008b2:	f000 f969 	bl	8000b88 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80008b6:	f000 f9b9 	bl	8000c2c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80008ba:	f000 f92f 	bl	8000b1c <MX_SPI1_Init>
  MX_ADC1_Init();
 80008be:	f000 f8c1 	bl	8000a44 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  oled_init();
 80008c2:	f000 fb93 	bl	8000fec <oled_init>
  oled_clear();
 80008c6:	f000 fc02 	bl	80010ce <oled_clear>

  uart_rx_IT();
 80008ca:	f000 fefb 	bl	80016c4 <uart_rx_IT>
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of sensorMutex */
  osMutexDef(sensorMutex);
 80008ce:	2300      	movs	r3, #0
 80008d0:	673b      	str	r3, [r7, #112]	; 0x70
 80008d2:	2300      	movs	r3, #0
 80008d4:	677b      	str	r3, [r7, #116]	; 0x74
  sensorMutexHandle = osMutexCreate(osMutex(sensorMutex));
 80008d6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80008da:	4618      	mov	r0, r3
 80008dc:	f005 faf7 	bl	8005ece <osMutexCreate>
 80008e0:	4603      	mov	r3, r0
 80008e2:	4a27      	ldr	r2, [pc, #156]	; (8000980 <main+0xe4>)
 80008e4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of aht10_task */
  osThreadDef(aht10_task, aht10_task_start, 2, 0, 128);
 80008e6:	4b27      	ldr	r3, [pc, #156]	; (8000984 <main+0xe8>)
 80008e8:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80008ec:	461d      	mov	r5, r3
 80008ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  aht10_taskHandle = osThreadCreate(osThread(aht10_task), NULL);
 80008fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80008fe:	2100      	movs	r1, #0
 8000900:	4618      	mov	r0, r3
 8000902:	f005 fa98 	bl	8005e36 <osThreadCreate>
 8000906:	4603      	mov	r3, r0
 8000908:	4a1f      	ldr	r2, [pc, #124]	; (8000988 <main+0xec>)
 800090a:	6013      	str	r3, [r2, #0]

  /* definition and creation of soil_task */
  osThreadDef(soil_task, soil_task_start, 1, 0, 128);
 800090c:	4b1f      	ldr	r3, [pc, #124]	; (800098c <main+0xf0>)
 800090e:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000912:	461d      	mov	r5, r3
 8000914:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000916:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000918:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800091c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  soil_taskHandle = osThreadCreate(osThread(soil_task), NULL);
 8000920:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f005 fa85 	bl	8005e36 <osThreadCreate>
 800092c:	4603      	mov	r3, r0
 800092e:	4a18      	ldr	r2, [pc, #96]	; (8000990 <main+0xf4>)
 8000930:	6013      	str	r3, [r2, #0]

  /* definition and creation of oled_task */
  osThreadDef(oled_task, oled_task_start, 0, 0, 128);
 8000932:	4b18      	ldr	r3, [pc, #96]	; (8000994 <main+0xf8>)
 8000934:	f107 041c 	add.w	r4, r7, #28
 8000938:	461d      	mov	r5, r3
 800093a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800093c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800093e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000942:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  oled_taskHandle = osThreadCreate(osThread(oled_task), NULL);
 8000946:	f107 031c 	add.w	r3, r7, #28
 800094a:	2100      	movs	r1, #0
 800094c:	4618      	mov	r0, r3
 800094e:	f005 fa72 	bl	8005e36 <osThreadCreate>
 8000952:	4603      	mov	r3, r0
 8000954:	4a10      	ldr	r2, [pc, #64]	; (8000998 <main+0xfc>)
 8000956:	6013      	str	r3, [r2, #0]

  /* definition and creation of uart_task */
  osThreadDef(uart_task, uart_task_start, -1, 0, 128);
 8000958:	4b10      	ldr	r3, [pc, #64]	; (800099c <main+0x100>)
 800095a:	463c      	mov	r4, r7
 800095c:	461d      	mov	r5, r3
 800095e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000960:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000962:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000966:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uart_taskHandle = osThreadCreate(osThread(uart_task), NULL);
 800096a:	463b      	mov	r3, r7
 800096c:	2100      	movs	r1, #0
 800096e:	4618      	mov	r0, r3
 8000970:	f005 fa61 	bl	8005e36 <osThreadCreate>
 8000974:	4603      	mov	r3, r0
 8000976:	4a0a      	ldr	r2, [pc, #40]	; (80009a0 <main+0x104>)
 8000978:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800097a:	f005 fa45 	bl	8005e08 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800097e:	e7fe      	b.n	800097e <main+0xe2>
 8000980:	20001154 	.word	0x20001154
 8000984:	08008f4c 	.word	0x08008f4c
 8000988:	200010f4 	.word	0x200010f4
 800098c:	08008f68 	.word	0x08008f68
 8000990:	200011d0 	.word	0x200011d0
 8000994:	08008f84 	.word	0x08008f84
 8000998:	2000121c 	.word	0x2000121c
 800099c:	08008fa0 	.word	0x08008fa0
 80009a0:	20001278 	.word	0x20001278

080009a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b094      	sub	sp, #80	; 0x50
 80009a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009ae:	2228      	movs	r2, #40	; 0x28
 80009b0:	2100      	movs	r1, #0
 80009b2:	4618      	mov	r0, r3
 80009b4:	f007 fdbc 	bl	8008530 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b8:	f107 0314 	add.w	r3, r7, #20
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009c8:	1d3b      	adds	r3, r7, #4
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	605a      	str	r2, [r3, #4]
 80009d0:	609a      	str	r2, [r3, #8]
 80009d2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009d4:	2302      	movs	r3, #2
 80009d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009d8:	2301      	movs	r3, #1
 80009da:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009dc:	2310      	movs	r3, #16
 80009de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009e0:	2300      	movs	r3, #0
 80009e2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009e8:	4618      	mov	r0, r3
 80009ea:	f002 ff5f 	bl	80038ac <HAL_RCC_OscConfig>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80009f4:	f000 fab1 	bl	8000f5a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f8:	230f      	movs	r3, #15
 80009fa:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009fc:	2300      	movs	r3, #0
 80009fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a00:	2300      	movs	r3, #0
 8000a02:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a04:	2300      	movs	r3, #0
 8000a06:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a0c:	f107 0314 	add.w	r3, r7, #20
 8000a10:	2100      	movs	r1, #0
 8000a12:	4618      	mov	r0, r3
 8000a14:	f003 f9ca 	bl	8003dac <HAL_RCC_ClockConfig>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000a1e:	f000 fa9c 	bl	8000f5a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a22:	2302      	movs	r3, #2
 8000a24:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000a26:	2300      	movs	r3, #0
 8000a28:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a2a:	1d3b      	adds	r3, r7, #4
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f003 fb7b 	bl	8004128 <HAL_RCCEx_PeriphCLKConfig>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000a38:	f000 fa8f 	bl	8000f5a <Error_Handler>
  }
}
 8000a3c:	bf00      	nop
 8000a3e:	3750      	adds	r7, #80	; 0x50
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a4a:	1d3b      	adds	r3, r7, #4
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a54:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a56:	4a19      	ldr	r2, [pc, #100]	; (8000abc <MX_ADC1_Init+0x78>)
 8000a58:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a5a:	4b17      	ldr	r3, [pc, #92]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a60:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a66:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a6c:	4b12      	ldr	r3, [pc, #72]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a6e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000a72:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a74:	4b10      	ldr	r3, [pc, #64]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000a7a:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a80:	480d      	ldr	r0, [pc, #52]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000a82:	f000 ff59 	bl	8001938 <HAL_ADC_Init>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000a8c:	f000 fa65 	bl	8000f5a <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000a90:	2302      	movs	r3, #2
 8000a92:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a94:	2301      	movs	r3, #1
 8000a96:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a9c:	1d3b      	adds	r3, r7, #4
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4805      	ldr	r0, [pc, #20]	; (8000ab8 <MX_ADC1_Init+0x74>)
 8000aa2:	f001 fa0d 	bl	8001ec0 <HAL_ADC_ConfigChannel>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000aac:	f000 fa55 	bl	8000f5a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ab0:	bf00      	nop
 8000ab2:	3710      	adds	r7, #16
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20001158 	.word	0x20001158
 8000abc:	40012400 	.word	0x40012400

08000ac0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ac4:	4b12      	ldr	r3, [pc, #72]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000ac6:	4a13      	ldr	r2, [pc, #76]	; (8000b14 <MX_I2C1_Init+0x54>)
 8000ac8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000aca:	4b11      	ldr	r3, [pc, #68]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000acc:	4a12      	ldr	r2, [pc, #72]	; (8000b18 <MX_I2C1_Init+0x58>)
 8000ace:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ad0:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000ad6:	4b0e      	ldr	r3, [pc, #56]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000adc:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000ade:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ae2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000aea:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000af0:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000afc:	4804      	ldr	r0, [pc, #16]	; (8000b10 <MX_I2C1_Init+0x50>)
 8000afe:	f001 fea1 	bl	8002844 <HAL_I2C_Init>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b08:	f000 fa27 	bl	8000f5a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b0c:	bf00      	nop
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	200010f8 	.word	0x200010f8
 8000b14:	40005400 	.word	0x40005400
 8000b18:	000186a0 	.word	0x000186a0

08000b1c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b20:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b22:	4a18      	ldr	r2, [pc, #96]	; (8000b84 <MX_SPI1_Init+0x68>)
 8000b24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b26:	4b16      	ldr	r3, [pc, #88]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b28:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b2e:	4b14      	ldr	r3, [pc, #80]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b34:	4b12      	ldr	r3, [pc, #72]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b3a:	4b11      	ldr	r3, [pc, #68]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b46:	4b0e      	ldr	r3, [pc, #56]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b4c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b4e:	4b0c      	ldr	r3, [pc, #48]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b54:	4b0a      	ldr	r3, [pc, #40]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b5a:	4b09      	ldr	r3, [pc, #36]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b60:	4b07      	ldr	r3, [pc, #28]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b66:	4b06      	ldr	r3, [pc, #24]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b68:	220a      	movs	r2, #10
 8000b6a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b6c:	4804      	ldr	r0, [pc, #16]	; (8000b80 <MX_SPI1_Init+0x64>)
 8000b6e:	f003 fc47 	bl	8004400 <HAL_SPI_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b78:	f000 f9ef 	bl	8000f5a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20001220 	.word	0x20001220
 8000b84:	40013000 	.word	0x40013000

08000b88 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b8e:	f107 0308 	add.w	r3, r7, #8
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b9c:	463b      	mov	r3, r7
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
 8000ba2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ba4:	4b1f      	ldr	r3, [pc, #124]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000ba6:	4a20      	ldr	r2, [pc, #128]	; (8000c28 <MX_TIM1_Init+0xa0>)
 8000ba8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 8000baa:	4b1e      	ldr	r3, [pc, #120]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bac:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000bb0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb2:	4b1c      	ldr	r3, [pc, #112]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 8000bb8:	4b1a      	ldr	r3, [pc, #104]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bba:	f241 3287 	movw	r2, #4999	; 0x1387
 8000bbe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bc0:	4b18      	ldr	r3, [pc, #96]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000bc6:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bcc:	4b15      	ldr	r3, [pc, #84]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000bd2:	4814      	ldr	r0, [pc, #80]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bd4:	f003 fe95 	bl	8004902 <HAL_TIM_Base_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000bde:	f000 f9bc 	bl	8000f5a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000be2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000be6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000be8:	f107 0308 	add.w	r3, r7, #8
 8000bec:	4619      	mov	r1, r3
 8000bee:	480d      	ldr	r0, [pc, #52]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000bf0:	f004 f818 	bl	8004c24 <HAL_TIM_ConfigClockSource>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000bfa:	f000 f9ae 	bl	8000f5a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c02:	2300      	movs	r3, #0
 8000c04:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c06:	463b      	mov	r3, r7
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4806      	ldr	r0, [pc, #24]	; (8000c24 <MX_TIM1_Init+0x9c>)
 8000c0c:	f004 f9fa 	bl	8005004 <HAL_TIMEx_MasterConfigSynchronization>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8000c16:	f000 f9a0 	bl	8000f5a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000c1a:	bf00      	nop
 8000c1c:	3718      	adds	r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	200011d4 	.word	0x200011d4
 8000c28:	40012c00 	.word	0x40012c00

08000c2c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c30:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c32:	4a12      	ldr	r2, [pc, #72]	; (8000c7c <MX_USART1_UART_Init+0x50>)
 8000c34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c36:	4b10      	ldr	r3, [pc, #64]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c44:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c50:	4b09      	ldr	r3, [pc, #36]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c52:	220c      	movs	r2, #12
 8000c54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c56:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c62:	4805      	ldr	r0, [pc, #20]	; (8000c78 <MX_USART1_UART_Init+0x4c>)
 8000c64:	f004 fa3e 	bl	80050e4 <HAL_UART_Init>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000c6e:	f000 f974 	bl	8000f5a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20001188 	.word	0x20001188
 8000c7c:	40013800 	.word	0x40013800

08000c80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c86:	f107 0308 	add.w	r3, r7, #8
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
 8000c8e:	605a      	str	r2, [r3, #4]
 8000c90:	609a      	str	r2, [r3, #8]
 8000c92:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c94:	4b17      	ldr	r3, [pc, #92]	; (8000cf4 <MX_GPIO_Init+0x74>)
 8000c96:	699b      	ldr	r3, [r3, #24]
 8000c98:	4a16      	ldr	r2, [pc, #88]	; (8000cf4 <MX_GPIO_Init+0x74>)
 8000c9a:	f043 0304 	orr.w	r3, r3, #4
 8000c9e:	6193      	str	r3, [r2, #24]
 8000ca0:	4b14      	ldr	r3, [pc, #80]	; (8000cf4 <MX_GPIO_Init+0x74>)
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	f003 0304 	and.w	r3, r3, #4
 8000ca8:	607b      	str	r3, [r7, #4]
 8000caa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cac:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <MX_GPIO_Init+0x74>)
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	4a10      	ldr	r2, [pc, #64]	; (8000cf4 <MX_GPIO_Init+0x74>)
 8000cb2:	f043 0308 	orr.w	r3, r3, #8
 8000cb6:	6193      	str	r3, [r2, #24]
 8000cb8:	4b0e      	ldr	r3, [pc, #56]	; (8000cf4 <MX_GPIO_Init+0x74>)
 8000cba:	699b      	ldr	r3, [r3, #24]
 8000cbc:	f003 0308 	and.w	r3, r3, #8
 8000cc0:	603b      	str	r3, [r7, #0]
 8000cc2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RES_Pin|CS_Pin|DC_Pin, GPIO_PIN_RESET);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	2158      	movs	r1, #88	; 0x58
 8000cc8:	480b      	ldr	r0, [pc, #44]	; (8000cf8 <MX_GPIO_Init+0x78>)
 8000cca:	f001 fda3 	bl	8002814 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RES_Pin CS_Pin DC_Pin */
  GPIO_InitStruct.Pin = RES_Pin|CS_Pin|DC_Pin;
 8000cce:	2358      	movs	r3, #88	; 0x58
 8000cd0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cde:	f107 0308 	add.w	r3, r7, #8
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4804      	ldr	r0, [pc, #16]	; (8000cf8 <MX_GPIO_Init+0x78>)
 8000ce6:	f001 fc11 	bl	800250c <HAL_GPIO_Init>

}
 8000cea:	bf00      	nop
 8000cec:	3718      	adds	r7, #24
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40021000 	.word	0x40021000
 8000cf8:	40010800 	.word	0x40010800

08000cfc <aht10_task_start>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_aht10_task_start */
void aht10_task_start(void const * argument)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
    uint32_t lastWake = osKernelSysTick();
 8000d04:	f005 f887 	bl	8005e16 <osKernelSysTick>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	60fb      	str	r3, [r7, #12]

    for(;;)
    {
        osMutexWait(sensorMutexHandle, osWaitForever);
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <aht10_task_start+0x40>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f04f 31ff 	mov.w	r1, #4294967295
 8000d14:	4618      	mov	r0, r3
 8000d16:	f005 f8f3 	bl	8005f00 <osMutexWait>
        aht10_get_data(&m_sensor);
 8000d1a:	4809      	ldr	r0, [pc, #36]	; (8000d40 <aht10_task_start+0x44>)
 8000d1c:	f7ff fcb4 	bl	8000688 <aht10_get_data>
        osMutexRelease(sensorMutexHandle);
 8000d20:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <aht10_task_start+0x40>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4618      	mov	r0, r3
 8000d26:	f005 f939 	bl	8005f9c <osMutexRelease>

        osDelayUntil(&lastWake, AHT10_PERIOD);
 8000d2a:	f107 030c 	add.w	r3, r7, #12
 8000d2e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d32:	4618      	mov	r0, r3
 8000d34:	f005 f968 	bl	8006008 <osDelayUntil>
        osMutexWait(sensorMutexHandle, osWaitForever);
 8000d38:	e7e8      	b.n	8000d0c <aht10_task_start+0x10>
 8000d3a:	bf00      	nop
 8000d3c:	20001154 	.word	0x20001154
 8000d40:	2000114c 	.word	0x2000114c

08000d44 <soil_task_start>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_soil_task_start */
void soil_task_start(void const * argument)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
    uint32_t lastWake = osKernelSysTick();
 8000d4c:	f005 f863 	bl	8005e16 <osKernelSysTick>
 8000d50:	4603      	mov	r3, r0
 8000d52:	60fb      	str	r3, [r7, #12]

    for(;;)
    {
        osMutexWait(sensorMutexHandle, osWaitForever);
 8000d54:	4b0d      	ldr	r3, [pc, #52]	; (8000d8c <soil_task_start+0x48>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f04f 31ff 	mov.w	r1, #4294967295
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f005 f8cf 	bl	8005f00 <osMutexWait>
        moisture_get(1500, 4500, &m_sensor);
 8000d62:	4a0b      	ldr	r2, [pc, #44]	; (8000d90 <soil_task_start+0x4c>)
 8000d64:	f241 1194 	movw	r1, #4500	; 0x1194
 8000d68:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000d6c:	f7ff fd20 	bl	80007b0 <moisture_get>
        osMutexRelease(sensorMutexHandle);
 8000d70:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <soil_task_start+0x48>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4618      	mov	r0, r3
 8000d76:	f005 f911 	bl	8005f9c <osMutexRelease>

        osDelayUntil(&lastWake, SOIL_PERIOD);
 8000d7a:	f107 030c 	add.w	r3, r7, #12
 8000d7e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f005 f940 	bl	8006008 <osDelayUntil>
        osMutexWait(sensorMutexHandle, osWaitForever);
 8000d88:	e7e4      	b.n	8000d54 <soil_task_start+0x10>
 8000d8a:	bf00      	nop
 8000d8c:	20001154 	.word	0x20001154
 8000d90:	2000114c 	.word	0x2000114c

08000d94 <oled_task_start>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_oled_task_start */
void oled_task_start(void const * argument)
{
 8000d94:	b590      	push	{r4, r7, lr}
 8000d96:	b08d      	sub	sp, #52	; 0x34
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
    uint32_t lastWake = osKernelSysTick();
 8000d9c:	f005 f83b 	bl	8005e16 <osKernelSysTick>
 8000da0:	4603      	mov	r3, r0
 8000da2:	62fb      	str	r3, [r7, #44]	; 0x2c

    for(;;)
    {
    	char oled_buf[32];
    	sprintf(oled_buf, "TEMP: %d.%d C", m_sensor.temp/100, m_sensor.temp %100);
 8000da4:	4b33      	ldr	r3, [pc, #204]	; (8000e74 <oled_task_start+0xe0>)
 8000da6:	885b      	ldrh	r3, [r3, #2]
 8000da8:	4a33      	ldr	r2, [pc, #204]	; (8000e78 <oled_task_start+0xe4>)
 8000daa:	fba2 2303 	umull	r2, r3, r2, r3
 8000dae:	095b      	lsrs	r3, r3, #5
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	461c      	mov	r4, r3
 8000db4:	4b2f      	ldr	r3, [pc, #188]	; (8000e74 <oled_task_start+0xe0>)
 8000db6:	885b      	ldrh	r3, [r3, #2]
 8000db8:	4a2f      	ldr	r2, [pc, #188]	; (8000e78 <oled_task_start+0xe4>)
 8000dba:	fba2 1203 	umull	r1, r2, r2, r3
 8000dbe:	0952      	lsrs	r2, r2, #5
 8000dc0:	2164      	movs	r1, #100	; 0x64
 8000dc2:	fb01 f202 	mul.w	r2, r1, r2
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	f107 000c 	add.w	r0, r7, #12
 8000dce:	4622      	mov	r2, r4
 8000dd0:	492a      	ldr	r1, [pc, #168]	; (8000e7c <oled_task_start+0xe8>)
 8000dd2:	f007 fc89 	bl	80086e8 <siprintf>
    	oled_msg(3, 20, oled_buf);
 8000dd6:	f107 030c 	add.w	r3, r7, #12
 8000dda:	461a      	mov	r2, r3
 8000ddc:	2114      	movs	r1, #20
 8000dde:	2003      	movs	r0, #3
 8000de0:	f000 f9d0 	bl	8001184 <oled_msg>
 	    sprintf(oled_buf, "HUMID: %d.%d %%", m_sensor.humidity/100, m_sensor.humidity %100);
 8000de4:	4b23      	ldr	r3, [pc, #140]	; (8000e74 <oled_task_start+0xe0>)
 8000de6:	881b      	ldrh	r3, [r3, #0]
 8000de8:	4a23      	ldr	r2, [pc, #140]	; (8000e78 <oled_task_start+0xe4>)
 8000dea:	fba2 2303 	umull	r2, r3, r2, r3
 8000dee:	095b      	lsrs	r3, r3, #5
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	461c      	mov	r4, r3
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <oled_task_start+0xe0>)
 8000df6:	881b      	ldrh	r3, [r3, #0]
 8000df8:	4a1f      	ldr	r2, [pc, #124]	; (8000e78 <oled_task_start+0xe4>)
 8000dfa:	fba2 1203 	umull	r1, r2, r2, r3
 8000dfe:	0952      	lsrs	r2, r2, #5
 8000e00:	2164      	movs	r1, #100	; 0x64
 8000e02:	fb01 f202 	mul.w	r2, r1, r2
 8000e06:	1a9b      	subs	r3, r3, r2
 8000e08:	b29b      	uxth	r3, r3
 8000e0a:	f107 000c 	add.w	r0, r7, #12
 8000e0e:	4622      	mov	r2, r4
 8000e10:	491b      	ldr	r1, [pc, #108]	; (8000e80 <oled_task_start+0xec>)
 8000e12:	f007 fc69 	bl	80086e8 <siprintf>
		oled_msg(5, 20, oled_buf);
 8000e16:	f107 030c 	add.w	r3, r7, #12
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	2114      	movs	r1, #20
 8000e1e:	2005      	movs	r0, #5
 8000e20:	f000 f9b0 	bl	8001184 <oled_msg>
    	sprintf(oled_buf, "MOISTURE: %d.%d %%", m_sensor.soil_moisture/100, m_sensor.soil_moisture %100);
 8000e24:	4b13      	ldr	r3, [pc, #76]	; (8000e74 <oled_task_start+0xe0>)
 8000e26:	889b      	ldrh	r3, [r3, #4]
 8000e28:	4a13      	ldr	r2, [pc, #76]	; (8000e78 <oled_task_start+0xe4>)
 8000e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e2e:	095b      	lsrs	r3, r3, #5
 8000e30:	b29b      	uxth	r3, r3
 8000e32:	461c      	mov	r4, r3
 8000e34:	4b0f      	ldr	r3, [pc, #60]	; (8000e74 <oled_task_start+0xe0>)
 8000e36:	889b      	ldrh	r3, [r3, #4]
 8000e38:	4a0f      	ldr	r2, [pc, #60]	; (8000e78 <oled_task_start+0xe4>)
 8000e3a:	fba2 1203 	umull	r1, r2, r2, r3
 8000e3e:	0952      	lsrs	r2, r2, #5
 8000e40:	2164      	movs	r1, #100	; 0x64
 8000e42:	fb01 f202 	mul.w	r2, r1, r2
 8000e46:	1a9b      	subs	r3, r3, r2
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	f107 000c 	add.w	r0, r7, #12
 8000e4e:	4622      	mov	r2, r4
 8000e50:	490c      	ldr	r1, [pc, #48]	; (8000e84 <oled_task_start+0xf0>)
 8000e52:	f007 fc49 	bl	80086e8 <siprintf>
    	oled_msg(7, 20, oled_buf);
 8000e56:	f107 030c 	add.w	r3, r7, #12
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	2114      	movs	r1, #20
 8000e5e:	2007      	movs	r0, #7
 8000e60:	f000 f990 	bl	8001184 <oled_msg>

    	osDelayUntil(&lastWake, OLED_PERIOD);
 8000e64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e68:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f005 f8cb 	bl	8006008 <osDelayUntil>
    {
 8000e72:	e797      	b.n	8000da4 <oled_task_start+0x10>
 8000e74:	2000114c 	.word	0x2000114c
 8000e78:	51eb851f 	.word	0x51eb851f
 8000e7c:	08008fbc 	.word	0x08008fbc
 8000e80:	08008fcc 	.word	0x08008fcc
 8000e84:	08008fdc 	.word	0x08008fdc

08000e88 <uart_task_start>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart_task_start */
void uart_task_start(void const * argument)
{
 8000e88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e8a:	b089      	sub	sp, #36	; 0x24
 8000e8c:	af04      	add	r7, sp, #16
 8000e8e:	6078      	str	r0, [r7, #4]
    uint32_t lastWake = osKernelSysTick();
 8000e90:	f004 ffc1 	bl	8005e16 <osKernelSysTick>
 8000e94:	4603      	mov	r3, r0
 8000e96:	60fb      	str	r3, [r7, #12]

    for(;;)
    {
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
    	m_sensor.temp/100, m_sensor.temp %100,
 8000e98:	4b25      	ldr	r3, [pc, #148]	; (8000f30 <uart_task_start+0xa8>)
 8000e9a:	885b      	ldrh	r3, [r3, #2]
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000e9c:	4a25      	ldr	r2, [pc, #148]	; (8000f34 <uart_task_start+0xac>)
 8000e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8000ea2:	095b      	lsrs	r3, r3, #5
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	461d      	mov	r5, r3
    	m_sensor.temp/100, m_sensor.temp %100,
 8000ea8:	4b21      	ldr	r3, [pc, #132]	; (8000f30 <uart_task_start+0xa8>)
 8000eaa:	885b      	ldrh	r3, [r3, #2]
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000eac:	4a21      	ldr	r2, [pc, #132]	; (8000f34 <uart_task_start+0xac>)
 8000eae:	fba2 1203 	umull	r1, r2, r2, r3
 8000eb2:	0952      	lsrs	r2, r2, #5
 8000eb4:	2164      	movs	r1, #100	; 0x64
 8000eb6:	fb01 f202 	mul.w	r2, r1, r2
 8000eba:	1a9b      	subs	r3, r3, r2
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	461e      	mov	r6, r3
    	m_sensor.humidity/100, m_sensor.humidity %100,
 8000ec0:	4b1b      	ldr	r3, [pc, #108]	; (8000f30 <uart_task_start+0xa8>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000ec4:	4a1b      	ldr	r2, [pc, #108]	; (8000f34 <uart_task_start+0xac>)
 8000ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8000eca:	095b      	lsrs	r3, r3, #5
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	469c      	mov	ip, r3
    	m_sensor.humidity/100, m_sensor.humidity %100,
 8000ed0:	4b17      	ldr	r3, [pc, #92]	; (8000f30 <uart_task_start+0xa8>)
 8000ed2:	881b      	ldrh	r3, [r3, #0]
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000ed4:	4a17      	ldr	r2, [pc, #92]	; (8000f34 <uart_task_start+0xac>)
 8000ed6:	fba2 1203 	umull	r1, r2, r2, r3
 8000eda:	0952      	lsrs	r2, r2, #5
 8000edc:	2164      	movs	r1, #100	; 0x64
 8000ede:	fb01 f202 	mul.w	r2, r1, r2
 8000ee2:	1a9b      	subs	r3, r3, r2
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	4618      	mov	r0, r3
    	m_sensor.soil_moisture/100, m_sensor.soil_moisture %100);
 8000ee8:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <uart_task_start+0xa8>)
 8000eea:	889b      	ldrh	r3, [r3, #4]
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000eec:	4a11      	ldr	r2, [pc, #68]	; (8000f34 <uart_task_start+0xac>)
 8000eee:	fba2 2303 	umull	r2, r3, r2, r3
 8000ef2:	095b      	lsrs	r3, r3, #5
 8000ef4:	b29b      	uxth	r3, r3
 8000ef6:	461c      	mov	r4, r3
    	m_sensor.soil_moisture/100, m_sensor.soil_moisture %100);
 8000ef8:	4b0d      	ldr	r3, [pc, #52]	; (8000f30 <uart_task_start+0xa8>)
 8000efa:	889b      	ldrh	r3, [r3, #4]
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000efc:	4a0d      	ldr	r2, [pc, #52]	; (8000f34 <uart_task_start+0xac>)
 8000efe:	fba2 1203 	umull	r1, r2, r2, r3
 8000f02:	0952      	lsrs	r2, r2, #5
 8000f04:	2164      	movs	r1, #100	; 0x64
 8000f06:	fb01 f202 	mul.w	r2, r1, r2
 8000f0a:	1a9b      	subs	r3, r3, r2
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	9302      	str	r3, [sp, #8]
 8000f10:	9401      	str	r4, [sp, #4]
 8000f12:	9000      	str	r0, [sp, #0]
 8000f14:	4663      	mov	r3, ip
 8000f16:	4632      	mov	r2, r6
 8000f18:	4629      	mov	r1, r5
 8000f1a:	4807      	ldr	r0, [pc, #28]	; (8000f38 <uart_task_start+0xb0>)
 8000f1c:	f000 fb78 	bl	8001610 <serial_print>

        osDelayUntil(&lastWake, UART_PERIOD);
 8000f20:	f107 030c 	add.w	r3, r7, #12
 8000f24:	f241 3188 	movw	r1, #5000	; 0x1388
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f005 f86d 	bl	8006008 <osDelayUntil>
    	serial_print("TEMP: %d.%d | HUMID: %d.%d | MOISTURE: %d.%d|\r\n",
 8000f2e:	e7b3      	b.n	8000e98 <uart_task_start+0x10>
 8000f30:	2000114c 	.word	0x2000114c
 8000f34:	51eb851f 	.word	0x51eb851f
 8000f38:	08008ff0 	.word	0x08008ff0

08000f3c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f4c:	d101      	bne.n	8000f52 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000f4e:	f000 fcb3 	bl	80018b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f5e:	b672      	cpsid	i
}
 8000f60:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f62:	e7fe      	b.n	8000f62 <Error_Handler+0x8>

08000f64 <send_cmd>:
#include "oled.h"

extern SPI_HandleTypeDef hspi1;

void send_cmd(uint8_t cmd)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
	DC_cmd();
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2140      	movs	r1, #64	; 0x40
 8000f72:	480b      	ldr	r0, [pc, #44]	; (8000fa0 <send_cmd+0x3c>)
 8000f74:	f001 fc4e 	bl	8002814 <HAL_GPIO_WritePin>
	CS_write(0);
 8000f78:	2200      	movs	r2, #0
 8000f7a:	2110      	movs	r1, #16
 8000f7c:	4808      	ldr	r0, [pc, #32]	; (8000fa0 <send_cmd+0x3c>)
 8000f7e:	f001 fc49 	bl	8002814 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, 100);
 8000f82:	1df9      	adds	r1, r7, #7
 8000f84:	2364      	movs	r3, #100	; 0x64
 8000f86:	2201      	movs	r2, #1
 8000f88:	4806      	ldr	r0, [pc, #24]	; (8000fa4 <send_cmd+0x40>)
 8000f8a:	f003 fabd 	bl	8004508 <HAL_SPI_Transmit>
	CS_write(1);
 8000f8e:	2201      	movs	r2, #1
 8000f90:	2110      	movs	r1, #16
 8000f92:	4803      	ldr	r0, [pc, #12]	; (8000fa0 <send_cmd+0x3c>)
 8000f94:	f001 fc3e 	bl	8002814 <HAL_GPIO_WritePin>
}
 8000f98:	bf00      	nop
 8000f9a:	3708      	adds	r7, #8
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40010800 	.word	0x40010800
 8000fa4:	20001220 	.word	0x20001220

08000fa8 <send_data>:

void send_data(uint8_t data)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	71fb      	strb	r3, [r7, #7]
	DC_data();
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	2140      	movs	r1, #64	; 0x40
 8000fb6:	480b      	ldr	r0, [pc, #44]	; (8000fe4 <send_data+0x3c>)
 8000fb8:	f001 fc2c 	bl	8002814 <HAL_GPIO_WritePin>
	CS_write(0);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	2110      	movs	r1, #16
 8000fc0:	4808      	ldr	r0, [pc, #32]	; (8000fe4 <send_data+0x3c>)
 8000fc2:	f001 fc27 	bl	8002814 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 8000fc6:	1df9      	adds	r1, r7, #7
 8000fc8:	2364      	movs	r3, #100	; 0x64
 8000fca:	2201      	movs	r2, #1
 8000fcc:	4806      	ldr	r0, [pc, #24]	; (8000fe8 <send_data+0x40>)
 8000fce:	f003 fa9b 	bl	8004508 <HAL_SPI_Transmit>
	CS_write(1);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	2110      	movs	r1, #16
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <send_data+0x3c>)
 8000fd8:	f001 fc1c 	bl	8002814 <HAL_GPIO_WritePin>
}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40010800 	.word	0x40010800
 8000fe8:	20001220 	.word	0x20001220

08000fec <oled_init>:

void oled_init()
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
	CS_write(0);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2110      	movs	r1, #16
 8000ff4:	4824      	ldr	r0, [pc, #144]	; (8001088 <oled_init+0x9c>)
 8000ff6:	f001 fc0d 	bl	8002814 <HAL_GPIO_WritePin>
	RES_write(1);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2108      	movs	r1, #8
 8000ffe:	4822      	ldr	r0, [pc, #136]	; (8001088 <oled_init+0x9c>)
 8001000:	f001 fc08 	bl	8002814 <HAL_GPIO_WritePin>
	send_cmd(0xA8);
 8001004:	20a8      	movs	r0, #168	; 0xa8
 8001006:	f7ff ffad 	bl	8000f64 <send_cmd>
		send_cmd(0x3F);
 800100a:	203f      	movs	r0, #63	; 0x3f
 800100c:	f7ff ffaa 	bl	8000f64 <send_cmd>

		send_cmd(0xD3);
 8001010:	20d3      	movs	r0, #211	; 0xd3
 8001012:	f7ff ffa7 	bl	8000f64 <send_cmd>
		send_cmd(0x00);
 8001016:	2000      	movs	r0, #0
 8001018:	f7ff ffa4 	bl	8000f64 <send_cmd>

		send_cmd(0x40);
 800101c:	2040      	movs	r0, #64	; 0x40
 800101e:	f7ff ffa1 	bl	8000f64 <send_cmd>

		send_cmd(0xA1);
 8001022:	20a1      	movs	r0, #161	; 0xa1
 8001024:	f7ff ff9e 	bl	8000f64 <send_cmd>

		send_cmd(0xC8);
 8001028:	20c8      	movs	r0, #200	; 0xc8
 800102a:	f7ff ff9b 	bl	8000f64 <send_cmd>

		send_cmd(0xDA);
 800102e:	20da      	movs	r0, #218	; 0xda
 8001030:	f7ff ff98 	bl	8000f64 <send_cmd>
		send_cmd(0x12);
 8001034:	2012      	movs	r0, #18
 8001036:	f7ff ff95 	bl	8000f64 <send_cmd>

		send_cmd(0x81);
 800103a:	2081      	movs	r0, #129	; 0x81
 800103c:	f7ff ff92 	bl	8000f64 <send_cmd>
		send_cmd(0x3F);
 8001040:	203f      	movs	r0, #63	; 0x3f
 8001042:	f7ff ff8f 	bl	8000f64 <send_cmd>

		send_cmd(0xA4);
 8001046:	20a4      	movs	r0, #164	; 0xa4
 8001048:	f7ff ff8c 	bl	8000f64 <send_cmd>

		send_cmd(0xA6);
 800104c:	20a6      	movs	r0, #166	; 0xa6
 800104e:	f7ff ff89 	bl	8000f64 <send_cmd>

		send_cmd(0xD5);
 8001052:	20d5      	movs	r0, #213	; 0xd5
 8001054:	f7ff ff86 	bl	8000f64 <send_cmd>
		send_cmd(0x80);
 8001058:	2080      	movs	r0, #128	; 0x80
 800105a:	f7ff ff83 	bl	8000f64 <send_cmd>

		send_cmd(0x8D);
 800105e:	208d      	movs	r0, #141	; 0x8d
 8001060:	f7ff ff80 	bl	8000f64 <send_cmd>
		send_cmd(0x14);
 8001064:	2014      	movs	r0, #20
 8001066:	f7ff ff7d 	bl	8000f64 <send_cmd>

		send_cmd(0xAF);
 800106a:	20af      	movs	r0, #175	; 0xaf
 800106c:	f7ff ff7a 	bl	8000f64 <send_cmd>

		send_cmd(0x20);
 8001070:	2020      	movs	r0, #32
 8001072:	f7ff ff77 	bl	8000f64 <send_cmd>
		send_cmd(0x10);
 8001076:	2010      	movs	r0, #16
 8001078:	f7ff ff74 	bl	8000f64 <send_cmd>
		HAL_Delay(1000);
 800107c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001080:	f000 fc36 	bl	80018f0 <HAL_Delay>
}
 8001084:	bf00      	nop
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40010800 	.word	0x40010800

0800108c <oled_pos>:

void oled_pos(uint8_t y_pos, uint8_t x_pos)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	460a      	mov	r2, r1
 8001096:	71fb      	strb	r3, [r7, #7]
 8001098:	4613      	mov	r3, r2
 800109a:	71bb      	strb	r3, [r7, #6]
	send_cmd(0x00 + (0x0F & x_pos));
 800109c:	79bb      	ldrb	r3, [r7, #6]
 800109e:	f003 030f 	and.w	r3, r3, #15
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ff5d 	bl	8000f64 <send_cmd>

		//Set higher column address
		send_cmd(0x10 + (0x0F & (x_pos>>4)));
 80010aa:	79bb      	ldrb	r3, [r7, #6]
 80010ac:	091b      	lsrs	r3, r3, #4
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	3310      	adds	r3, #16
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff55 	bl	8000f64 <send_cmd>

		//Set row address
		send_cmd(0xB0 + y_pos);
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	3b50      	subs	r3, #80	; 0x50
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff ff4f 	bl	8000f64 <send_cmd>
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <oled_clear>:

void oled_clear()
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b082      	sub	sp, #8
 80010d2:	af00      	add	r7, sp, #0
	int i,j;
		oled_pos(0,0);
 80010d4:	2100      	movs	r1, #0
 80010d6:	2000      	movs	r0, #0
 80010d8:	f7ff ffd8 	bl	800108c <oled_pos>
		for (i = 0;i < 8;i++)
 80010dc:	2300      	movs	r3, #0
 80010de:	607b      	str	r3, [r7, #4]
 80010e0:	e016      	b.n	8001110 <oled_clear+0x42>
				for (j = 0; j < 130; j++)
 80010e2:	2300      	movs	r3, #0
 80010e4:	603b      	str	r3, [r7, #0]
 80010e6:	e00d      	b.n	8001104 <oled_clear+0x36>
							{
								oled_pos(i,j);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	683a      	ldr	r2, [r7, #0]
 80010ee:	b2d2      	uxtb	r2, r2
 80010f0:	4611      	mov	r1, r2
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff ffca 	bl	800108c <oled_pos>
								send_data(0x00);
 80010f8:	2000      	movs	r0, #0
 80010fa:	f7ff ff55 	bl	8000fa8 <send_data>
				for (j = 0; j < 130; j++)
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	3301      	adds	r3, #1
 8001102:	603b      	str	r3, [r7, #0]
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	2b81      	cmp	r3, #129	; 0x81
 8001108:	ddee      	ble.n	80010e8 <oled_clear+0x1a>
		for (i = 0;i < 8;i++)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3301      	adds	r3, #1
 800110e:	607b      	str	r3, [r7, #4]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2b07      	cmp	r3, #7
 8001114:	dde5      	ble.n	80010e2 <oled_clear+0x14>
							}

}
 8001116:	bf00      	nop
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <oled_print>:

void oled_print(uint8_t *str)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	 int i,j;
		i=0;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
		while(str[i])
 800112c:	e01d      	b.n	800116a <oled_print+0x4a>
		{
			for(j=0;j<6;j++)
 800112e:	2300      	movs	r3, #0
 8001130:	60bb      	str	r3, [r7, #8]
 8001132:	e014      	b.n	800115e <oled_print+0x3e>
					{
						send_data(ASCII[(str[i]-32)][j]);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	4413      	add	r3, r2
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	f1a3 0220 	sub.w	r2, r3, #32
 8001140:	490f      	ldr	r1, [pc, #60]	; (8001180 <oled_print+0x60>)
 8001142:	4613      	mov	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	4413      	add	r3, r2
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	18ca      	adds	r2, r1, r3
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	4413      	add	r3, r2
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ff28 	bl	8000fa8 <send_data>
			for(j=0;j<6;j++)
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	3301      	adds	r3, #1
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	2b05      	cmp	r3, #5
 8001162:	dde7      	ble.n	8001134 <oled_print+0x14>
					}
					i++;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	3301      	adds	r3, #1
 8001168:	60fb      	str	r3, [r7, #12]
		while(str[i])
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	4413      	add	r3, r2
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1db      	bne.n	800112e <oled_print+0xe>
		}
}
 8001176:	bf00      	nop
 8001178:	bf00      	nop
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	080090dc 	.word	0x080090dc

08001184 <oled_msg>:

void oled_msg(uint8_t y_pos, uint8_t x_pos, char * str)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	603a      	str	r2, [r7, #0]
 800118e:	71fb      	strb	r3, [r7, #7]
 8001190:	460b      	mov	r3, r1
 8001192:	71bb      	strb	r3, [r7, #6]
	oled_pos(y_pos, x_pos);
 8001194:	79ba      	ldrb	r2, [r7, #6]
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	4611      	mov	r1, r2
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff ff76 	bl	800108c <oled_pos>
	oled_print(str);
 80011a0:	6838      	ldr	r0, [r7, #0]
 80011a2:	f7ff ffbd 	bl	8001120 <oled_print>
}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011b6:	4b18      	ldr	r3, [pc, #96]	; (8001218 <HAL_MspInit+0x68>)
 80011b8:	699b      	ldr	r3, [r3, #24]
 80011ba:	4a17      	ldr	r2, [pc, #92]	; (8001218 <HAL_MspInit+0x68>)
 80011bc:	f043 0301 	orr.w	r3, r3, #1
 80011c0:	6193      	str	r3, [r2, #24]
 80011c2:	4b15      	ldr	r3, [pc, #84]	; (8001218 <HAL_MspInit+0x68>)
 80011c4:	699b      	ldr	r3, [r3, #24]
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	60bb      	str	r3, [r7, #8]
 80011cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ce:	4b12      	ldr	r3, [pc, #72]	; (8001218 <HAL_MspInit+0x68>)
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	4a11      	ldr	r2, [pc, #68]	; (8001218 <HAL_MspInit+0x68>)
 80011d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011d8:	61d3      	str	r3, [r2, #28]
 80011da:	4b0f      	ldr	r3, [pc, #60]	; (8001218 <HAL_MspInit+0x68>)
 80011dc:	69db      	ldr	r3, [r3, #28]
 80011de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	210f      	movs	r1, #15
 80011ea:	f06f 0001 	mvn.w	r0, #1
 80011ee:	f001 f8b0 	bl	8002352 <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80011f2:	4b0a      	ldr	r3, [pc, #40]	; (800121c <HAL_MspInit+0x6c>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	4a04      	ldr	r2, [pc, #16]	; (800121c <HAL_MspInit+0x6c>)
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40021000 	.word	0x40021000
 800121c:	40010000 	.word	0x40010000

08001220 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b088      	sub	sp, #32
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001228:	f107 0310 	add.w	r3, r7, #16
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a14      	ldr	r2, [pc, #80]	; (800128c <HAL_ADC_MspInit+0x6c>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d121      	bne.n	8001284 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001240:	4b13      	ldr	r3, [pc, #76]	; (8001290 <HAL_ADC_MspInit+0x70>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	4a12      	ldr	r2, [pc, #72]	; (8001290 <HAL_ADC_MspInit+0x70>)
 8001246:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800124a:	6193      	str	r3, [r2, #24]
 800124c:	4b10      	ldr	r3, [pc, #64]	; (8001290 <HAL_ADC_MspInit+0x70>)
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001258:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <HAL_ADC_MspInit+0x70>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	4a0c      	ldr	r2, [pc, #48]	; (8001290 <HAL_ADC_MspInit+0x70>)
 800125e:	f043 0304 	orr.w	r3, r3, #4
 8001262:	6193      	str	r3, [r2, #24]
 8001264:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <HAL_ADC_MspInit+0x70>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	f003 0304 	and.w	r3, r3, #4
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001270:	2304      	movs	r3, #4
 8001272:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001274:	2303      	movs	r3, #3
 8001276:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001278:	f107 0310 	add.w	r3, r7, #16
 800127c:	4619      	mov	r1, r3
 800127e:	4805      	ldr	r0, [pc, #20]	; (8001294 <HAL_ADC_MspInit+0x74>)
 8001280:	f001 f944 	bl	800250c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001284:	bf00      	nop
 8001286:	3720      	adds	r7, #32
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40012400 	.word	0x40012400
 8001290:	40021000 	.word	0x40021000
 8001294:	40010800 	.word	0x40010800

08001298 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	f107 0310 	add.w	r3, r7, #16
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a15      	ldr	r2, [pc, #84]	; (8001308 <HAL_I2C_MspInit+0x70>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d123      	bne.n	8001300 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b8:	4b14      	ldr	r3, [pc, #80]	; (800130c <HAL_I2C_MspInit+0x74>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a13      	ldr	r2, [pc, #76]	; (800130c <HAL_I2C_MspInit+0x74>)
 80012be:	f043 0308 	orr.w	r3, r3, #8
 80012c2:	6193      	str	r3, [r2, #24]
 80012c4:	4b11      	ldr	r3, [pc, #68]	; (800130c <HAL_I2C_MspInit+0x74>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	f003 0308 	and.w	r3, r3, #8
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012d0:	23c0      	movs	r3, #192	; 0xc0
 80012d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012d4:	2312      	movs	r3, #18
 80012d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012d8:	2303      	movs	r3, #3
 80012da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012dc:	f107 0310 	add.w	r3, r7, #16
 80012e0:	4619      	mov	r1, r3
 80012e2:	480b      	ldr	r0, [pc, #44]	; (8001310 <HAL_I2C_MspInit+0x78>)
 80012e4:	f001 f912 	bl	800250c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012e8:	4b08      	ldr	r3, [pc, #32]	; (800130c <HAL_I2C_MspInit+0x74>)
 80012ea:	69db      	ldr	r3, [r3, #28]
 80012ec:	4a07      	ldr	r2, [pc, #28]	; (800130c <HAL_I2C_MspInit+0x74>)
 80012ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012f2:	61d3      	str	r3, [r2, #28]
 80012f4:	4b05      	ldr	r3, [pc, #20]	; (800130c <HAL_I2C_MspInit+0x74>)
 80012f6:	69db      	ldr	r3, [r3, #28]
 80012f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012fc:	60bb      	str	r3, [r7, #8]
 80012fe:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001300:	bf00      	nop
 8001302:	3720      	adds	r7, #32
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40005400 	.word	0x40005400
 800130c:	40021000 	.word	0x40021000
 8001310:	40010c00 	.word	0x40010c00

08001314 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b088      	sub	sp, #32
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131c:	f107 0310 	add.w	r3, r7, #16
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a15      	ldr	r2, [pc, #84]	; (8001384 <HAL_SPI_MspInit+0x70>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d123      	bne.n	800137c <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001334:	4b14      	ldr	r3, [pc, #80]	; (8001388 <HAL_SPI_MspInit+0x74>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	4a13      	ldr	r2, [pc, #76]	; (8001388 <HAL_SPI_MspInit+0x74>)
 800133a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800133e:	6193      	str	r3, [r2, #24]
 8001340:	4b11      	ldr	r3, [pc, #68]	; (8001388 <HAL_SPI_MspInit+0x74>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134c:	4b0e      	ldr	r3, [pc, #56]	; (8001388 <HAL_SPI_MspInit+0x74>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	4a0d      	ldr	r2, [pc, #52]	; (8001388 <HAL_SPI_MspInit+0x74>)
 8001352:	f043 0304 	orr.w	r3, r3, #4
 8001356:	6193      	str	r3, [r2, #24]
 8001358:	4b0b      	ldr	r3, [pc, #44]	; (8001388 <HAL_SPI_MspInit+0x74>)
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	f003 0304 	and.w	r3, r3, #4
 8001360:	60bb      	str	r3, [r7, #8]
 8001362:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001364:	23a0      	movs	r3, #160	; 0xa0
 8001366:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001368:	2302      	movs	r3, #2
 800136a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800136c:	2303      	movs	r3, #3
 800136e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001370:	f107 0310 	add.w	r3, r7, #16
 8001374:	4619      	mov	r1, r3
 8001376:	4805      	ldr	r0, [pc, #20]	; (800138c <HAL_SPI_MspInit+0x78>)
 8001378:	f001 f8c8 	bl	800250c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800137c:	bf00      	nop
 800137e:	3720      	adds	r7, #32
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	40013000 	.word	0x40013000
 8001388:	40021000 	.word	0x40021000
 800138c:	40010800 	.word	0x40010800

08001390 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a0d      	ldr	r2, [pc, #52]	; (80013d4 <HAL_TIM_Base_MspInit+0x44>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d113      	bne.n	80013ca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013a2:	4b0d      	ldr	r3, [pc, #52]	; (80013d8 <HAL_TIM_Base_MspInit+0x48>)
 80013a4:	699b      	ldr	r3, [r3, #24]
 80013a6:	4a0c      	ldr	r2, [pc, #48]	; (80013d8 <HAL_TIM_Base_MspInit+0x48>)
 80013a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80013ac:	6193      	str	r3, [r2, #24]
 80013ae:	4b0a      	ldr	r3, [pc, #40]	; (80013d8 <HAL_TIM_Base_MspInit+0x48>)
 80013b0:	699b      	ldr	r3, [r3, #24]
 80013b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2105      	movs	r1, #5
 80013be:	2019      	movs	r0, #25
 80013c0:	f000 ffc7 	bl	8002352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80013c4:	2019      	movs	r0, #25
 80013c6:	f000 ffe0 	bl	800238a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80013ca:	bf00      	nop
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40012c00 	.word	0x40012c00
 80013d8:	40021000 	.word	0x40021000

080013dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b088      	sub	sp, #32
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e4:	f107 0310 	add.w	r3, r7, #16
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a20      	ldr	r2, [pc, #128]	; (8001478 <HAL_UART_MspInit+0x9c>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d139      	bne.n	8001470 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013fc:	4b1f      	ldr	r3, [pc, #124]	; (800147c <HAL_UART_MspInit+0xa0>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	4a1e      	ldr	r2, [pc, #120]	; (800147c <HAL_UART_MspInit+0xa0>)
 8001402:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001406:	6193      	str	r3, [r2, #24]
 8001408:	4b1c      	ldr	r3, [pc, #112]	; (800147c <HAL_UART_MspInit+0xa0>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001410:	60fb      	str	r3, [r7, #12]
 8001412:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001414:	4b19      	ldr	r3, [pc, #100]	; (800147c <HAL_UART_MspInit+0xa0>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	4a18      	ldr	r2, [pc, #96]	; (800147c <HAL_UART_MspInit+0xa0>)
 800141a:	f043 0304 	orr.w	r3, r3, #4
 800141e:	6193      	str	r3, [r2, #24]
 8001420:	4b16      	ldr	r3, [pc, #88]	; (800147c <HAL_UART_MspInit+0xa0>)
 8001422:	699b      	ldr	r3, [r3, #24]
 8001424:	f003 0304 	and.w	r3, r3, #4
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800142c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001430:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001432:	2302      	movs	r3, #2
 8001434:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001436:	2303      	movs	r3, #3
 8001438:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143a:	f107 0310 	add.w	r3, r7, #16
 800143e:	4619      	mov	r1, r3
 8001440:	480f      	ldr	r0, [pc, #60]	; (8001480 <HAL_UART_MspInit+0xa4>)
 8001442:	f001 f863 	bl	800250c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001446:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800144a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001454:	f107 0310 	add.w	r3, r7, #16
 8001458:	4619      	mov	r1, r3
 800145a:	4809      	ldr	r0, [pc, #36]	; (8001480 <HAL_UART_MspInit+0xa4>)
 800145c:	f001 f856 	bl	800250c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001460:	2200      	movs	r2, #0
 8001462:	2105      	movs	r1, #5
 8001464:	2025      	movs	r0, #37	; 0x25
 8001466:	f000 ff74 	bl	8002352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800146a:	2025      	movs	r0, #37	; 0x25
 800146c:	f000 ff8d 	bl	800238a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001470:	bf00      	nop
 8001472:	3720      	adds	r7, #32
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40013800 	.word	0x40013800
 800147c:	40021000 	.word	0x40021000
 8001480:	40010800 	.word	0x40010800

08001484 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08c      	sub	sp, #48	; 0x30
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800148c:	2300      	movs	r3, #0
 800148e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8001494:	2200      	movs	r2, #0
 8001496:	6879      	ldr	r1, [r7, #4]
 8001498:	201c      	movs	r0, #28
 800149a:	f000 ff5a 	bl	8002352 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800149e:	201c      	movs	r0, #28
 80014a0:	f000 ff73 	bl	800238a <HAL_NVIC_EnableIRQ>

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80014a4:	4b1f      	ldr	r3, [pc, #124]	; (8001524 <HAL_InitTick+0xa0>)
 80014a6:	69db      	ldr	r3, [r3, #28]
 80014a8:	4a1e      	ldr	r2, [pc, #120]	; (8001524 <HAL_InitTick+0xa0>)
 80014aa:	f043 0301 	orr.w	r3, r3, #1
 80014ae:	61d3      	str	r3, [r2, #28]
 80014b0:	4b1c      	ldr	r3, [pc, #112]	; (8001524 <HAL_InitTick+0xa0>)
 80014b2:	69db      	ldr	r3, [r3, #28]
 80014b4:	f003 0301 	and.w	r3, r3, #1
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014bc:	f107 0210 	add.w	r2, r7, #16
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	4611      	mov	r1, r2
 80014c6:	4618      	mov	r0, r3
 80014c8:	f002 fde0 	bl	800408c <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80014cc:	f002 fdb6 	bl	800403c <HAL_RCC_GetPCLK1Freq>
 80014d0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80014d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014d4:	4a14      	ldr	r2, [pc, #80]	; (8001528 <HAL_InitTick+0xa4>)
 80014d6:	fba2 2303 	umull	r2, r3, r2, r3
 80014da:	0c9b      	lsrs	r3, r3, #18
 80014dc:	3b01      	subs	r3, #1
 80014de:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80014e0:	4b12      	ldr	r3, [pc, #72]	; (800152c <HAL_InitTick+0xa8>)
 80014e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014e6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80014e8:	4b10      	ldr	r3, [pc, #64]	; (800152c <HAL_InitTick+0xa8>)
 80014ea:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014ee:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80014f0:	4a0e      	ldr	r2, [pc, #56]	; (800152c <HAL_InitTick+0xa8>)
 80014f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014f4:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80014f6:	4b0d      	ldr	r3, [pc, #52]	; (800152c <HAL_InitTick+0xa8>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014fc:	4b0b      	ldr	r3, [pc, #44]	; (800152c <HAL_InitTick+0xa8>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8001502:	480a      	ldr	r0, [pc, #40]	; (800152c <HAL_InitTick+0xa8>)
 8001504:	f003 f9fd 	bl	8004902 <HAL_TIM_Base_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d104      	bne.n	8001518 <HAL_InitTick+0x94>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 800150e:	4807      	ldr	r0, [pc, #28]	; (800152c <HAL_InitTick+0xa8>)
 8001510:	f003 fa46 	bl	80049a0 <HAL_TIM_Base_Start_IT>
 8001514:	4603      	mov	r3, r0
 8001516:	e000      	b.n	800151a <HAL_InitTick+0x96>
  }

  /* Return function status */
  return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
}
 800151a:	4618      	mov	r0, r3
 800151c:	3730      	adds	r7, #48	; 0x30
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40021000 	.word	0x40021000
 8001528:	431bde83 	.word	0x431bde83
 800152c:	2000127c 	.word	0x2000127c

08001530 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001534:	e7fe      	b.n	8001534 <NMI_Handler+0x4>

08001536 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001536:	b480      	push	{r7}
 8001538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800153a:	e7fe      	b.n	800153a <HardFault_Handler+0x4>

0800153c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001540:	e7fe      	b.n	8001540 <MemManage_Handler+0x4>

08001542 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001542:	b480      	push	{r7}
 8001544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001546:	e7fe      	b.n	8001546 <BusFault_Handler+0x4>

08001548 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800154c:	e7fe      	b.n	800154c <UsageFault_Handler+0x4>

0800154e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800154e:	b480      	push	{r7}
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	46bd      	mov	sp, r7
 8001556:	bc80      	pop	{r7}
 8001558:	4770      	bx	lr
	...

0800155c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001560:	4802      	ldr	r0, [pc, #8]	; (800156c <TIM1_UP_IRQHandler+0x10>)
 8001562:	f003 fa6f 	bl	8004a44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001566:	bf00      	nop
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	200011d4 	.word	0x200011d4

08001570 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001574:	4802      	ldr	r0, [pc, #8]	; (8001580 <TIM2_IRQHandler+0x10>)
 8001576:	f003 fa65 	bl	8004a44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	2000127c 	.word	0x2000127c

08001584 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001588:	4802      	ldr	r0, [pc, #8]	; (8001594 <USART1_IRQHandler+0x10>)
 800158a:	f003 feab 	bl	80052e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20001188 	.word	0x20001188

08001598 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a0:	4a14      	ldr	r2, [pc, #80]	; (80015f4 <_sbrk+0x5c>)
 80015a2:	4b15      	ldr	r3, [pc, #84]	; (80015f8 <_sbrk+0x60>)
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015ac:	4b13      	ldr	r3, [pc, #76]	; (80015fc <_sbrk+0x64>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d102      	bne.n	80015ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015b4:	4b11      	ldr	r3, [pc, #68]	; (80015fc <_sbrk+0x64>)
 80015b6:	4a12      	ldr	r2, [pc, #72]	; (8001600 <_sbrk+0x68>)
 80015b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ba:	4b10      	ldr	r3, [pc, #64]	; (80015fc <_sbrk+0x64>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4413      	add	r3, r2
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d207      	bcs.n	80015d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015c8:	f006 ff78 	bl	80084bc <__errno>
 80015cc:	4603      	mov	r3, r0
 80015ce:	220c      	movs	r2, #12
 80015d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295
 80015d6:	e009      	b.n	80015ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015d8:	4b08      	ldr	r3, [pc, #32]	; (80015fc <_sbrk+0x64>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015de:	4b07      	ldr	r3, [pc, #28]	; (80015fc <_sbrk+0x64>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4413      	add	r3, r2
 80015e6:	4a05      	ldr	r2, [pc, #20]	; (80015fc <_sbrk+0x64>)
 80015e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ea:	68fb      	ldr	r3, [r7, #12]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20005000 	.word	0x20005000
 80015f8:	00000400 	.word	0x00000400
 80015fc:	20000344 	.word	0x20000344
 8001600:	200012d8 	.word	0x200012d8

08001604 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <serial_print>:

static EventQueue uart_event_queue;


void serial_print(const char *format,...)
{
 8001610:	b40f      	push	{r0, r1, r2, r3}
 8001612:	b580      	push	{r7, lr}
 8001614:	b0a2      	sub	sp, #136	; 0x88
 8001616:	af00      	add	r7, sp, #0
	char buff[128];
	va_list args;
	va_start(args, format);
 8001618:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800161c:	603b      	str	r3, [r7, #0]
	int len = vsnprintf(buff, sizeof(buff), format, args);
 800161e:	1d38      	adds	r0, r7, #4
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001626:	2180      	movs	r1, #128	; 0x80
 8001628:	f007 f8bc 	bl	80087a4 <vsniprintf>
 800162c:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	va_end(args);

	if (len > 0) {
 8001630:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001634:	2b00      	cmp	r3, #0
 8001636:	dd0f      	ble.n	8001658 <serial_print+0x48>
	    if (len > sizeof(buff)) len = sizeof(buff);
 8001638:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800163c:	2b80      	cmp	r3, #128	; 0x80
 800163e:	d902      	bls.n	8001646 <serial_print+0x36>
 8001640:	2380      	movs	r3, #128	; 0x80
 8001642:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	    HAL_UART_Transmit(&huart1, (uint8_t*)buff, len, 500);
 8001646:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800164a:	b29a      	uxth	r2, r3
 800164c:	1d39      	adds	r1, r7, #4
 800164e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001652:	4805      	ldr	r0, [pc, #20]	; (8001668 <serial_print+0x58>)
 8001654:	f003 fd96 	bl	8005184 <HAL_UART_Transmit>
	}
}
 8001658:	bf00      	nop
 800165a:	3788      	adds	r7, #136	; 0x88
 800165c:	46bd      	mov	sp, r7
 800165e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001662:	b004      	add	sp, #16
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	20001188 	.word	0x20001188

0800166c <event_queue_push>:

void event_queue_push(EventQueue *q, EventType event) {
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	460b      	mov	r3, r1
 8001676:	70fb      	strb	r3, [r7, #3]
    uint8_t next = (q->tail + 1) % EVENT_QUEUE_SIZE;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	7adb      	ldrb	r3, [r3, #11]
 800167c:	1c5a      	adds	r2, r3, #1
 800167e:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <event_queue_push+0x54>)
 8001680:	fb83 1302 	smull	r1, r3, r3, r2
 8001684:	1099      	asrs	r1, r3, #2
 8001686:	17d3      	asrs	r3, r2, #31
 8001688:	1ac9      	subs	r1, r1, r3
 800168a:	460b      	mov	r3, r1
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	440b      	add	r3, r1
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	1ad1      	subs	r1, r2, r3
 8001694:	460b      	mov	r3, r1
 8001696:	73fb      	strb	r3, [r7, #15]
    if (next != q->head)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	7a9b      	ldrb	r3, [r3, #10]
 800169c:	7bfa      	ldrb	r2, [r7, #15]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d008      	beq.n	80016b4 <event_queue_push+0x48>
    {
        q->buffer[q->tail] = event;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	7adb      	ldrb	r3, [r3, #11]
 80016a6:	4619      	mov	r1, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	78fa      	ldrb	r2, [r7, #3]
 80016ac:	545a      	strb	r2, [r3, r1]
        q->tail = next;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	7bfa      	ldrb	r2, [r7, #15]
 80016b2:	72da      	strb	r2, [r3, #11]
    }
}
 80016b4:	bf00      	nop
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bc80      	pop	{r7}
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	66666667 	.word	0x66666667

080016c4 <uart_rx_IT>:
    EventType event = q->buffer[q->head];
    q->head = (q->head + 1) % EVENT_QUEUE_SIZE;
    return event;
}

void uart_rx_IT() {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
    uart_rx_index = 0;
 80016c8:	4b07      	ldr	r3, [pc, #28]	; (80016e8 <uart_rx_IT+0x24>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	801a      	strh	r2, [r3, #0]
    memset(uart_rx_buffer, 0, UART_RX_BUFFER_SIZE);
 80016ce:	2240      	movs	r2, #64	; 0x40
 80016d0:	2100      	movs	r1, #0
 80016d2:	4806      	ldr	r0, [pc, #24]	; (80016ec <uart_rx_IT+0x28>)
 80016d4:	f006 ff2c 	bl	8008530 <memset>
    HAL_UART_Receive_IT(&huart1, &uart_rx_data, 1);
 80016d8:	2201      	movs	r2, #1
 80016da:	4905      	ldr	r1, [pc, #20]	; (80016f0 <uart_rx_IT+0x2c>)
 80016dc:	4805      	ldr	r0, [pc, #20]	; (80016f4 <uart_rx_IT+0x30>)
 80016de:	f003 fddc 	bl	800529a <HAL_UART_Receive_IT>
}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	2000038a 	.word	0x2000038a
 80016ec:	20000348 	.word	0x20000348
 80016f0:	20000388 	.word	0x20000388
 80016f4:	20001188 	.word	0x20001188

080016f8 <HAL_UART_RxCpltCallback>:

// Hàm callback ngắt
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a19      	ldr	r2, [pc, #100]	; (800176c <HAL_UART_RxCpltCallback+0x74>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d12c      	bne.n	8001764 <HAL_UART_RxCpltCallback+0x6c>
        if (uart_rx_index < UART_RX_BUFFER_SIZE - 1) {
 800170a:	4b19      	ldr	r3, [pc, #100]	; (8001770 <HAL_UART_RxCpltCallback+0x78>)
 800170c:	881b      	ldrh	r3, [r3, #0]
 800170e:	2b3e      	cmp	r3, #62	; 0x3e
 8001710:	d820      	bhi.n	8001754 <HAL_UART_RxCpltCallback+0x5c>
            uart_rx_buffer[uart_rx_index++] = uart_rx_data;
 8001712:	4b17      	ldr	r3, [pc, #92]	; (8001770 <HAL_UART_RxCpltCallback+0x78>)
 8001714:	881b      	ldrh	r3, [r3, #0]
 8001716:	1c5a      	adds	r2, r3, #1
 8001718:	b291      	uxth	r1, r2
 800171a:	4a15      	ldr	r2, [pc, #84]	; (8001770 <HAL_UART_RxCpltCallback+0x78>)
 800171c:	8011      	strh	r1, [r2, #0]
 800171e:	461a      	mov	r2, r3
 8001720:	4b14      	ldr	r3, [pc, #80]	; (8001774 <HAL_UART_RxCpltCallback+0x7c>)
 8001722:	7819      	ldrb	r1, [r3, #0]
 8001724:	4b14      	ldr	r3, [pc, #80]	; (8001778 <HAL_UART_RxCpltCallback+0x80>)
 8001726:	5499      	strb	r1, [r3, r2]

            if (uart_rx_data == '.') {
 8001728:	4b12      	ldr	r3, [pc, #72]	; (8001774 <HAL_UART_RxCpltCallback+0x7c>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b2e      	cmp	r3, #46	; 0x2e
 800172e:	d114      	bne.n	800175a <HAL_UART_RxCpltCallback+0x62>
                uart_rx_buffer[uart_rx_index] = '\0';
 8001730:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <HAL_UART_RxCpltCallback+0x78>)
 8001732:	881b      	ldrh	r3, [r3, #0]
 8001734:	461a      	mov	r2, r3
 8001736:	4b10      	ldr	r3, [pc, #64]	; (8001778 <HAL_UART_RxCpltCallback+0x80>)
 8001738:	2100      	movs	r1, #0
 800173a:	5499      	strb	r1, [r3, r2]
                uart_rx_process((char *)uart_rx_buffer);
 800173c:	480e      	ldr	r0, [pc, #56]	; (8001778 <HAL_UART_RxCpltCallback+0x80>)
 800173e:	f000 f81f 	bl	8001780 <uart_rx_process>
                uart_rx_index = 0;
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <HAL_UART_RxCpltCallback+0x78>)
 8001744:	2200      	movs	r2, #0
 8001746:	801a      	strh	r2, [r3, #0]
                memset(uart_rx_buffer, 0, UART_RX_BUFFER_SIZE);
 8001748:	2240      	movs	r2, #64	; 0x40
 800174a:	2100      	movs	r1, #0
 800174c:	480a      	ldr	r0, [pc, #40]	; (8001778 <HAL_UART_RxCpltCallback+0x80>)
 800174e:	f006 feef 	bl	8008530 <memset>
 8001752:	e002      	b.n	800175a <HAL_UART_RxCpltCallback+0x62>
            }
        } else {
            uart_rx_index = 0;
 8001754:	4b06      	ldr	r3, [pc, #24]	; (8001770 <HAL_UART_RxCpltCallback+0x78>)
 8001756:	2200      	movs	r2, #0
 8001758:	801a      	strh	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart1, &uart_rx_data, 1);
 800175a:	2201      	movs	r2, #1
 800175c:	4905      	ldr	r1, [pc, #20]	; (8001774 <HAL_UART_RxCpltCallback+0x7c>)
 800175e:	4807      	ldr	r0, [pc, #28]	; (800177c <HAL_UART_RxCpltCallback+0x84>)
 8001760:	f003 fd9b 	bl	800529a <HAL_UART_Receive_IT>
    }
}
 8001764:	bf00      	nop
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	40013800 	.word	0x40013800
 8001770:	2000038a 	.word	0x2000038a
 8001774:	20000388 	.word	0x20000388
 8001778:	20000348 	.word	0x20000348
 800177c:	20001188 	.word	0x20001188

08001780 <uart_rx_process>:

void uart_rx_process(char *data)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
	if (strncmp(data, "task: uart.", sizeof("task: uart.") - 1) == 0)
 8001788:	220b      	movs	r2, #11
 800178a:	4923      	ldr	r1, [pc, #140]	; (8001818 <uart_rx_process+0x98>)
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f006 ffcb 	bl	8008728 <strncmp>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d107      	bne.n	80017a8 <uart_rx_process+0x28>
	{
		event_queue_push(&uart_event_queue, EVENT_UART);
 8001798:	2101      	movs	r1, #1
 800179a:	4820      	ldr	r0, [pc, #128]	; (800181c <uart_rx_process+0x9c>)
 800179c:	f7ff ff66 	bl	800166c <event_queue_push>
		serial_print("Queued: UART event\r\n");
 80017a0:	481f      	ldr	r0, [pc, #124]	; (8001820 <uart_rx_process+0xa0>)
 80017a2:	f7ff ff35 	bl	8001610 <serial_print>
	}
	else
	{
		serial_print("Invalid command format\r\n");
	}
}
 80017a6:	e032      	b.n	800180e <uart_rx_process+0x8e>
	else if (strncmp(data, "task: oled.", sizeof("task: oled.") - 1) == 0)
 80017a8:	220b      	movs	r2, #11
 80017aa:	491e      	ldr	r1, [pc, #120]	; (8001824 <uart_rx_process+0xa4>)
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f006 ffbb 	bl	8008728 <strncmp>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d107      	bne.n	80017c8 <uart_rx_process+0x48>
		event_queue_push(&uart_event_queue, EVENT_OLED);
 80017b8:	2102      	movs	r1, #2
 80017ba:	4818      	ldr	r0, [pc, #96]	; (800181c <uart_rx_process+0x9c>)
 80017bc:	f7ff ff56 	bl	800166c <event_queue_push>
		serial_print("Queued: OLED event\r\n");
 80017c0:	4819      	ldr	r0, [pc, #100]	; (8001828 <uart_rx_process+0xa8>)
 80017c2:	f7ff ff25 	bl	8001610 <serial_print>
}
 80017c6:	e022      	b.n	800180e <uart_rx_process+0x8e>
	else if (strncmp(data, "task: temp.", sizeof("task: temp.") - 1) == 0)
 80017c8:	220b      	movs	r2, #11
 80017ca:	4918      	ldr	r1, [pc, #96]	; (800182c <uart_rx_process+0xac>)
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f006 ffab 	bl	8008728 <strncmp>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d107      	bne.n	80017e8 <uart_rx_process+0x68>
		event_queue_push(&uart_event_queue, EVENT_TEMP);
 80017d8:	2103      	movs	r1, #3
 80017da:	4810      	ldr	r0, [pc, #64]	; (800181c <uart_rx_process+0x9c>)
 80017dc:	f7ff ff46 	bl	800166c <event_queue_push>
		serial_print("Queued: TEMP event\r\n");
 80017e0:	4813      	ldr	r0, [pc, #76]	; (8001830 <uart_rx_process+0xb0>)
 80017e2:	f7ff ff15 	bl	8001610 <serial_print>
}
 80017e6:	e012      	b.n	800180e <uart_rx_process+0x8e>
	else if (strncmp(data, "task: moist.", sizeof("task: moist.") - 1) == 0)
 80017e8:	220c      	movs	r2, #12
 80017ea:	4912      	ldr	r1, [pc, #72]	; (8001834 <uart_rx_process+0xb4>)
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f006 ff9b 	bl	8008728 <strncmp>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d107      	bne.n	8001808 <uart_rx_process+0x88>
		event_queue_push(&uart_event_queue, EVENT_MOISTURE);
 80017f8:	2104      	movs	r1, #4
 80017fa:	4808      	ldr	r0, [pc, #32]	; (800181c <uart_rx_process+0x9c>)
 80017fc:	f7ff ff36 	bl	800166c <event_queue_push>
		serial_print("Queued: MOISTURE event\r\n");
 8001800:	480d      	ldr	r0, [pc, #52]	; (8001838 <uart_rx_process+0xb8>)
 8001802:	f7ff ff05 	bl	8001610 <serial_print>
}
 8001806:	e002      	b.n	800180e <uart_rx_process+0x8e>
		serial_print("Invalid command format\r\n");
 8001808:	480c      	ldr	r0, [pc, #48]	; (800183c <uart_rx_process+0xbc>)
 800180a:	f7ff ff01 	bl	8001610 <serial_print>
}
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	08009020 	.word	0x08009020
 800181c:	2000038c 	.word	0x2000038c
 8001820:	0800902c 	.word	0x0800902c
 8001824:	08009044 	.word	0x08009044
 8001828:	08009050 	.word	0x08009050
 800182c:	08009068 	.word	0x08009068
 8001830:	08009074 	.word	0x08009074
 8001834:	0800908c 	.word	0x0800908c
 8001838:	0800909c 	.word	0x0800909c
 800183c:	080090b8 	.word	0x080090b8

08001840 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001840:	f7ff fee0 	bl	8001604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001844:	480b      	ldr	r0, [pc, #44]	; (8001874 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001846:	490c      	ldr	r1, [pc, #48]	; (8001878 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001848:	4a0c      	ldr	r2, [pc, #48]	; (800187c <LoopFillZerobss+0x16>)
  movs r3, #0
 800184a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800184c:	e002      	b.n	8001854 <LoopCopyDataInit>

0800184e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800184e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001850:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001852:	3304      	adds	r3, #4

08001854 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001854:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001856:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001858:	d3f9      	bcc.n	800184e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800185a:	4a09      	ldr	r2, [pc, #36]	; (8001880 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800185c:	4c09      	ldr	r4, [pc, #36]	; (8001884 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800185e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001860:	e001      	b.n	8001866 <LoopFillZerobss>

08001862 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001862:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001864:	3204      	adds	r2, #4

08001866 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001866:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001868:	d3fb      	bcc.n	8001862 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800186a:	f006 fe2d 	bl	80084c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800186e:	f7ff f815 	bl	800089c <main>
  bx lr
 8001872:	4770      	bx	lr
  ldr r0, =_sdata
 8001874:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001878:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800187c:	080093f8 	.word	0x080093f8
  ldr r2, =_sbss
 8001880:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001884:	200012d8 	.word	0x200012d8

08001888 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001888:	e7fe      	b.n	8001888 <ADC1_2_IRQHandler>
	...

0800188c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001890:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <HAL_Init+0x28>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a07      	ldr	r2, [pc, #28]	; (80018b4 <HAL_Init+0x28>)
 8001896:	f043 0310 	orr.w	r3, r3, #16
 800189a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800189c:	2003      	movs	r0, #3
 800189e:	f000 fd4d 	bl	800233c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018a2:	200f      	movs	r0, #15
 80018a4:	f7ff fdee 	bl	8001484 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018a8:	f7ff fc82 	bl	80011b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40022000 	.word	0x40022000

080018b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018bc:	4b05      	ldr	r3, [pc, #20]	; (80018d4 <HAL_IncTick+0x1c>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	461a      	mov	r2, r3
 80018c2:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <HAL_IncTick+0x20>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4413      	add	r3, r2
 80018c8:	4a03      	ldr	r2, [pc, #12]	; (80018d8 <HAL_IncTick+0x20>)
 80018ca:	6013      	str	r3, [r2, #0]
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr
 80018d4:	20000008 	.word	0x20000008
 80018d8:	200012c4 	.word	0x200012c4

080018dc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  return uwTick;
 80018e0:	4b02      	ldr	r3, [pc, #8]	; (80018ec <HAL_GetTick+0x10>)
 80018e2:	681b      	ldr	r3, [r3, #0]
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr
 80018ec:	200012c4 	.word	0x200012c4

080018f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018f8:	f7ff fff0 	bl	80018dc <HAL_GetTick>
 80018fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001908:	d005      	beq.n	8001916 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800190a:	4b0a      	ldr	r3, [pc, #40]	; (8001934 <HAL_Delay+0x44>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	461a      	mov	r2, r3
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	4413      	add	r3, r2
 8001914:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001916:	bf00      	nop
 8001918:	f7ff ffe0 	bl	80018dc <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	68bb      	ldr	r3, [r7, #8]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	429a      	cmp	r2, r3
 8001926:	d8f7      	bhi.n	8001918 <HAL_Delay+0x28>
  {
  }
}
 8001928:	bf00      	nop
 800192a:	bf00      	nop
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20000008 	.word	0x20000008

08001938 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001940:	2300      	movs	r3, #0
 8001942:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001944:	2300      	movs	r3, #0
 8001946:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001948:	2300      	movs	r3, #0
 800194a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800194c:	2300      	movs	r3, #0
 800194e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e0be      	b.n	8001ad8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001964:	2b00      	cmp	r3, #0
 8001966:	d109      	bne.n	800197c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2200      	movs	r2, #0
 800196c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff fc52 	bl	8001220 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f000 fbf1 	bl	8002164 <ADC_ConversionStop_Disable>
 8001982:	4603      	mov	r3, r0
 8001984:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198a:	f003 0310 	and.w	r3, r3, #16
 800198e:	2b00      	cmp	r3, #0
 8001990:	f040 8099 	bne.w	8001ac6 <HAL_ADC_Init+0x18e>
 8001994:	7dfb      	ldrb	r3, [r7, #23]
 8001996:	2b00      	cmp	r3, #0
 8001998:	f040 8095 	bne.w	8001ac6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019a4:	f023 0302 	bic.w	r3, r3, #2
 80019a8:	f043 0202 	orr.w	r2, r3, #2
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019b8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	7b1b      	ldrb	r3, [r3, #12]
 80019be:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80019c0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80019c2:	68ba      	ldr	r2, [r7, #8]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019d0:	d003      	beq.n	80019da <HAL_ADC_Init+0xa2>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d102      	bne.n	80019e0 <HAL_ADC_Init+0xa8>
 80019da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019de:	e000      	b.n	80019e2 <HAL_ADC_Init+0xaa>
 80019e0:	2300      	movs	r3, #0
 80019e2:	693a      	ldr	r2, [r7, #16]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	7d1b      	ldrb	r3, [r3, #20]
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d119      	bne.n	8001a24 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	7b1b      	ldrb	r3, [r3, #12]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d109      	bne.n	8001a0c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	3b01      	subs	r3, #1
 80019fe:	035a      	lsls	r2, r3, #13
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a08:	613b      	str	r3, [r7, #16]
 8001a0a:	e00b      	b.n	8001a24 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a10:	f043 0220 	orr.w	r2, r3, #32
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a1c:	f043 0201 	orr.w	r2, r3, #1
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	430a      	orrs	r2, r1
 8001a36:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	4b28      	ldr	r3, [pc, #160]	; (8001ae0 <HAL_ADC_Init+0x1a8>)
 8001a40:	4013      	ands	r3, r2
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	6812      	ldr	r2, [r2, #0]
 8001a46:	68b9      	ldr	r1, [r7, #8]
 8001a48:	430b      	orrs	r3, r1
 8001a4a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a54:	d003      	beq.n	8001a5e <HAL_ADC_Init+0x126>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d104      	bne.n	8001a68 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	3b01      	subs	r3, #1
 8001a64:	051b      	lsls	r3, r3, #20
 8001a66:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a6e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	68fa      	ldr	r2, [r7, #12]
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	689a      	ldr	r2, [r3, #8]
 8001a82:	4b18      	ldr	r3, [pc, #96]	; (8001ae4 <HAL_ADC_Init+0x1ac>)
 8001a84:	4013      	ands	r3, r2
 8001a86:	68ba      	ldr	r2, [r7, #8]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d10b      	bne.n	8001aa4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a96:	f023 0303 	bic.w	r3, r3, #3
 8001a9a:	f043 0201 	orr.w	r2, r3, #1
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001aa2:	e018      	b.n	8001ad6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aa8:	f023 0312 	bic.w	r3, r3, #18
 8001aac:	f043 0210 	orr.w	r2, r3, #16
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab8:	f043 0201 	orr.w	r2, r3, #1
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ac4:	e007      	b.n	8001ad6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aca:	f043 0210 	orr.w	r2, r3, #16
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ad6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	ffe1f7fd 	.word	0xffe1f7fd
 8001ae4:	ff1f0efe 	.word	0xff1f0efe

08001ae8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001af0:	2300      	movs	r3, #0
 8001af2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d101      	bne.n	8001b02 <HAL_ADC_Start+0x1a>
 8001afe:	2302      	movs	r3, #2
 8001b00:	e098      	b.n	8001c34 <HAL_ADC_Start+0x14c>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2201      	movs	r2, #1
 8001b06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 fad0 	bl	80020b0 <ADC_Enable>
 8001b10:	4603      	mov	r3, r0
 8001b12:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001b14:	7bfb      	ldrb	r3, [r7, #15]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	f040 8087 	bne.w	8001c2a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b24:	f023 0301 	bic.w	r3, r3, #1
 8001b28:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a41      	ldr	r2, [pc, #260]	; (8001c3c <HAL_ADC_Start+0x154>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d105      	bne.n	8001b46 <HAL_ADC_Start+0x5e>
 8001b3a:	4b41      	ldr	r3, [pc, #260]	; (8001c40 <HAL_ADC_Start+0x158>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d115      	bne.n	8001b72 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b4a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d026      	beq.n	8001bae <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b64:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b68:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b70:	e01d      	b.n	8001bae <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b76:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a2f      	ldr	r2, [pc, #188]	; (8001c40 <HAL_ADC_Start+0x158>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d004      	beq.n	8001b92 <HAL_ADC_Start+0xaa>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a2b      	ldr	r2, [pc, #172]	; (8001c3c <HAL_ADC_Start+0x154>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d10d      	bne.n	8001bae <HAL_ADC_Start+0xc6>
 8001b92:	4b2b      	ldr	r3, [pc, #172]	; (8001c40 <HAL_ADC_Start+0x158>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d007      	beq.n	8001bae <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ba2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ba6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d006      	beq.n	8001bc8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bbe:	f023 0206 	bic.w	r2, r3, #6
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	62da      	str	r2, [r3, #44]	; 0x2c
 8001bc6:	e002      	b.n	8001bce <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f06f 0202 	mvn.w	r2, #2
 8001bde:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001bea:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001bee:	d113      	bne.n	8001c18 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001bf4:	4a11      	ldr	r2, [pc, #68]	; (8001c3c <HAL_ADC_Start+0x154>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d105      	bne.n	8001c06 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001bfa:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <HAL_ADC_Start+0x158>)
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d108      	bne.n	8001c18 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	689a      	ldr	r2, [r3, #8]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001c14:	609a      	str	r2, [r3, #8]
 8001c16:	e00c      	b.n	8001c32 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	689a      	ldr	r2, [r3, #8]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	e003      	b.n	8001c32 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3710      	adds	r7, #16
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40012800 	.word	0x40012800
 8001c40:	40012400 	.word	0x40012400

08001c44 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d101      	bne.n	8001c5e <HAL_ADC_Stop+0x1a>
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	e01a      	b.n	8001c94 <HAL_ADC_Stop+0x50>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2201      	movs	r2, #1
 8001c62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 fa7c 	bl	8002164 <ADC_ConversionStop_Disable>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001c70:	7bfb      	ldrb	r3, [r7, #15]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d109      	bne.n	8001c8a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c7a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c7e:	f023 0301 	bic.w	r3, r3, #1
 8001c82:	f043 0201 	orr.w	r2, r3, #1
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3710      	adds	r7, #16
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001c9c:	b590      	push	{r4, r7, lr}
 8001c9e:	b087      	sub	sp, #28
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001cb2:	f7ff fe13 	bl	80018dc <HAL_GetTick>
 8001cb6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d00b      	beq.n	8001cde <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cca:	f043 0220 	orr.w	r2, r3, #32
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e0d3      	b.n	8001e86 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d131      	bne.n	8001d50 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cf2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d12a      	bne.n	8001d50 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001cfa:	e021      	b.n	8001d40 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d02:	d01d      	beq.n	8001d40 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d007      	beq.n	8001d1a <HAL_ADC_PollForConversion+0x7e>
 8001d0a:	f7ff fde7 	bl	80018dc <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d212      	bcs.n	8001d40 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0302 	and.w	r3, r3, #2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d10b      	bne.n	8001d40 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d2c:	f043 0204 	orr.w	r2, r3, #4
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	e0a2      	b.n	8001e86 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d0d6      	beq.n	8001cfc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001d4e:	e070      	b.n	8001e32 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001d50:	4b4f      	ldr	r3, [pc, #316]	; (8001e90 <HAL_ADC_PollForConversion+0x1f4>)
 8001d52:	681c      	ldr	r4, [r3, #0]
 8001d54:	2002      	movs	r0, #2
 8001d56:	f002 fa9d 	bl	8004294 <HAL_RCCEx_GetPeriphCLKFreq>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	6919      	ldr	r1, [r3, #16]
 8001d66:	4b4b      	ldr	r3, [pc, #300]	; (8001e94 <HAL_ADC_PollForConversion+0x1f8>)
 8001d68:	400b      	ands	r3, r1
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d118      	bne.n	8001da0 <HAL_ADC_PollForConversion+0x104>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	68d9      	ldr	r1, [r3, #12]
 8001d74:	4b48      	ldr	r3, [pc, #288]	; (8001e98 <HAL_ADC_PollForConversion+0x1fc>)
 8001d76:	400b      	ands	r3, r1
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d111      	bne.n	8001da0 <HAL_ADC_PollForConversion+0x104>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	6919      	ldr	r1, [r3, #16]
 8001d82:	4b46      	ldr	r3, [pc, #280]	; (8001e9c <HAL_ADC_PollForConversion+0x200>)
 8001d84:	400b      	ands	r3, r1
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d108      	bne.n	8001d9c <HAL_ADC_PollForConversion+0x100>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68d9      	ldr	r1, [r3, #12]
 8001d90:	4b43      	ldr	r3, [pc, #268]	; (8001ea0 <HAL_ADC_PollForConversion+0x204>)
 8001d92:	400b      	ands	r3, r1
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d101      	bne.n	8001d9c <HAL_ADC_PollForConversion+0x100>
 8001d98:	2314      	movs	r3, #20
 8001d9a:	e020      	b.n	8001dde <HAL_ADC_PollForConversion+0x142>
 8001d9c:	2329      	movs	r3, #41	; 0x29
 8001d9e:	e01e      	b.n	8001dde <HAL_ADC_PollForConversion+0x142>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	6919      	ldr	r1, [r3, #16]
 8001da6:	4b3d      	ldr	r3, [pc, #244]	; (8001e9c <HAL_ADC_PollForConversion+0x200>)
 8001da8:	400b      	ands	r3, r1
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d106      	bne.n	8001dbc <HAL_ADC_PollForConversion+0x120>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	68d9      	ldr	r1, [r3, #12]
 8001db4:	4b3a      	ldr	r3, [pc, #232]	; (8001ea0 <HAL_ADC_PollForConversion+0x204>)
 8001db6:	400b      	ands	r3, r1
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d00d      	beq.n	8001dd8 <HAL_ADC_PollForConversion+0x13c>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	6919      	ldr	r1, [r3, #16]
 8001dc2:	4b38      	ldr	r3, [pc, #224]	; (8001ea4 <HAL_ADC_PollForConversion+0x208>)
 8001dc4:	400b      	ands	r3, r1
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d108      	bne.n	8001ddc <HAL_ADC_PollForConversion+0x140>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68d9      	ldr	r1, [r3, #12]
 8001dd0:	4b34      	ldr	r3, [pc, #208]	; (8001ea4 <HAL_ADC_PollForConversion+0x208>)
 8001dd2:	400b      	ands	r3, r1
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d101      	bne.n	8001ddc <HAL_ADC_PollForConversion+0x140>
 8001dd8:	2354      	movs	r3, #84	; 0x54
 8001dda:	e000      	b.n	8001dde <HAL_ADC_PollForConversion+0x142>
 8001ddc:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001dde:	fb02 f303 	mul.w	r3, r2, r3
 8001de2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001de4:	e021      	b.n	8001e2a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dec:	d01a      	beq.n	8001e24 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d007      	beq.n	8001e04 <HAL_ADC_PollForConversion+0x168>
 8001df4:	f7ff fd72 	bl	80018dc <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d20f      	bcs.n	8001e24 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d90b      	bls.n	8001e24 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e10:	f043 0204 	orr.w	r2, r3, #4
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e030      	b.n	8001e86 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	3301      	adds	r3, #1
 8001e28:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d8d9      	bhi.n	8001de6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f06f 0212 	mvn.w	r2, #18
 8001e3a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e40:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001e52:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001e56:	d115      	bne.n	8001e84 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d111      	bne.n	8001e84 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d105      	bne.n	8001e84 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e7c:	f043 0201 	orr.w	r2, r3, #1
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	371c      	adds	r7, #28
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd90      	pop	{r4, r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	20000000 	.word	0x20000000
 8001e94:	24924924 	.word	0x24924924
 8001e98:	00924924 	.word	0x00924924
 8001e9c:	12492492 	.word	0x12492492
 8001ea0:	00492492 	.word	0x00492492
 8001ea4:	00249249 	.word	0x00249249

08001ea8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d101      	bne.n	8001ee0 <HAL_ADC_ConfigChannel+0x20>
 8001edc:	2302      	movs	r3, #2
 8001ede:	e0dc      	b.n	800209a <HAL_ADC_ConfigChannel+0x1da>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	2b06      	cmp	r3, #6
 8001eee:	d81c      	bhi.n	8001f2a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685a      	ldr	r2, [r3, #4]
 8001efa:	4613      	mov	r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	4413      	add	r3, r2
 8001f00:	3b05      	subs	r3, #5
 8001f02:	221f      	movs	r2, #31
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	4019      	ands	r1, r3
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	6818      	ldr	r0, [r3, #0]
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685a      	ldr	r2, [r3, #4]
 8001f14:	4613      	mov	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	3b05      	subs	r3, #5
 8001f1c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	430a      	orrs	r2, r1
 8001f26:	635a      	str	r2, [r3, #52]	; 0x34
 8001f28:	e03c      	b.n	8001fa4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b0c      	cmp	r3, #12
 8001f30:	d81c      	bhi.n	8001f6c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	4413      	add	r3, r2
 8001f42:	3b23      	subs	r3, #35	; 0x23
 8001f44:	221f      	movs	r2, #31
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	4019      	ands	r1, r3
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	6818      	ldr	r0, [r3, #0]
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	4613      	mov	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4413      	add	r3, r2
 8001f5c:	3b23      	subs	r3, #35	; 0x23
 8001f5e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	631a      	str	r2, [r3, #48]	; 0x30
 8001f6a:	e01b      	b.n	8001fa4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685a      	ldr	r2, [r3, #4]
 8001f76:	4613      	mov	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	4413      	add	r3, r2
 8001f7c:	3b41      	subs	r3, #65	; 0x41
 8001f7e:	221f      	movs	r2, #31
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	43db      	mvns	r3, r3
 8001f86:	4019      	ands	r1, r3
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	6818      	ldr	r0, [r3, #0]
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685a      	ldr	r2, [r3, #4]
 8001f90:	4613      	mov	r3, r2
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4413      	add	r3, r2
 8001f96:	3b41      	subs	r3, #65	; 0x41
 8001f98:	fa00 f203 	lsl.w	r2, r0, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2b09      	cmp	r3, #9
 8001faa:	d91c      	bls.n	8001fe6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	68d9      	ldr	r1, [r3, #12]
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4413      	add	r3, r2
 8001fbc:	3b1e      	subs	r3, #30
 8001fbe:	2207      	movs	r2, #7
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	4019      	ands	r1, r3
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	6898      	ldr	r0, [r3, #8]
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	4413      	add	r3, r2
 8001fd6:	3b1e      	subs	r3, #30
 8001fd8:	fa00 f203 	lsl.w	r2, r0, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	60da      	str	r2, [r3, #12]
 8001fe4:	e019      	b.n	800201a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6919      	ldr	r1, [r3, #16]
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	005b      	lsls	r3, r3, #1
 8001ff4:	4413      	add	r3, r2
 8001ff6:	2207      	movs	r2, #7
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	4019      	ands	r1, r3
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	6898      	ldr	r0, [r3, #8]
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	681a      	ldr	r2, [r3, #0]
 8002008:	4613      	mov	r3, r2
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	4413      	add	r3, r2
 800200e:	fa00 f203 	lsl.w	r2, r0, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	430a      	orrs	r2, r1
 8002018:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	2b10      	cmp	r3, #16
 8002020:	d003      	beq.n	800202a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002026:	2b11      	cmp	r3, #17
 8002028:	d132      	bne.n	8002090 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a1d      	ldr	r2, [pc, #116]	; (80020a4 <HAL_ADC_ConfigChannel+0x1e4>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d125      	bne.n	8002080 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d126      	bne.n	8002090 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	689a      	ldr	r2, [r3, #8]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002050:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2b10      	cmp	r3, #16
 8002058:	d11a      	bne.n	8002090 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800205a:	4b13      	ldr	r3, [pc, #76]	; (80020a8 <HAL_ADC_ConfigChannel+0x1e8>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a13      	ldr	r2, [pc, #76]	; (80020ac <HAL_ADC_ConfigChannel+0x1ec>)
 8002060:	fba2 2303 	umull	r2, r3, r2, r3
 8002064:	0c9a      	lsrs	r2, r3, #18
 8002066:	4613      	mov	r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	4413      	add	r3, r2
 800206c:	005b      	lsls	r3, r3, #1
 800206e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002070:	e002      	b.n	8002078 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	3b01      	subs	r3, #1
 8002076:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d1f9      	bne.n	8002072 <HAL_ADC_ConfigChannel+0x1b2>
 800207e:	e007      	b.n	8002090 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002084:	f043 0220 	orr.w	r2, r3, #32
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002098:	7bfb      	ldrb	r3, [r7, #15]
}
 800209a:	4618      	mov	r0, r3
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	bc80      	pop	{r7}
 80020a2:	4770      	bx	lr
 80020a4:	40012400 	.word	0x40012400
 80020a8:	20000000 	.word	0x20000000
 80020ac:	431bde83 	.word	0x431bde83

080020b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020b8:	2300      	movs	r3, #0
 80020ba:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d040      	beq.n	8002150 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	689a      	ldr	r2, [r3, #8]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f042 0201 	orr.w	r2, r2, #1
 80020dc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020de:	4b1f      	ldr	r3, [pc, #124]	; (800215c <ADC_Enable+0xac>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a1f      	ldr	r2, [pc, #124]	; (8002160 <ADC_Enable+0xb0>)
 80020e4:	fba2 2303 	umull	r2, r3, r2, r3
 80020e8:	0c9b      	lsrs	r3, r3, #18
 80020ea:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020ec:	e002      	b.n	80020f4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	3b01      	subs	r3, #1
 80020f2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d1f9      	bne.n	80020ee <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80020fa:	f7ff fbef 	bl	80018dc <HAL_GetTick>
 80020fe:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002100:	e01f      	b.n	8002142 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002102:	f7ff fbeb 	bl	80018dc <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	2b02      	cmp	r3, #2
 800210e:	d918      	bls.n	8002142 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b01      	cmp	r3, #1
 800211c:	d011      	beq.n	8002142 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002122:	f043 0210 	orr.w	r2, r3, #16
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800212e:	f043 0201 	orr.w	r2, r3, #1
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e007      	b.n	8002152 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f003 0301 	and.w	r3, r3, #1
 800214c:	2b01      	cmp	r3, #1
 800214e:	d1d8      	bne.n	8002102 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	3710      	adds	r7, #16
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	20000000 	.word	0x20000000
 8002160:	431bde83 	.word	0x431bde83

08002164 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800216c:	2300      	movs	r3, #0
 800216e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	2b01      	cmp	r3, #1
 800217c:	d12e      	bne.n	80021dc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 0201 	bic.w	r2, r2, #1
 800218c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800218e:	f7ff fba5 	bl	80018dc <HAL_GetTick>
 8002192:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002194:	e01b      	b.n	80021ce <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002196:	f7ff fba1 	bl	80018dc <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d914      	bls.n	80021ce <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d10d      	bne.n	80021ce <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b6:	f043 0210 	orr.w	r2, r3, #16
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c2:	f043 0201 	orr.w	r2, r3, #1
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e007      	b.n	80021de <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f003 0301 	and.w	r3, r3, #1
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d0dc      	beq.n	8002196 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3710      	adds	r7, #16
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
	...

080021e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021f8:	4b0c      	ldr	r3, [pc, #48]	; (800222c <__NVIC_SetPriorityGrouping+0x44>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021fe:	68ba      	ldr	r2, [r7, #8]
 8002200:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002204:	4013      	ands	r3, r2
 8002206:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002210:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002214:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002218:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800221a:	4a04      	ldr	r2, [pc, #16]	; (800222c <__NVIC_SetPriorityGrouping+0x44>)
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	60d3      	str	r3, [r2, #12]
}
 8002220:	bf00      	nop
 8002222:	3714      	adds	r7, #20
 8002224:	46bd      	mov	sp, r7
 8002226:	bc80      	pop	{r7}
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	e000ed00 	.word	0xe000ed00

08002230 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002234:	4b04      	ldr	r3, [pc, #16]	; (8002248 <__NVIC_GetPriorityGrouping+0x18>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	0a1b      	lsrs	r3, r3, #8
 800223a:	f003 0307 	and.w	r3, r3, #7
}
 800223e:	4618      	mov	r0, r3
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225a:	2b00      	cmp	r3, #0
 800225c:	db0b      	blt.n	8002276 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800225e:	79fb      	ldrb	r3, [r7, #7]
 8002260:	f003 021f 	and.w	r2, r3, #31
 8002264:	4906      	ldr	r1, [pc, #24]	; (8002280 <__NVIC_EnableIRQ+0x34>)
 8002266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226a:	095b      	lsrs	r3, r3, #5
 800226c:	2001      	movs	r0, #1
 800226e:	fa00 f202 	lsl.w	r2, r0, r2
 8002272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr
 8002280:	e000e100 	.word	0xe000e100

08002284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	4603      	mov	r3, r0
 800228c:	6039      	str	r1, [r7, #0]
 800228e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002294:	2b00      	cmp	r3, #0
 8002296:	db0a      	blt.n	80022ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	b2da      	uxtb	r2, r3
 800229c:	490c      	ldr	r1, [pc, #48]	; (80022d0 <__NVIC_SetPriority+0x4c>)
 800229e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a2:	0112      	lsls	r2, r2, #4
 80022a4:	b2d2      	uxtb	r2, r2
 80022a6:	440b      	add	r3, r1
 80022a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022ac:	e00a      	b.n	80022c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	4908      	ldr	r1, [pc, #32]	; (80022d4 <__NVIC_SetPriority+0x50>)
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	f003 030f 	and.w	r3, r3, #15
 80022ba:	3b04      	subs	r3, #4
 80022bc:	0112      	lsls	r2, r2, #4
 80022be:	b2d2      	uxtb	r2, r2
 80022c0:	440b      	add	r3, r1
 80022c2:	761a      	strb	r2, [r3, #24]
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bc80      	pop	{r7}
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	e000e100 	.word	0xe000e100
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d8:	b480      	push	{r7}
 80022da:	b089      	sub	sp, #36	; 0x24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f003 0307 	and.w	r3, r3, #7
 80022ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	f1c3 0307 	rsb	r3, r3, #7
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	bf28      	it	cs
 80022f6:	2304      	movcs	r3, #4
 80022f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	3304      	adds	r3, #4
 80022fe:	2b06      	cmp	r3, #6
 8002300:	d902      	bls.n	8002308 <NVIC_EncodePriority+0x30>
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	3b03      	subs	r3, #3
 8002306:	e000      	b.n	800230a <NVIC_EncodePriority+0x32>
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800230c:	f04f 32ff 	mov.w	r2, #4294967295
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	43da      	mvns	r2, r3
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	401a      	ands	r2, r3
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002320:	f04f 31ff 	mov.w	r1, #4294967295
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	fa01 f303 	lsl.w	r3, r1, r3
 800232a:	43d9      	mvns	r1, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002330:	4313      	orrs	r3, r2
         );
}
 8002332:	4618      	mov	r0, r3
 8002334:	3724      	adds	r7, #36	; 0x24
 8002336:	46bd      	mov	sp, r7
 8002338:	bc80      	pop	{r7}
 800233a:	4770      	bx	lr

0800233c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f7ff ff4f 	bl	80021e8 <__NVIC_SetPriorityGrouping>
}
 800234a:	bf00      	nop
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002352:	b580      	push	{r7, lr}
 8002354:	b086      	sub	sp, #24
 8002356:	af00      	add	r7, sp, #0
 8002358:	4603      	mov	r3, r0
 800235a:	60b9      	str	r1, [r7, #8]
 800235c:	607a      	str	r2, [r7, #4]
 800235e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002360:	2300      	movs	r3, #0
 8002362:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002364:	f7ff ff64 	bl	8002230 <__NVIC_GetPriorityGrouping>
 8002368:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	68b9      	ldr	r1, [r7, #8]
 800236e:	6978      	ldr	r0, [r7, #20]
 8002370:	f7ff ffb2 	bl	80022d8 <NVIC_EncodePriority>
 8002374:	4602      	mov	r2, r0
 8002376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800237a:	4611      	mov	r1, r2
 800237c:	4618      	mov	r0, r3
 800237e:	f7ff ff81 	bl	8002284 <__NVIC_SetPriority>
}
 8002382:	bf00      	nop
 8002384:	3718      	adds	r7, #24
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	b082      	sub	sp, #8
 800238e:	af00      	add	r7, sp, #0
 8002390:	4603      	mov	r3, r0
 8002392:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002398:	4618      	mov	r0, r3
 800239a:	f7ff ff57 	bl	800224c <__NVIC_EnableIRQ>
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b085      	sub	sp, #20
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023ae:	2300      	movs	r3, #0
 80023b0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d008      	beq.n	80023d0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2204      	movs	r2, #4
 80023c2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e020      	b.n	8002412 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f022 020e 	bic.w	r2, r2, #14
 80023de:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f022 0201 	bic.w	r2, r2, #1
 80023ee:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023f8:	2101      	movs	r1, #1
 80023fa:	fa01 f202 	lsl.w	r2, r1, r2
 80023fe:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002410:	7bfb      	ldrb	r3, [r7, #15]
}
 8002412:	4618      	mov	r0, r3
 8002414:	3714      	adds	r7, #20
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr

0800241c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002424:	2300      	movs	r3, #0
 8002426:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2b02      	cmp	r3, #2
 8002432:	d005      	beq.n	8002440 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2204      	movs	r2, #4
 8002438:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	73fb      	strb	r3, [r7, #15]
 800243e:	e051      	b.n	80024e4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f022 020e 	bic.w	r2, r2, #14
 800244e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f022 0201 	bic.w	r2, r2, #1
 800245e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a22      	ldr	r2, [pc, #136]	; (80024f0 <HAL_DMA_Abort_IT+0xd4>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d029      	beq.n	80024be <HAL_DMA_Abort_IT+0xa2>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a21      	ldr	r2, [pc, #132]	; (80024f4 <HAL_DMA_Abort_IT+0xd8>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d022      	beq.n	80024ba <HAL_DMA_Abort_IT+0x9e>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a1f      	ldr	r2, [pc, #124]	; (80024f8 <HAL_DMA_Abort_IT+0xdc>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d01a      	beq.n	80024b4 <HAL_DMA_Abort_IT+0x98>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a1e      	ldr	r2, [pc, #120]	; (80024fc <HAL_DMA_Abort_IT+0xe0>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d012      	beq.n	80024ae <HAL_DMA_Abort_IT+0x92>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a1c      	ldr	r2, [pc, #112]	; (8002500 <HAL_DMA_Abort_IT+0xe4>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d00a      	beq.n	80024a8 <HAL_DMA_Abort_IT+0x8c>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a1b      	ldr	r2, [pc, #108]	; (8002504 <HAL_DMA_Abort_IT+0xe8>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d102      	bne.n	80024a2 <HAL_DMA_Abort_IT+0x86>
 800249c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80024a0:	e00e      	b.n	80024c0 <HAL_DMA_Abort_IT+0xa4>
 80024a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024a6:	e00b      	b.n	80024c0 <HAL_DMA_Abort_IT+0xa4>
 80024a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024ac:	e008      	b.n	80024c0 <HAL_DMA_Abort_IT+0xa4>
 80024ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024b2:	e005      	b.n	80024c0 <HAL_DMA_Abort_IT+0xa4>
 80024b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024b8:	e002      	b.n	80024c0 <HAL_DMA_Abort_IT+0xa4>
 80024ba:	2310      	movs	r3, #16
 80024bc:	e000      	b.n	80024c0 <HAL_DMA_Abort_IT+0xa4>
 80024be:	2301      	movs	r3, #1
 80024c0:	4a11      	ldr	r2, [pc, #68]	; (8002508 <HAL_DMA_Abort_IT+0xec>)
 80024c2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2201      	movs	r2, #1
 80024c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d003      	beq.n	80024e4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	4798      	blx	r3
    } 
  }
  return status;
 80024e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40020008 	.word	0x40020008
 80024f4:	4002001c 	.word	0x4002001c
 80024f8:	40020030 	.word	0x40020030
 80024fc:	40020044 	.word	0x40020044
 8002500:	40020058 	.word	0x40020058
 8002504:	4002006c 	.word	0x4002006c
 8002508:	40020000 	.word	0x40020000

0800250c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800250c:	b480      	push	{r7}
 800250e:	b08b      	sub	sp, #44	; 0x2c
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002516:	2300      	movs	r3, #0
 8002518:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800251a:	2300      	movs	r3, #0
 800251c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800251e:	e169      	b.n	80027f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002520:	2201      	movs	r2, #1
 8002522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	69fa      	ldr	r2, [r7, #28]
 8002530:	4013      	ands	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	429a      	cmp	r2, r3
 800253a:	f040 8158 	bne.w	80027ee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	4a9a      	ldr	r2, [pc, #616]	; (80027ac <HAL_GPIO_Init+0x2a0>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d05e      	beq.n	8002606 <HAL_GPIO_Init+0xfa>
 8002548:	4a98      	ldr	r2, [pc, #608]	; (80027ac <HAL_GPIO_Init+0x2a0>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d875      	bhi.n	800263a <HAL_GPIO_Init+0x12e>
 800254e:	4a98      	ldr	r2, [pc, #608]	; (80027b0 <HAL_GPIO_Init+0x2a4>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d058      	beq.n	8002606 <HAL_GPIO_Init+0xfa>
 8002554:	4a96      	ldr	r2, [pc, #600]	; (80027b0 <HAL_GPIO_Init+0x2a4>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d86f      	bhi.n	800263a <HAL_GPIO_Init+0x12e>
 800255a:	4a96      	ldr	r2, [pc, #600]	; (80027b4 <HAL_GPIO_Init+0x2a8>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d052      	beq.n	8002606 <HAL_GPIO_Init+0xfa>
 8002560:	4a94      	ldr	r2, [pc, #592]	; (80027b4 <HAL_GPIO_Init+0x2a8>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d869      	bhi.n	800263a <HAL_GPIO_Init+0x12e>
 8002566:	4a94      	ldr	r2, [pc, #592]	; (80027b8 <HAL_GPIO_Init+0x2ac>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d04c      	beq.n	8002606 <HAL_GPIO_Init+0xfa>
 800256c:	4a92      	ldr	r2, [pc, #584]	; (80027b8 <HAL_GPIO_Init+0x2ac>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d863      	bhi.n	800263a <HAL_GPIO_Init+0x12e>
 8002572:	4a92      	ldr	r2, [pc, #584]	; (80027bc <HAL_GPIO_Init+0x2b0>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d046      	beq.n	8002606 <HAL_GPIO_Init+0xfa>
 8002578:	4a90      	ldr	r2, [pc, #576]	; (80027bc <HAL_GPIO_Init+0x2b0>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d85d      	bhi.n	800263a <HAL_GPIO_Init+0x12e>
 800257e:	2b12      	cmp	r3, #18
 8002580:	d82a      	bhi.n	80025d8 <HAL_GPIO_Init+0xcc>
 8002582:	2b12      	cmp	r3, #18
 8002584:	d859      	bhi.n	800263a <HAL_GPIO_Init+0x12e>
 8002586:	a201      	add	r2, pc, #4	; (adr r2, 800258c <HAL_GPIO_Init+0x80>)
 8002588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800258c:	08002607 	.word	0x08002607
 8002590:	080025e1 	.word	0x080025e1
 8002594:	080025f3 	.word	0x080025f3
 8002598:	08002635 	.word	0x08002635
 800259c:	0800263b 	.word	0x0800263b
 80025a0:	0800263b 	.word	0x0800263b
 80025a4:	0800263b 	.word	0x0800263b
 80025a8:	0800263b 	.word	0x0800263b
 80025ac:	0800263b 	.word	0x0800263b
 80025b0:	0800263b 	.word	0x0800263b
 80025b4:	0800263b 	.word	0x0800263b
 80025b8:	0800263b 	.word	0x0800263b
 80025bc:	0800263b 	.word	0x0800263b
 80025c0:	0800263b 	.word	0x0800263b
 80025c4:	0800263b 	.word	0x0800263b
 80025c8:	0800263b 	.word	0x0800263b
 80025cc:	0800263b 	.word	0x0800263b
 80025d0:	080025e9 	.word	0x080025e9
 80025d4:	080025fd 	.word	0x080025fd
 80025d8:	4a79      	ldr	r2, [pc, #484]	; (80027c0 <HAL_GPIO_Init+0x2b4>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d013      	beq.n	8002606 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80025de:	e02c      	b.n	800263a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	623b      	str	r3, [r7, #32]
          break;
 80025e6:	e029      	b.n	800263c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	3304      	adds	r3, #4
 80025ee:	623b      	str	r3, [r7, #32]
          break;
 80025f0:	e024      	b.n	800263c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	3308      	adds	r3, #8
 80025f8:	623b      	str	r3, [r7, #32]
          break;
 80025fa:	e01f      	b.n	800263c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	330c      	adds	r3, #12
 8002602:	623b      	str	r3, [r7, #32]
          break;
 8002604:	e01a      	b.n	800263c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d102      	bne.n	8002614 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800260e:	2304      	movs	r3, #4
 8002610:	623b      	str	r3, [r7, #32]
          break;
 8002612:	e013      	b.n	800263c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d105      	bne.n	8002628 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800261c:	2308      	movs	r3, #8
 800261e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69fa      	ldr	r2, [r7, #28]
 8002624:	611a      	str	r2, [r3, #16]
          break;
 8002626:	e009      	b.n	800263c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002628:	2308      	movs	r3, #8
 800262a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	69fa      	ldr	r2, [r7, #28]
 8002630:	615a      	str	r2, [r3, #20]
          break;
 8002632:	e003      	b.n	800263c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002634:	2300      	movs	r3, #0
 8002636:	623b      	str	r3, [r7, #32]
          break;
 8002638:	e000      	b.n	800263c <HAL_GPIO_Init+0x130>
          break;
 800263a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	2bff      	cmp	r3, #255	; 0xff
 8002640:	d801      	bhi.n	8002646 <HAL_GPIO_Init+0x13a>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	e001      	b.n	800264a <HAL_GPIO_Init+0x13e>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	3304      	adds	r3, #4
 800264a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	2bff      	cmp	r3, #255	; 0xff
 8002650:	d802      	bhi.n	8002658 <HAL_GPIO_Init+0x14c>
 8002652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	e002      	b.n	800265e <HAL_GPIO_Init+0x152>
 8002658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265a:	3b08      	subs	r3, #8
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	210f      	movs	r1, #15
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	fa01 f303 	lsl.w	r3, r1, r3
 800266c:	43db      	mvns	r3, r3
 800266e:	401a      	ands	r2, r3
 8002670:	6a39      	ldr	r1, [r7, #32]
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	fa01 f303 	lsl.w	r3, r1, r3
 8002678:	431a      	orrs	r2, r3
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002686:	2b00      	cmp	r3, #0
 8002688:	f000 80b1 	beq.w	80027ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800268c:	4b4d      	ldr	r3, [pc, #308]	; (80027c4 <HAL_GPIO_Init+0x2b8>)
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	4a4c      	ldr	r2, [pc, #304]	; (80027c4 <HAL_GPIO_Init+0x2b8>)
 8002692:	f043 0301 	orr.w	r3, r3, #1
 8002696:	6193      	str	r3, [r2, #24]
 8002698:	4b4a      	ldr	r3, [pc, #296]	; (80027c4 <HAL_GPIO_Init+0x2b8>)
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	f003 0301 	and.w	r3, r3, #1
 80026a0:	60bb      	str	r3, [r7, #8]
 80026a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80026a4:	4a48      	ldr	r2, [pc, #288]	; (80027c8 <HAL_GPIO_Init+0x2bc>)
 80026a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a8:	089b      	lsrs	r3, r3, #2
 80026aa:	3302      	adds	r3, #2
 80026ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80026b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b4:	f003 0303 	and.w	r3, r3, #3
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	220f      	movs	r2, #15
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	43db      	mvns	r3, r3
 80026c2:	68fa      	ldr	r2, [r7, #12]
 80026c4:	4013      	ands	r3, r2
 80026c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4a40      	ldr	r2, [pc, #256]	; (80027cc <HAL_GPIO_Init+0x2c0>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d013      	beq.n	80026f8 <HAL_GPIO_Init+0x1ec>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a3f      	ldr	r2, [pc, #252]	; (80027d0 <HAL_GPIO_Init+0x2c4>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d00d      	beq.n	80026f4 <HAL_GPIO_Init+0x1e8>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4a3e      	ldr	r2, [pc, #248]	; (80027d4 <HAL_GPIO_Init+0x2c8>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d007      	beq.n	80026f0 <HAL_GPIO_Init+0x1e4>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a3d      	ldr	r2, [pc, #244]	; (80027d8 <HAL_GPIO_Init+0x2cc>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d101      	bne.n	80026ec <HAL_GPIO_Init+0x1e0>
 80026e8:	2303      	movs	r3, #3
 80026ea:	e006      	b.n	80026fa <HAL_GPIO_Init+0x1ee>
 80026ec:	2304      	movs	r3, #4
 80026ee:	e004      	b.n	80026fa <HAL_GPIO_Init+0x1ee>
 80026f0:	2302      	movs	r3, #2
 80026f2:	e002      	b.n	80026fa <HAL_GPIO_Init+0x1ee>
 80026f4:	2301      	movs	r3, #1
 80026f6:	e000      	b.n	80026fa <HAL_GPIO_Init+0x1ee>
 80026f8:	2300      	movs	r3, #0
 80026fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026fc:	f002 0203 	and.w	r2, r2, #3
 8002700:	0092      	lsls	r2, r2, #2
 8002702:	4093      	lsls	r3, r2
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	4313      	orrs	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800270a:	492f      	ldr	r1, [pc, #188]	; (80027c8 <HAL_GPIO_Init+0x2bc>)
 800270c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270e:	089b      	lsrs	r3, r3, #2
 8002710:	3302      	adds	r3, #2
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d006      	beq.n	8002732 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002724:	4b2d      	ldr	r3, [pc, #180]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 8002726:	689a      	ldr	r2, [r3, #8]
 8002728:	492c      	ldr	r1, [pc, #176]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	4313      	orrs	r3, r2
 800272e:	608b      	str	r3, [r1, #8]
 8002730:	e006      	b.n	8002740 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002732:	4b2a      	ldr	r3, [pc, #168]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 8002734:	689a      	ldr	r2, [r3, #8]
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	43db      	mvns	r3, r3
 800273a:	4928      	ldr	r1, [pc, #160]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 800273c:	4013      	ands	r3, r2
 800273e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d006      	beq.n	800275a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800274c:	4b23      	ldr	r3, [pc, #140]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 800274e:	68da      	ldr	r2, [r3, #12]
 8002750:	4922      	ldr	r1, [pc, #136]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	4313      	orrs	r3, r2
 8002756:	60cb      	str	r3, [r1, #12]
 8002758:	e006      	b.n	8002768 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800275a:	4b20      	ldr	r3, [pc, #128]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	43db      	mvns	r3, r3
 8002762:	491e      	ldr	r1, [pc, #120]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 8002764:	4013      	ands	r3, r2
 8002766:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d006      	beq.n	8002782 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002774:	4b19      	ldr	r3, [pc, #100]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 8002776:	685a      	ldr	r2, [r3, #4]
 8002778:	4918      	ldr	r1, [pc, #96]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	4313      	orrs	r3, r2
 800277e:	604b      	str	r3, [r1, #4]
 8002780:	e006      	b.n	8002790 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002782:	4b16      	ldr	r3, [pc, #88]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 8002784:	685a      	ldr	r2, [r3, #4]
 8002786:	69bb      	ldr	r3, [r7, #24]
 8002788:	43db      	mvns	r3, r3
 800278a:	4914      	ldr	r1, [pc, #80]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 800278c:	4013      	ands	r3, r2
 800278e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d021      	beq.n	80027e0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800279c:	4b0f      	ldr	r3, [pc, #60]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	490e      	ldr	r1, [pc, #56]	; (80027dc <HAL_GPIO_Init+0x2d0>)
 80027a2:	69bb      	ldr	r3, [r7, #24]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	600b      	str	r3, [r1, #0]
 80027a8:	e021      	b.n	80027ee <HAL_GPIO_Init+0x2e2>
 80027aa:	bf00      	nop
 80027ac:	10320000 	.word	0x10320000
 80027b0:	10310000 	.word	0x10310000
 80027b4:	10220000 	.word	0x10220000
 80027b8:	10210000 	.word	0x10210000
 80027bc:	10120000 	.word	0x10120000
 80027c0:	10110000 	.word	0x10110000
 80027c4:	40021000 	.word	0x40021000
 80027c8:	40010000 	.word	0x40010000
 80027cc:	40010800 	.word	0x40010800
 80027d0:	40010c00 	.word	0x40010c00
 80027d4:	40011000 	.word	0x40011000
 80027d8:	40011400 	.word	0x40011400
 80027dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80027e0:	4b0b      	ldr	r3, [pc, #44]	; (8002810 <HAL_GPIO_Init+0x304>)
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	43db      	mvns	r3, r3
 80027e8:	4909      	ldr	r1, [pc, #36]	; (8002810 <HAL_GPIO_Init+0x304>)
 80027ea:	4013      	ands	r3, r2
 80027ec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80027ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f0:	3301      	adds	r3, #1
 80027f2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fa:	fa22 f303 	lsr.w	r3, r2, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	f47f ae8e 	bne.w	8002520 <HAL_GPIO_Init+0x14>
  }
}
 8002804:	bf00      	nop
 8002806:	bf00      	nop
 8002808:	372c      	adds	r7, #44	; 0x2c
 800280a:	46bd      	mov	sp, r7
 800280c:	bc80      	pop	{r7}
 800280e:	4770      	bx	lr
 8002810:	40010400 	.word	0x40010400

08002814 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	460b      	mov	r3, r1
 800281e:	807b      	strh	r3, [r7, #2]
 8002820:	4613      	mov	r3, r2
 8002822:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002824:	787b      	ldrb	r3, [r7, #1]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d003      	beq.n	8002832 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800282a:	887a      	ldrh	r2, [r7, #2]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002830:	e003      	b.n	800283a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002832:	887b      	ldrh	r3, [r7, #2]
 8002834:	041a      	lsls	r2, r3, #16
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	611a      	str	r2, [r3, #16]
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr

08002844 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e12b      	b.n	8002aae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d106      	bne.n	8002870 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7fe fd14 	bl	8001298 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2224      	movs	r2, #36	; 0x24
 8002874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 0201 	bic.w	r2, r2, #1
 8002886:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002896:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028a8:	f001 fbc8 	bl	800403c <HAL_RCC_GetPCLK1Freq>
 80028ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	4a81      	ldr	r2, [pc, #516]	; (8002ab8 <HAL_I2C_Init+0x274>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d807      	bhi.n	80028c8 <HAL_I2C_Init+0x84>
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	4a80      	ldr	r2, [pc, #512]	; (8002abc <HAL_I2C_Init+0x278>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	bf94      	ite	ls
 80028c0:	2301      	movls	r3, #1
 80028c2:	2300      	movhi	r3, #0
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	e006      	b.n	80028d6 <HAL_I2C_Init+0x92>
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	4a7d      	ldr	r2, [pc, #500]	; (8002ac0 <HAL_I2C_Init+0x27c>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	bf94      	ite	ls
 80028d0:	2301      	movls	r3, #1
 80028d2:	2300      	movhi	r3, #0
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e0e7      	b.n	8002aae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	4a78      	ldr	r2, [pc, #480]	; (8002ac4 <HAL_I2C_Init+0x280>)
 80028e2:	fba2 2303 	umull	r2, r3, r2, r3
 80028e6:	0c9b      	lsrs	r3, r3, #18
 80028e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68ba      	ldr	r2, [r7, #8]
 80028fa:	430a      	orrs	r2, r1
 80028fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	4a6a      	ldr	r2, [pc, #424]	; (8002ab8 <HAL_I2C_Init+0x274>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d802      	bhi.n	8002918 <HAL_I2C_Init+0xd4>
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	3301      	adds	r3, #1
 8002916:	e009      	b.n	800292c <HAL_I2C_Init+0xe8>
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800291e:	fb02 f303 	mul.w	r3, r2, r3
 8002922:	4a69      	ldr	r2, [pc, #420]	; (8002ac8 <HAL_I2C_Init+0x284>)
 8002924:	fba2 2303 	umull	r2, r3, r2, r3
 8002928:	099b      	lsrs	r3, r3, #6
 800292a:	3301      	adds	r3, #1
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	6812      	ldr	r2, [r2, #0]
 8002930:	430b      	orrs	r3, r1
 8002932:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	69db      	ldr	r3, [r3, #28]
 800293a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800293e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	495c      	ldr	r1, [pc, #368]	; (8002ab8 <HAL_I2C_Init+0x274>)
 8002948:	428b      	cmp	r3, r1
 800294a:	d819      	bhi.n	8002980 <HAL_I2C_Init+0x13c>
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	1e59      	subs	r1, r3, #1
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	005b      	lsls	r3, r3, #1
 8002956:	fbb1 f3f3 	udiv	r3, r1, r3
 800295a:	1c59      	adds	r1, r3, #1
 800295c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002960:	400b      	ands	r3, r1
 8002962:	2b00      	cmp	r3, #0
 8002964:	d00a      	beq.n	800297c <HAL_I2C_Init+0x138>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	1e59      	subs	r1, r3, #1
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	fbb1 f3f3 	udiv	r3, r1, r3
 8002974:	3301      	adds	r3, #1
 8002976:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800297a:	e051      	b.n	8002a20 <HAL_I2C_Init+0x1dc>
 800297c:	2304      	movs	r3, #4
 800297e:	e04f      	b.n	8002a20 <HAL_I2C_Init+0x1dc>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d111      	bne.n	80029ac <HAL_I2C_Init+0x168>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	1e58      	subs	r0, r3, #1
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6859      	ldr	r1, [r3, #4]
 8002990:	460b      	mov	r3, r1
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	440b      	add	r3, r1
 8002996:	fbb0 f3f3 	udiv	r3, r0, r3
 800299a:	3301      	adds	r3, #1
 800299c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	bf0c      	ite	eq
 80029a4:	2301      	moveq	r3, #1
 80029a6:	2300      	movne	r3, #0
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	e012      	b.n	80029d2 <HAL_I2C_Init+0x18e>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	1e58      	subs	r0, r3, #1
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6859      	ldr	r1, [r3, #4]
 80029b4:	460b      	mov	r3, r1
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	0099      	lsls	r1, r3, #2
 80029bc:	440b      	add	r3, r1
 80029be:	fbb0 f3f3 	udiv	r3, r0, r3
 80029c2:	3301      	adds	r3, #1
 80029c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	bf0c      	ite	eq
 80029cc:	2301      	moveq	r3, #1
 80029ce:	2300      	movne	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <HAL_I2C_Init+0x196>
 80029d6:	2301      	movs	r3, #1
 80029d8:	e022      	b.n	8002a20 <HAL_I2C_Init+0x1dc>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d10e      	bne.n	8002a00 <HAL_I2C_Init+0x1bc>
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	1e58      	subs	r0, r3, #1
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6859      	ldr	r1, [r3, #4]
 80029ea:	460b      	mov	r3, r1
 80029ec:	005b      	lsls	r3, r3, #1
 80029ee:	440b      	add	r3, r1
 80029f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80029f4:	3301      	adds	r3, #1
 80029f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029fe:	e00f      	b.n	8002a20 <HAL_I2C_Init+0x1dc>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	1e58      	subs	r0, r3, #1
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6859      	ldr	r1, [r3, #4]
 8002a08:	460b      	mov	r3, r1
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	0099      	lsls	r1, r3, #2
 8002a10:	440b      	add	r3, r1
 8002a12:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a16:	3301      	adds	r3, #1
 8002a18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a20:	6879      	ldr	r1, [r7, #4]
 8002a22:	6809      	ldr	r1, [r1, #0]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	69da      	ldr	r2, [r3, #28]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6a1b      	ldr	r3, [r3, #32]
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	430a      	orrs	r2, r1
 8002a42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a4e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	6911      	ldr	r1, [r2, #16]
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	68d2      	ldr	r2, [r2, #12]
 8002a5a:	4311      	orrs	r1, r2
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	6812      	ldr	r2, [r2, #0]
 8002a60:	430b      	orrs	r3, r1
 8002a62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	695a      	ldr	r2, [r3, #20]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	699b      	ldr	r3, [r3, #24]
 8002a76:	431a      	orrs	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f042 0201 	orr.w	r2, r2, #1
 8002a8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2220      	movs	r2, #32
 8002a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3710      	adds	r7, #16
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	000186a0 	.word	0x000186a0
 8002abc:	001e847f 	.word	0x001e847f
 8002ac0:	003d08ff 	.word	0x003d08ff
 8002ac4:	431bde83 	.word	0x431bde83
 8002ac8:	10624dd3 	.word	0x10624dd3

08002acc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b088      	sub	sp, #32
 8002ad0:	af02      	add	r7, sp, #8
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	607a      	str	r2, [r7, #4]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	460b      	mov	r3, r1
 8002ada:	817b      	strh	r3, [r7, #10]
 8002adc:	4613      	mov	r3, r2
 8002ade:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ae0:	f7fe fefc 	bl	80018dc <HAL_GetTick>
 8002ae4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	2b20      	cmp	r3, #32
 8002af0:	f040 80e0 	bne.w	8002cb4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	9300      	str	r3, [sp, #0]
 8002af8:	2319      	movs	r3, #25
 8002afa:	2201      	movs	r2, #1
 8002afc:	4970      	ldr	r1, [pc, #448]	; (8002cc0 <HAL_I2C_Master_Transmit+0x1f4>)
 8002afe:	68f8      	ldr	r0, [r7, #12]
 8002b00:	f000 fc9e 	bl	8003440 <I2C_WaitOnFlagUntilTimeout>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	e0d3      	b.n	8002cb6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d101      	bne.n	8002b1c <HAL_I2C_Master_Transmit+0x50>
 8002b18:	2302      	movs	r3, #2
 8002b1a:	e0cc      	b.n	8002cb6 <HAL_I2C_Master_Transmit+0x1ea>
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d007      	beq.n	8002b42 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f042 0201 	orr.w	r2, r2, #1
 8002b40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2221      	movs	r2, #33	; 0x21
 8002b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2210      	movs	r2, #16
 8002b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	893a      	ldrh	r2, [r7, #8]
 8002b72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b78:	b29a      	uxth	r2, r3
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	4a50      	ldr	r2, [pc, #320]	; (8002cc4 <HAL_I2C_Master_Transmit+0x1f8>)
 8002b82:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b84:	8979      	ldrh	r1, [r7, #10]
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	6a3a      	ldr	r2, [r7, #32]
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f000 fb08 	bl	80031a0 <I2C_MasterRequestWrite>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e08d      	b.n	8002cb6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	613b      	str	r3, [r7, #16]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	695b      	ldr	r3, [r3, #20]
 8002ba4:	613b      	str	r3, [r7, #16]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	613b      	str	r3, [r7, #16]
 8002bae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002bb0:	e066      	b.n	8002c80 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	6a39      	ldr	r1, [r7, #32]
 8002bb6:	68f8      	ldr	r0, [r7, #12]
 8002bb8:	f000 fd5c 	bl	8003674 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00d      	beq.n	8002bde <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc6:	2b04      	cmp	r3, #4
 8002bc8:	d107      	bne.n	8002bda <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e06b      	b.n	8002cb6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be2:	781a      	ldrb	r2, [r3, #0]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bee:	1c5a      	adds	r2, r3, #1
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c06:	3b01      	subs	r3, #1
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	695b      	ldr	r3, [r3, #20]
 8002c14:	f003 0304 	and.w	r3, r3, #4
 8002c18:	2b04      	cmp	r3, #4
 8002c1a:	d11b      	bne.n	8002c54 <HAL_I2C_Master_Transmit+0x188>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d017      	beq.n	8002c54 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c28:	781a      	ldrb	r2, [r3, #0]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c34:	1c5a      	adds	r2, r3, #1
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	3b01      	subs	r3, #1
 8002c42:	b29a      	uxth	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c54:	697a      	ldr	r2, [r7, #20]
 8002c56:	6a39      	ldr	r1, [r7, #32]
 8002c58:	68f8      	ldr	r0, [r7, #12]
 8002c5a:	f000 fd53 	bl	8003704 <I2C_WaitOnBTFFlagUntilTimeout>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00d      	beq.n	8002c80 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c68:	2b04      	cmp	r3, #4
 8002c6a:	d107      	bne.n	8002c7c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c7a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e01a      	b.n	8002cb6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d194      	bne.n	8002bb2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2220      	movs	r2, #32
 8002c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	e000      	b.n	8002cb6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002cb4:	2302      	movs	r3, #2
  }
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	00100002 	.word	0x00100002
 8002cc4:	ffff0000 	.word	0xffff0000

08002cc8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08c      	sub	sp, #48	; 0x30
 8002ccc:	af02      	add	r7, sp, #8
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	607a      	str	r2, [r7, #4]
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	817b      	strh	r3, [r7, #10]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ce0:	f7fe fdfc 	bl	80018dc <HAL_GetTick>
 8002ce4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b20      	cmp	r3, #32
 8002cf0:	f040 824b 	bne.w	800318a <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf6:	9300      	str	r3, [sp, #0]
 8002cf8:	2319      	movs	r3, #25
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	497f      	ldr	r1, [pc, #508]	; (8002efc <HAL_I2C_Master_Receive+0x234>)
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 fb9e 	bl	8003440 <I2C_WaitOnFlagUntilTimeout>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	e23e      	b.n	800318c <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d101      	bne.n	8002d1c <HAL_I2C_Master_Receive+0x54>
 8002d18:	2302      	movs	r3, #2
 8002d1a:	e237      	b.n	800318c <HAL_I2C_Master_Receive+0x4c4>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d007      	beq.n	8002d42 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f042 0201 	orr.w	r2, r2, #1
 8002d40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2222      	movs	r2, #34	; 0x22
 8002d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2210      	movs	r2, #16
 8002d5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2200      	movs	r2, #0
 8002d66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	893a      	ldrh	r2, [r7, #8]
 8002d72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d78:	b29a      	uxth	r2, r3
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	4a5f      	ldr	r2, [pc, #380]	; (8002f00 <HAL_I2C_Master_Receive+0x238>)
 8002d82:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d84:	8979      	ldrh	r1, [r7, #10]
 8002d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d8a:	68f8      	ldr	r0, [r7, #12]
 8002d8c:	f000 fa8a 	bl	80032a4 <I2C_MasterRequestRead>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e1f8      	b.n	800318c <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d113      	bne.n	8002dca <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002da2:	2300      	movs	r3, #0
 8002da4:	61fb      	str	r3, [r7, #28]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	695b      	ldr	r3, [r3, #20]
 8002dac:	61fb      	str	r3, [r7, #28]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	61fb      	str	r3, [r7, #28]
 8002db6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	e1cc      	b.n	8003164 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d11e      	bne.n	8002e10 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002de0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002de2:	b672      	cpsid	i
}
 8002de4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002de6:	2300      	movs	r3, #0
 8002de8:	61bb      	str	r3, [r7, #24]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	695b      	ldr	r3, [r3, #20]
 8002df0:	61bb      	str	r3, [r7, #24]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	61bb      	str	r3, [r7, #24]
 8002dfa:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e0a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e0c:	b662      	cpsie	i
}
 8002e0e:	e035      	b.n	8002e7c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d11e      	bne.n	8002e56 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e26:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e28:	b672      	cpsid	i
}
 8002e2a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	617b      	str	r3, [r7, #20]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	617b      	str	r3, [r7, #20]
 8002e40:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e50:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e52:	b662      	cpsie	i
}
 8002e54:	e012      	b.n	8002e7c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e66:	2300      	movs	r3, #0
 8002e68:	613b      	str	r3, [r7, #16]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	695b      	ldr	r3, [r3, #20]
 8002e70:	613b      	str	r3, [r7, #16]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	613b      	str	r3, [r7, #16]
 8002e7a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002e7c:	e172      	b.n	8003164 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e82:	2b03      	cmp	r3, #3
 8002e84:	f200 811f 	bhi.w	80030c6 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d123      	bne.n	8002ed8 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f000 fc7d 	bl	8003794 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e173      	b.n	800318c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	691a      	ldr	r2, [r3, #16]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eae:	b2d2      	uxtb	r2, r2
 8002eb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb6:	1c5a      	adds	r2, r3, #1
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	b29a      	uxth	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002ed6:	e145      	b.n	8003164 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d152      	bne.n	8002f86 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee2:	9300      	str	r3, [sp, #0]
 8002ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	4906      	ldr	r1, [pc, #24]	; (8002f04 <HAL_I2C_Master_Receive+0x23c>)
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 faa8 	bl	8003440 <I2C_WaitOnFlagUntilTimeout>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d008      	beq.n	8002f08 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e148      	b.n	800318c <HAL_I2C_Master_Receive+0x4c4>
 8002efa:	bf00      	nop
 8002efc:	00100002 	.word	0x00100002
 8002f00:	ffff0000 	.word	0xffff0000
 8002f04:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002f08:	b672      	cpsid	i
}
 8002f0a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f1a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	691a      	ldr	r2, [r3, #16]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f26:	b2d2      	uxtb	r2, r2
 8002f28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2e:	1c5a      	adds	r2, r3, #1
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	3b01      	subs	r3, #1
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002f4e:	b662      	cpsie	i
}
 8002f50:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	691a      	ldr	r2, [r3, #16]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5c:	b2d2      	uxtb	r2, r2
 8002f5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f64:	1c5a      	adds	r2, r3, #1
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f84:	e0ee      	b.n	8003164 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f88:	9300      	str	r3, [sp, #0]
 8002f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	4981      	ldr	r1, [pc, #516]	; (8003194 <HAL_I2C_Master_Receive+0x4cc>)
 8002f90:	68f8      	ldr	r0, [r7, #12]
 8002f92:	f000 fa55 	bl	8003440 <I2C_WaitOnFlagUntilTimeout>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d001      	beq.n	8002fa0 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e0f5      	b.n	800318c <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002fb0:	b672      	cpsid	i
}
 8002fb2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	691a      	ldr	r2, [r3, #16]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fbe:	b2d2      	uxtb	r2, r2
 8002fc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc6:	1c5a      	adds	r2, r3, #1
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	b29a      	uxth	r2, r3
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002fe6:	4b6c      	ldr	r3, [pc, #432]	; (8003198 <HAL_I2C_Master_Receive+0x4d0>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	08db      	lsrs	r3, r3, #3
 8002fec:	4a6b      	ldr	r2, [pc, #428]	; (800319c <HAL_I2C_Master_Receive+0x4d4>)
 8002fee:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff2:	0a1a      	lsrs	r2, r3, #8
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4413      	add	r3, r2
 8002ffa:	00da      	lsls	r2, r3, #3
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003000:	6a3b      	ldr	r3, [r7, #32]
 8003002:	3b01      	subs	r3, #1
 8003004:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003006:	6a3b      	ldr	r3, [r7, #32]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d118      	bne.n	800303e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2220      	movs	r2, #32
 8003016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003026:	f043 0220 	orr.w	r2, r3, #32
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800302e:	b662      	cpsie	i
}
 8003030:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e0a6      	b.n	800318c <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	695b      	ldr	r3, [r3, #20]
 8003044:	f003 0304 	and.w	r3, r3, #4
 8003048:	2b04      	cmp	r3, #4
 800304a:	d1d9      	bne.n	8003000 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800305a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	691a      	ldr	r2, [r3, #16]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003066:	b2d2      	uxtb	r2, r2
 8003068:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306e:	1c5a      	adds	r2, r3, #1
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003078:	3b01      	subs	r3, #1
 800307a:	b29a      	uxth	r2, r3
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003084:	b29b      	uxth	r3, r3
 8003086:	3b01      	subs	r3, #1
 8003088:	b29a      	uxth	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800308e:	b662      	cpsie	i
}
 8003090:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	691a      	ldr	r2, [r3, #16]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a4:	1c5a      	adds	r2, r3, #1
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ae:	3b01      	subs	r3, #1
 80030b0:	b29a      	uxth	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	3b01      	subs	r3, #1
 80030be:	b29a      	uxth	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030c4:	e04e      	b.n	8003164 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80030ca:	68f8      	ldr	r0, [r7, #12]
 80030cc:	f000 fb62 	bl	8003794 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d001      	beq.n	80030da <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e058      	b.n	800318c <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	691a      	ldr	r2, [r3, #16]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e4:	b2d2      	uxtb	r2, r2
 80030e6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ec:	1c5a      	adds	r2, r3, #1
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f6:	3b01      	subs	r3, #1
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003102:	b29b      	uxth	r3, r3
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	f003 0304 	and.w	r3, r3, #4
 8003116:	2b04      	cmp	r3, #4
 8003118:	d124      	bne.n	8003164 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311e:	2b03      	cmp	r3, #3
 8003120:	d107      	bne.n	8003132 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003130:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	691a      	ldr	r2, [r3, #16]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313c:	b2d2      	uxtb	r2, r2
 800313e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003144:	1c5a      	adds	r2, r3, #1
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800314e:	3b01      	subs	r3, #1
 8003150:	b29a      	uxth	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800315a:	b29b      	uxth	r3, r3
 800315c:	3b01      	subs	r3, #1
 800315e:	b29a      	uxth	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003168:	2b00      	cmp	r3, #0
 800316a:	f47f ae88 	bne.w	8002e7e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2220      	movs	r2, #32
 8003172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003186:	2300      	movs	r3, #0
 8003188:	e000      	b.n	800318c <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 800318a:	2302      	movs	r3, #2
  }
}
 800318c:	4618      	mov	r0, r3
 800318e:	3728      	adds	r7, #40	; 0x28
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	00010004 	.word	0x00010004
 8003198:	20000000 	.word	0x20000000
 800319c:	14f8b589 	.word	0x14f8b589

080031a0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b088      	sub	sp, #32
 80031a4:	af02      	add	r7, sp, #8
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	607a      	str	r2, [r7, #4]
 80031aa:	603b      	str	r3, [r7, #0]
 80031ac:	460b      	mov	r3, r1
 80031ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	2b08      	cmp	r3, #8
 80031ba:	d006      	beq.n	80031ca <I2C_MasterRequestWrite+0x2a>
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d003      	beq.n	80031ca <I2C_MasterRequestWrite+0x2a>
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031c8:	d108      	bne.n	80031dc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	e00b      	b.n	80031f4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e0:	2b12      	cmp	r3, #18
 80031e2:	d107      	bne.n	80031f4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	9300      	str	r3, [sp, #0]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003200:	68f8      	ldr	r0, [r7, #12]
 8003202:	f000 f91d 	bl	8003440 <I2C_WaitOnFlagUntilTimeout>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00d      	beq.n	8003228 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003216:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800321a:	d103      	bne.n	8003224 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003222:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003224:	2303      	movs	r3, #3
 8003226:	e035      	b.n	8003294 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	691b      	ldr	r3, [r3, #16]
 800322c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003230:	d108      	bne.n	8003244 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003232:	897b      	ldrh	r3, [r7, #10]
 8003234:	b2db      	uxtb	r3, r3
 8003236:	461a      	mov	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003240:	611a      	str	r2, [r3, #16]
 8003242:	e01b      	b.n	800327c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003244:	897b      	ldrh	r3, [r7, #10]
 8003246:	11db      	asrs	r3, r3, #7
 8003248:	b2db      	uxtb	r3, r3
 800324a:	f003 0306 	and.w	r3, r3, #6
 800324e:	b2db      	uxtb	r3, r3
 8003250:	f063 030f 	orn	r3, r3, #15
 8003254:	b2da      	uxtb	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	490e      	ldr	r1, [pc, #56]	; (800329c <I2C_MasterRequestWrite+0xfc>)
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 f966 	bl	8003534 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e010      	b.n	8003294 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003272:	897b      	ldrh	r3, [r7, #10]
 8003274:	b2da      	uxtb	r2, r3
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	4907      	ldr	r1, [pc, #28]	; (80032a0 <I2C_MasterRequestWrite+0x100>)
 8003282:	68f8      	ldr	r0, [r7, #12]
 8003284:	f000 f956 	bl	8003534 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e000      	b.n	8003294 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3718      	adds	r7, #24
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	00010008 	.word	0x00010008
 80032a0:	00010002 	.word	0x00010002

080032a4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b088      	sub	sp, #32
 80032a8:	af02      	add	r7, sp, #8
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	607a      	str	r2, [r7, #4]
 80032ae:	603b      	str	r3, [r7, #0]
 80032b0:	460b      	mov	r3, r1
 80032b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80032c8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	2b08      	cmp	r3, #8
 80032ce:	d006      	beq.n	80032de <I2C_MasterRequestRead+0x3a>
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d003      	beq.n	80032de <I2C_MasterRequestRead+0x3a>
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80032dc:	d108      	bne.n	80032f0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	e00b      	b.n	8003308 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f4:	2b11      	cmp	r3, #17
 80032f6:	d107      	bne.n	8003308 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003306:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003314:	68f8      	ldr	r0, [r7, #12]
 8003316:	f000 f893 	bl	8003440 <I2C_WaitOnFlagUntilTimeout>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00d      	beq.n	800333c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800332a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800332e:	d103      	bne.n	8003338 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003336:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e079      	b.n	8003430 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003344:	d108      	bne.n	8003358 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003346:	897b      	ldrh	r3, [r7, #10]
 8003348:	b2db      	uxtb	r3, r3
 800334a:	f043 0301 	orr.w	r3, r3, #1
 800334e:	b2da      	uxtb	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	611a      	str	r2, [r3, #16]
 8003356:	e05f      	b.n	8003418 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003358:	897b      	ldrh	r3, [r7, #10]
 800335a:	11db      	asrs	r3, r3, #7
 800335c:	b2db      	uxtb	r3, r3
 800335e:	f003 0306 	and.w	r3, r3, #6
 8003362:	b2db      	uxtb	r3, r3
 8003364:	f063 030f 	orn	r3, r3, #15
 8003368:	b2da      	uxtb	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	4930      	ldr	r1, [pc, #192]	; (8003438 <I2C_MasterRequestRead+0x194>)
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f000 f8dc 	bl	8003534 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e054      	b.n	8003430 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003386:	897b      	ldrh	r3, [r7, #10]
 8003388:	b2da      	uxtb	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	4929      	ldr	r1, [pc, #164]	; (800343c <I2C_MasterRequestRead+0x198>)
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	f000 f8cc 	bl	8003534 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e044      	b.n	8003430 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033a6:	2300      	movs	r3, #0
 80033a8:	613b      	str	r3, [r7, #16]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	695b      	ldr	r3, [r3, #20]
 80033b0:	613b      	str	r3, [r7, #16]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	613b      	str	r3, [r7, #16]
 80033ba:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033ca:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 f831 	bl	8003440 <I2C_WaitOnFlagUntilTimeout>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d00d      	beq.n	8003400 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033f2:	d103      	bne.n	80033fc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033fa:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e017      	b.n	8003430 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003400:	897b      	ldrh	r3, [r7, #10]
 8003402:	11db      	asrs	r3, r3, #7
 8003404:	b2db      	uxtb	r3, r3
 8003406:	f003 0306 	and.w	r3, r3, #6
 800340a:	b2db      	uxtb	r3, r3
 800340c:	f063 030e 	orn	r3, r3, #14
 8003410:	b2da      	uxtb	r2, r3
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	4907      	ldr	r1, [pc, #28]	; (800343c <I2C_MasterRequestRead+0x198>)
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f000 f888 	bl	8003534 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e000      	b.n	8003430 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	3718      	adds	r7, #24
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	00010008 	.word	0x00010008
 800343c:	00010002 	.word	0x00010002

08003440 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	603b      	str	r3, [r7, #0]
 800344c:	4613      	mov	r3, r2
 800344e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003450:	e048      	b.n	80034e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003458:	d044      	beq.n	80034e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800345a:	f7fe fa3f 	bl	80018dc <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	683a      	ldr	r2, [r7, #0]
 8003466:	429a      	cmp	r2, r3
 8003468:	d302      	bcc.n	8003470 <I2C_WaitOnFlagUntilTimeout+0x30>
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d139      	bne.n	80034e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	0c1b      	lsrs	r3, r3, #16
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2b01      	cmp	r3, #1
 8003478:	d10d      	bne.n	8003496 <I2C_WaitOnFlagUntilTimeout+0x56>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	695b      	ldr	r3, [r3, #20]
 8003480:	43da      	mvns	r2, r3
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	4013      	ands	r3, r2
 8003486:	b29b      	uxth	r3, r3
 8003488:	2b00      	cmp	r3, #0
 800348a:	bf0c      	ite	eq
 800348c:	2301      	moveq	r3, #1
 800348e:	2300      	movne	r3, #0
 8003490:	b2db      	uxtb	r3, r3
 8003492:	461a      	mov	r2, r3
 8003494:	e00c      	b.n	80034b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	43da      	mvns	r2, r3
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	4013      	ands	r3, r2
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	bf0c      	ite	eq
 80034a8:	2301      	moveq	r3, #1
 80034aa:	2300      	movne	r3, #0
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	461a      	mov	r2, r3
 80034b0:	79fb      	ldrb	r3, [r7, #7]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d116      	bne.n	80034e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2220      	movs	r2, #32
 80034c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d0:	f043 0220 	orr.w	r2, r3, #32
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e023      	b.n	800352c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	0c1b      	lsrs	r3, r3, #16
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d10d      	bne.n	800350a <I2C_WaitOnFlagUntilTimeout+0xca>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	43da      	mvns	r2, r3
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	4013      	ands	r3, r2
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	bf0c      	ite	eq
 8003500:	2301      	moveq	r3, #1
 8003502:	2300      	movne	r3, #0
 8003504:	b2db      	uxtb	r3, r3
 8003506:	461a      	mov	r2, r3
 8003508:	e00c      	b.n	8003524 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	699b      	ldr	r3, [r3, #24]
 8003510:	43da      	mvns	r2, r3
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	4013      	ands	r3, r2
 8003516:	b29b      	uxth	r3, r3
 8003518:	2b00      	cmp	r3, #0
 800351a:	bf0c      	ite	eq
 800351c:	2301      	moveq	r3, #1
 800351e:	2300      	movne	r3, #0
 8003520:	b2db      	uxtb	r3, r3
 8003522:	461a      	mov	r2, r3
 8003524:	79fb      	ldrb	r3, [r7, #7]
 8003526:	429a      	cmp	r2, r3
 8003528:	d093      	beq.n	8003452 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3710      	adds	r7, #16
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	60f8      	str	r0, [r7, #12]
 800353c:	60b9      	str	r1, [r7, #8]
 800353e:	607a      	str	r2, [r7, #4]
 8003540:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003542:	e071      	b.n	8003628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800354e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003552:	d123      	bne.n	800359c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003562:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800356c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2220      	movs	r2, #32
 8003578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003588:	f043 0204 	orr.w	r2, r3, #4
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e067      	b.n	800366c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a2:	d041      	beq.n	8003628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035a4:	f7fe f99a 	bl	80018dc <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d302      	bcc.n	80035ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d136      	bne.n	8003628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	0c1b      	lsrs	r3, r3, #16
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d10c      	bne.n	80035de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	43da      	mvns	r2, r3
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	4013      	ands	r3, r2
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	bf14      	ite	ne
 80035d6:	2301      	movne	r3, #1
 80035d8:	2300      	moveq	r3, #0
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	e00b      	b.n	80035f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	699b      	ldr	r3, [r3, #24]
 80035e4:	43da      	mvns	r2, r3
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	4013      	ands	r3, r2
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	bf14      	ite	ne
 80035f0:	2301      	movne	r3, #1
 80035f2:	2300      	moveq	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d016      	beq.n	8003628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2220      	movs	r2, #32
 8003604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003614:	f043 0220 	orr.w	r2, r3, #32
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e021      	b.n	800366c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	0c1b      	lsrs	r3, r3, #16
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b01      	cmp	r3, #1
 8003630:	d10c      	bne.n	800364c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	695b      	ldr	r3, [r3, #20]
 8003638:	43da      	mvns	r2, r3
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	4013      	ands	r3, r2
 800363e:	b29b      	uxth	r3, r3
 8003640:	2b00      	cmp	r3, #0
 8003642:	bf14      	ite	ne
 8003644:	2301      	movne	r3, #1
 8003646:	2300      	moveq	r3, #0
 8003648:	b2db      	uxtb	r3, r3
 800364a:	e00b      	b.n	8003664 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	43da      	mvns	r2, r3
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	4013      	ands	r3, r2
 8003658:	b29b      	uxth	r3, r3
 800365a:	2b00      	cmp	r3, #0
 800365c:	bf14      	ite	ne
 800365e:	2301      	movne	r3, #1
 8003660:	2300      	moveq	r3, #0
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2b00      	cmp	r3, #0
 8003666:	f47f af6d 	bne.w	8003544 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	3710      	adds	r7, #16
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003680:	e034      	b.n	80036ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003682:	68f8      	ldr	r0, [r7, #12]
 8003684:	f000 f8e3 	bl	800384e <I2C_IsAcknowledgeFailed>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e034      	b.n	80036fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003698:	d028      	beq.n	80036ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800369a:	f7fe f91f 	bl	80018dc <HAL_GetTick>
 800369e:	4602      	mov	r2, r0
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d302      	bcc.n	80036b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d11d      	bne.n	80036ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036ba:	2b80      	cmp	r3, #128	; 0x80
 80036bc:	d016      	beq.n	80036ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2220      	movs	r2, #32
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d8:	f043 0220 	orr.w	r2, r3, #32
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e007      	b.n	80036fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036f6:	2b80      	cmp	r3, #128	; 0x80
 80036f8:	d1c3      	bne.n	8003682 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003710:	e034      	b.n	800377c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003712:	68f8      	ldr	r0, [r7, #12]
 8003714:	f000 f89b 	bl	800384e <I2C_IsAcknowledgeFailed>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e034      	b.n	800378c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003728:	d028      	beq.n	800377c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800372a:	f7fe f8d7 	bl	80018dc <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	68ba      	ldr	r2, [r7, #8]
 8003736:	429a      	cmp	r2, r3
 8003738:	d302      	bcc.n	8003740 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d11d      	bne.n	800377c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	f003 0304 	and.w	r3, r3, #4
 800374a:	2b04      	cmp	r3, #4
 800374c:	d016      	beq.n	800377c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2220      	movs	r2, #32
 8003758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003768:	f043 0220 	orr.w	r2, r3, #32
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e007      	b.n	800378c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	f003 0304 	and.w	r3, r3, #4
 8003786:	2b04      	cmp	r3, #4
 8003788:	d1c3      	bne.n	8003712 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80037a0:	e049      	b.n	8003836 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	695b      	ldr	r3, [r3, #20]
 80037a8:	f003 0310 	and.w	r3, r3, #16
 80037ac:	2b10      	cmp	r3, #16
 80037ae:	d119      	bne.n	80037e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f06f 0210 	mvn.w	r2, #16
 80037b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2220      	movs	r2, #32
 80037c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e030      	b.n	8003846 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e4:	f7fe f87a 	bl	80018dc <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	68ba      	ldr	r2, [r7, #8]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d302      	bcc.n	80037fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d11d      	bne.n	8003836 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	695b      	ldr	r3, [r3, #20]
 8003800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003804:	2b40      	cmp	r3, #64	; 0x40
 8003806:	d016      	beq.n	8003836 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2220      	movs	r2, #32
 8003812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	f043 0220 	orr.w	r2, r3, #32
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e007      	b.n	8003846 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003840:	2b40      	cmp	r3, #64	; 0x40
 8003842:	d1ae      	bne.n	80037a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3710      	adds	r7, #16
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}

0800384e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	695b      	ldr	r3, [r3, #20]
 800385c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003860:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003864:	d11b      	bne.n	800389e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800386e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2220      	movs	r2, #32
 800387a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	f043 0204 	orr.w	r2, r3, #4
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e000      	b.n	80038a0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bc80      	pop	{r7}
 80038a8:	4770      	bx	lr
	...

080038ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e26c      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0301 	and.w	r3, r3, #1
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	f000 8087 	beq.w	80039da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038cc:	4b92      	ldr	r3, [pc, #584]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f003 030c 	and.w	r3, r3, #12
 80038d4:	2b04      	cmp	r3, #4
 80038d6:	d00c      	beq.n	80038f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038d8:	4b8f      	ldr	r3, [pc, #572]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f003 030c 	and.w	r3, r3, #12
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	d112      	bne.n	800390a <HAL_RCC_OscConfig+0x5e>
 80038e4:	4b8c      	ldr	r3, [pc, #560]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038f0:	d10b      	bne.n	800390a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f2:	4b89      	ldr	r3, [pc, #548]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d06c      	beq.n	80039d8 <HAL_RCC_OscConfig+0x12c>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d168      	bne.n	80039d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	e246      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003912:	d106      	bne.n	8003922 <HAL_RCC_OscConfig+0x76>
 8003914:	4b80      	ldr	r3, [pc, #512]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a7f      	ldr	r2, [pc, #508]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 800391a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800391e:	6013      	str	r3, [r2, #0]
 8003920:	e02e      	b.n	8003980 <HAL_RCC_OscConfig+0xd4>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d10c      	bne.n	8003944 <HAL_RCC_OscConfig+0x98>
 800392a:	4b7b      	ldr	r3, [pc, #492]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a7a      	ldr	r2, [pc, #488]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003930:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003934:	6013      	str	r3, [r2, #0]
 8003936:	4b78      	ldr	r3, [pc, #480]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a77      	ldr	r2, [pc, #476]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 800393c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003940:	6013      	str	r3, [r2, #0]
 8003942:	e01d      	b.n	8003980 <HAL_RCC_OscConfig+0xd4>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800394c:	d10c      	bne.n	8003968 <HAL_RCC_OscConfig+0xbc>
 800394e:	4b72      	ldr	r3, [pc, #456]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a71      	ldr	r2, [pc, #452]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003954:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003958:	6013      	str	r3, [r2, #0]
 800395a:	4b6f      	ldr	r3, [pc, #444]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a6e      	ldr	r2, [pc, #440]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003960:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003964:	6013      	str	r3, [r2, #0]
 8003966:	e00b      	b.n	8003980 <HAL_RCC_OscConfig+0xd4>
 8003968:	4b6b      	ldr	r3, [pc, #428]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a6a      	ldr	r2, [pc, #424]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 800396e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003972:	6013      	str	r3, [r2, #0]
 8003974:	4b68      	ldr	r3, [pc, #416]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a67      	ldr	r2, [pc, #412]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 800397a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800397e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d013      	beq.n	80039b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003988:	f7fd ffa8 	bl	80018dc <HAL_GetTick>
 800398c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800398e:	e008      	b.n	80039a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003990:	f7fd ffa4 	bl	80018dc <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b64      	cmp	r3, #100	; 0x64
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e1fa      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039a2:	4b5d      	ldr	r3, [pc, #372]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d0f0      	beq.n	8003990 <HAL_RCC_OscConfig+0xe4>
 80039ae:	e014      	b.n	80039da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b0:	f7fd ff94 	bl	80018dc <HAL_GetTick>
 80039b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039b6:	e008      	b.n	80039ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039b8:	f7fd ff90 	bl	80018dc <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	2b64      	cmp	r3, #100	; 0x64
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e1e6      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ca:	4b53      	ldr	r3, [pc, #332]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1f0      	bne.n	80039b8 <HAL_RCC_OscConfig+0x10c>
 80039d6:	e000      	b.n	80039da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d063      	beq.n	8003aae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039e6:	4b4c      	ldr	r3, [pc, #304]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f003 030c 	and.w	r3, r3, #12
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00b      	beq.n	8003a0a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80039f2:	4b49      	ldr	r3, [pc, #292]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f003 030c 	and.w	r3, r3, #12
 80039fa:	2b08      	cmp	r3, #8
 80039fc:	d11c      	bne.n	8003a38 <HAL_RCC_OscConfig+0x18c>
 80039fe:	4b46      	ldr	r3, [pc, #280]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d116      	bne.n	8003a38 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a0a:	4b43      	ldr	r3, [pc, #268]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d005      	beq.n	8003a22 <HAL_RCC_OscConfig+0x176>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d001      	beq.n	8003a22 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e1ba      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a22:	4b3d      	ldr	r3, [pc, #244]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	00db      	lsls	r3, r3, #3
 8003a30:	4939      	ldr	r1, [pc, #228]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a36:	e03a      	b.n	8003aae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	691b      	ldr	r3, [r3, #16]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d020      	beq.n	8003a82 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a40:	4b36      	ldr	r3, [pc, #216]	; (8003b1c <HAL_RCC_OscConfig+0x270>)
 8003a42:	2201      	movs	r2, #1
 8003a44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a46:	f7fd ff49 	bl	80018dc <HAL_GetTick>
 8003a4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a4c:	e008      	b.n	8003a60 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a4e:	f7fd ff45 	bl	80018dc <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d901      	bls.n	8003a60 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e19b      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a60:	4b2d      	ldr	r3, [pc, #180]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d0f0      	beq.n	8003a4e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a6c:	4b2a      	ldr	r3, [pc, #168]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	00db      	lsls	r3, r3, #3
 8003a7a:	4927      	ldr	r1, [pc, #156]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	600b      	str	r3, [r1, #0]
 8003a80:	e015      	b.n	8003aae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a82:	4b26      	ldr	r3, [pc, #152]	; (8003b1c <HAL_RCC_OscConfig+0x270>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a88:	f7fd ff28 	bl	80018dc <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a90:	f7fd ff24 	bl	80018dc <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e17a      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aa2:	4b1d      	ldr	r3, [pc, #116]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1f0      	bne.n	8003a90 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0308 	and.w	r3, r3, #8
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d03a      	beq.n	8003b30 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d019      	beq.n	8003af6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ac2:	4b17      	ldr	r3, [pc, #92]	; (8003b20 <HAL_RCC_OscConfig+0x274>)
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ac8:	f7fd ff08 	bl	80018dc <HAL_GetTick>
 8003acc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ad0:	f7fd ff04 	bl	80018dc <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e15a      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ae2:	4b0d      	ldr	r3, [pc, #52]	; (8003b18 <HAL_RCC_OscConfig+0x26c>)
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae6:	f003 0302 	and.w	r3, r3, #2
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d0f0      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003aee:	2001      	movs	r0, #1
 8003af0:	f000 fafc 	bl	80040ec <RCC_Delay>
 8003af4:	e01c      	b.n	8003b30 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003af6:	4b0a      	ldr	r3, [pc, #40]	; (8003b20 <HAL_RCC_OscConfig+0x274>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003afc:	f7fd feee 	bl	80018dc <HAL_GetTick>
 8003b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b02:	e00f      	b.n	8003b24 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b04:	f7fd feea 	bl	80018dc <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	2b02      	cmp	r3, #2
 8003b10:	d908      	bls.n	8003b24 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e140      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
 8003b16:	bf00      	nop
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	42420000 	.word	0x42420000
 8003b20:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b24:	4b9e      	ldr	r3, [pc, #632]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b28:	f003 0302 	and.w	r3, r3, #2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d1e9      	bne.n	8003b04 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0304 	and.w	r3, r3, #4
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	f000 80a6 	beq.w	8003c8a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b42:	4b97      	ldr	r3, [pc, #604]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003b44:	69db      	ldr	r3, [r3, #28]
 8003b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10d      	bne.n	8003b6a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b4e:	4b94      	ldr	r3, [pc, #592]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	4a93      	ldr	r2, [pc, #588]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003b54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b58:	61d3      	str	r3, [r2, #28]
 8003b5a:	4b91      	ldr	r3, [pc, #580]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003b5c:	69db      	ldr	r3, [r3, #28]
 8003b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b62:	60bb      	str	r3, [r7, #8]
 8003b64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b66:	2301      	movs	r3, #1
 8003b68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b6a:	4b8e      	ldr	r3, [pc, #568]	; (8003da4 <HAL_RCC_OscConfig+0x4f8>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d118      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b76:	4b8b      	ldr	r3, [pc, #556]	; (8003da4 <HAL_RCC_OscConfig+0x4f8>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a8a      	ldr	r2, [pc, #552]	; (8003da4 <HAL_RCC_OscConfig+0x4f8>)
 8003b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b82:	f7fd feab 	bl	80018dc <HAL_GetTick>
 8003b86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b88:	e008      	b.n	8003b9c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b8a:	f7fd fea7 	bl	80018dc <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b64      	cmp	r3, #100	; 0x64
 8003b96:	d901      	bls.n	8003b9c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e0fd      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b9c:	4b81      	ldr	r3, [pc, #516]	; (8003da4 <HAL_RCC_OscConfig+0x4f8>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d0f0      	beq.n	8003b8a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d106      	bne.n	8003bbe <HAL_RCC_OscConfig+0x312>
 8003bb0:	4b7b      	ldr	r3, [pc, #492]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	4a7a      	ldr	r2, [pc, #488]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003bb6:	f043 0301 	orr.w	r3, r3, #1
 8003bba:	6213      	str	r3, [r2, #32]
 8003bbc:	e02d      	b.n	8003c1a <HAL_RCC_OscConfig+0x36e>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10c      	bne.n	8003be0 <HAL_RCC_OscConfig+0x334>
 8003bc6:	4b76      	ldr	r3, [pc, #472]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	4a75      	ldr	r2, [pc, #468]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003bcc:	f023 0301 	bic.w	r3, r3, #1
 8003bd0:	6213      	str	r3, [r2, #32]
 8003bd2:	4b73      	ldr	r3, [pc, #460]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	4a72      	ldr	r2, [pc, #456]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003bd8:	f023 0304 	bic.w	r3, r3, #4
 8003bdc:	6213      	str	r3, [r2, #32]
 8003bde:	e01c      	b.n	8003c1a <HAL_RCC_OscConfig+0x36e>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	2b05      	cmp	r3, #5
 8003be6:	d10c      	bne.n	8003c02 <HAL_RCC_OscConfig+0x356>
 8003be8:	4b6d      	ldr	r3, [pc, #436]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	4a6c      	ldr	r2, [pc, #432]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003bee:	f043 0304 	orr.w	r3, r3, #4
 8003bf2:	6213      	str	r3, [r2, #32]
 8003bf4:	4b6a      	ldr	r3, [pc, #424]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003bf6:	6a1b      	ldr	r3, [r3, #32]
 8003bf8:	4a69      	ldr	r2, [pc, #420]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003bfa:	f043 0301 	orr.w	r3, r3, #1
 8003bfe:	6213      	str	r3, [r2, #32]
 8003c00:	e00b      	b.n	8003c1a <HAL_RCC_OscConfig+0x36e>
 8003c02:	4b67      	ldr	r3, [pc, #412]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003c04:	6a1b      	ldr	r3, [r3, #32]
 8003c06:	4a66      	ldr	r2, [pc, #408]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003c08:	f023 0301 	bic.w	r3, r3, #1
 8003c0c:	6213      	str	r3, [r2, #32]
 8003c0e:	4b64      	ldr	r3, [pc, #400]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003c10:	6a1b      	ldr	r3, [r3, #32]
 8003c12:	4a63      	ldr	r2, [pc, #396]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003c14:	f023 0304 	bic.w	r3, r3, #4
 8003c18:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d015      	beq.n	8003c4e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c22:	f7fd fe5b 	bl	80018dc <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c28:	e00a      	b.n	8003c40 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c2a:	f7fd fe57 	bl	80018dc <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d901      	bls.n	8003c40 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e0ab      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c40:	4b57      	ldr	r3, [pc, #348]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d0ee      	beq.n	8003c2a <HAL_RCC_OscConfig+0x37e>
 8003c4c:	e014      	b.n	8003c78 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c4e:	f7fd fe45 	bl	80018dc <HAL_GetTick>
 8003c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c54:	e00a      	b.n	8003c6c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c56:	f7fd fe41 	bl	80018dc <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d901      	bls.n	8003c6c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e095      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c6c:	4b4c      	ldr	r3, [pc, #304]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1ee      	bne.n	8003c56 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c78:	7dfb      	ldrb	r3, [r7, #23]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d105      	bne.n	8003c8a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c7e:	4b48      	ldr	r3, [pc, #288]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003c80:	69db      	ldr	r3, [r3, #28]
 8003c82:	4a47      	ldr	r2, [pc, #284]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003c84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c88:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	f000 8081 	beq.w	8003d96 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c94:	4b42      	ldr	r3, [pc, #264]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f003 030c 	and.w	r3, r3, #12
 8003c9c:	2b08      	cmp	r3, #8
 8003c9e:	d061      	beq.n	8003d64 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	69db      	ldr	r3, [r3, #28]
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d146      	bne.n	8003d36 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ca8:	4b3f      	ldr	r3, [pc, #252]	; (8003da8 <HAL_RCC_OscConfig+0x4fc>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cae:	f7fd fe15 	bl	80018dc <HAL_GetTick>
 8003cb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cb4:	e008      	b.n	8003cc8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cb6:	f7fd fe11 	bl	80018dc <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d901      	bls.n	8003cc8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	e067      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cc8:	4b35      	ldr	r3, [pc, #212]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1f0      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a1b      	ldr	r3, [r3, #32]
 8003cd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cdc:	d108      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003cde:	4b30      	ldr	r3, [pc, #192]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	492d      	ldr	r1, [pc, #180]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cf0:	4b2b      	ldr	r3, [pc, #172]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a19      	ldr	r1, [r3, #32]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d00:	430b      	orrs	r3, r1
 8003d02:	4927      	ldr	r1, [pc, #156]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d08:	4b27      	ldr	r3, [pc, #156]	; (8003da8 <HAL_RCC_OscConfig+0x4fc>)
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d0e:	f7fd fde5 	bl	80018dc <HAL_GetTick>
 8003d12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d14:	e008      	b.n	8003d28 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d16:	f7fd fde1 	bl	80018dc <HAL_GetTick>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e037      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d28:	4b1d      	ldr	r3, [pc, #116]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d0f0      	beq.n	8003d16 <HAL_RCC_OscConfig+0x46a>
 8003d34:	e02f      	b.n	8003d96 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d36:	4b1c      	ldr	r3, [pc, #112]	; (8003da8 <HAL_RCC_OscConfig+0x4fc>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d3c:	f7fd fdce 	bl	80018dc <HAL_GetTick>
 8003d40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d42:	e008      	b.n	8003d56 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d44:	f7fd fdca 	bl	80018dc <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e020      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d56:	4b12      	ldr	r3, [pc, #72]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d1f0      	bne.n	8003d44 <HAL_RCC_OscConfig+0x498>
 8003d62:	e018      	b.n	8003d96 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	69db      	ldr	r3, [r3, #28]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d101      	bne.n	8003d70 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e013      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d70:	4b0b      	ldr	r3, [pc, #44]	; (8003da0 <HAL_RCC_OscConfig+0x4f4>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a1b      	ldr	r3, [r3, #32]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d106      	bne.n	8003d92 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d001      	beq.n	8003d96 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e000      	b.n	8003d98 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003d96:	2300      	movs	r3, #0
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3718      	adds	r7, #24
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	40021000 	.word	0x40021000
 8003da4:	40007000 	.word	0x40007000
 8003da8:	42420060 	.word	0x42420060

08003dac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d101      	bne.n	8003dc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e0d0      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dc0:	4b6a      	ldr	r3, [pc, #424]	; (8003f6c <HAL_RCC_ClockConfig+0x1c0>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0307 	and.w	r3, r3, #7
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d910      	bls.n	8003df0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dce:	4b67      	ldr	r3, [pc, #412]	; (8003f6c <HAL_RCC_ClockConfig+0x1c0>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f023 0207 	bic.w	r2, r3, #7
 8003dd6:	4965      	ldr	r1, [pc, #404]	; (8003f6c <HAL_RCC_ClockConfig+0x1c0>)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dde:	4b63      	ldr	r3, [pc, #396]	; (8003f6c <HAL_RCC_ClockConfig+0x1c0>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	683a      	ldr	r2, [r7, #0]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d001      	beq.n	8003df0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e0b8      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0302 	and.w	r3, r3, #2
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d020      	beq.n	8003e3e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0304 	and.w	r3, r3, #4
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d005      	beq.n	8003e14 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e08:	4b59      	ldr	r3, [pc, #356]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	4a58      	ldr	r2, [pc, #352]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003e0e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003e12:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0308 	and.w	r3, r3, #8
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d005      	beq.n	8003e2c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e20:	4b53      	ldr	r3, [pc, #332]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	4a52      	ldr	r2, [pc, #328]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003e26:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003e2a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e2c:	4b50      	ldr	r3, [pc, #320]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	494d      	ldr	r1, [pc, #308]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d040      	beq.n	8003ecc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d107      	bne.n	8003e62 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e52:	4b47      	ldr	r3, [pc, #284]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d115      	bne.n	8003e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e07f      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d107      	bne.n	8003e7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e6a:	4b41      	ldr	r3, [pc, #260]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d109      	bne.n	8003e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e073      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e7a:	4b3d      	ldr	r3, [pc, #244]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e06b      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e8a:	4b39      	ldr	r3, [pc, #228]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f023 0203 	bic.w	r2, r3, #3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	4936      	ldr	r1, [pc, #216]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e9c:	f7fd fd1e 	bl	80018dc <HAL_GetTick>
 8003ea0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ea2:	e00a      	b.n	8003eba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ea4:	f7fd fd1a 	bl	80018dc <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e053      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eba:	4b2d      	ldr	r3, [pc, #180]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	f003 020c 	and.w	r2, r3, #12
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d1eb      	bne.n	8003ea4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ecc:	4b27      	ldr	r3, [pc, #156]	; (8003f6c <HAL_RCC_ClockConfig+0x1c0>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0307 	and.w	r3, r3, #7
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d210      	bcs.n	8003efc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eda:	4b24      	ldr	r3, [pc, #144]	; (8003f6c <HAL_RCC_ClockConfig+0x1c0>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f023 0207 	bic.w	r2, r3, #7
 8003ee2:	4922      	ldr	r1, [pc, #136]	; (8003f6c <HAL_RCC_ClockConfig+0x1c0>)
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eea:	4b20      	ldr	r3, [pc, #128]	; (8003f6c <HAL_RCC_ClockConfig+0x1c0>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0307 	and.w	r3, r3, #7
 8003ef2:	683a      	ldr	r2, [r7, #0]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d001      	beq.n	8003efc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e032      	b.n	8003f62 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0304 	and.w	r3, r3, #4
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d008      	beq.n	8003f1a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f08:	4b19      	ldr	r3, [pc, #100]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	4916      	ldr	r1, [pc, #88]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0308 	and.w	r3, r3, #8
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d009      	beq.n	8003f3a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f26:	4b12      	ldr	r3, [pc, #72]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	490e      	ldr	r1, [pc, #56]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f3a:	f000 f821 	bl	8003f80 <HAL_RCC_GetSysClockFreq>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	4b0b      	ldr	r3, [pc, #44]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	091b      	lsrs	r3, r3, #4
 8003f46:	f003 030f 	and.w	r3, r3, #15
 8003f4a:	490a      	ldr	r1, [pc, #40]	; (8003f74 <HAL_RCC_ClockConfig+0x1c8>)
 8003f4c:	5ccb      	ldrb	r3, [r1, r3]
 8003f4e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f52:	4a09      	ldr	r2, [pc, #36]	; (8003f78 <HAL_RCC_ClockConfig+0x1cc>)
 8003f54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f56:	4b09      	ldr	r3, [pc, #36]	; (8003f7c <HAL_RCC_ClockConfig+0x1d0>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fd fa92 	bl	8001484 <HAL_InitTick>

  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3710      	adds	r7, #16
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	40022000 	.word	0x40022000
 8003f70:	40021000 	.word	0x40021000
 8003f74:	0800931c 	.word	0x0800931c
 8003f78:	20000000 	.word	0x20000000
 8003f7c:	20000004 	.word	0x20000004

08003f80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b087      	sub	sp, #28
 8003f84:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003f86:	2300      	movs	r3, #0
 8003f88:	60fb      	str	r3, [r7, #12]
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	60bb      	str	r3, [r7, #8]
 8003f8e:	2300      	movs	r3, #0
 8003f90:	617b      	str	r3, [r7, #20]
 8003f92:	2300      	movs	r3, #0
 8003f94:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003f96:	2300      	movs	r3, #0
 8003f98:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f9a:	4b1e      	ldr	r3, [pc, #120]	; (8004014 <HAL_RCC_GetSysClockFreq+0x94>)
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f003 030c 	and.w	r3, r3, #12
 8003fa6:	2b04      	cmp	r3, #4
 8003fa8:	d002      	beq.n	8003fb0 <HAL_RCC_GetSysClockFreq+0x30>
 8003faa:	2b08      	cmp	r3, #8
 8003fac:	d003      	beq.n	8003fb6 <HAL_RCC_GetSysClockFreq+0x36>
 8003fae:	e027      	b.n	8004000 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003fb0:	4b19      	ldr	r3, [pc, #100]	; (8004018 <HAL_RCC_GetSysClockFreq+0x98>)
 8003fb2:	613b      	str	r3, [r7, #16]
      break;
 8003fb4:	e027      	b.n	8004006 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	0c9b      	lsrs	r3, r3, #18
 8003fba:	f003 030f 	and.w	r3, r3, #15
 8003fbe:	4a17      	ldr	r2, [pc, #92]	; (800401c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003fc0:	5cd3      	ldrb	r3, [r2, r3]
 8003fc2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d010      	beq.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003fce:	4b11      	ldr	r3, [pc, #68]	; (8004014 <HAL_RCC_GetSysClockFreq+0x94>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	0c5b      	lsrs	r3, r3, #17
 8003fd4:	f003 0301 	and.w	r3, r3, #1
 8003fd8:	4a11      	ldr	r2, [pc, #68]	; (8004020 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003fda:	5cd3      	ldrb	r3, [r2, r3]
 8003fdc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a0d      	ldr	r2, [pc, #52]	; (8004018 <HAL_RCC_GetSysClockFreq+0x98>)
 8003fe2:	fb02 f203 	mul.w	r2, r2, r3
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fec:	617b      	str	r3, [r7, #20]
 8003fee:	e004      	b.n	8003ffa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a0c      	ldr	r2, [pc, #48]	; (8004024 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003ff4:	fb02 f303 	mul.w	r3, r2, r3
 8003ff8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	613b      	str	r3, [r7, #16]
      break;
 8003ffe:	e002      	b.n	8004006 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004000:	4b05      	ldr	r3, [pc, #20]	; (8004018 <HAL_RCC_GetSysClockFreq+0x98>)
 8004002:	613b      	str	r3, [r7, #16]
      break;
 8004004:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004006:	693b      	ldr	r3, [r7, #16]
}
 8004008:	4618      	mov	r0, r3
 800400a:	371c      	adds	r7, #28
 800400c:	46bd      	mov	sp, r7
 800400e:	bc80      	pop	{r7}
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	40021000 	.word	0x40021000
 8004018:	007a1200 	.word	0x007a1200
 800401c:	08009334 	.word	0x08009334
 8004020:	08009344 	.word	0x08009344
 8004024:	003d0900 	.word	0x003d0900

08004028 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800402c:	4b02      	ldr	r3, [pc, #8]	; (8004038 <HAL_RCC_GetHCLKFreq+0x10>)
 800402e:	681b      	ldr	r3, [r3, #0]
}
 8004030:	4618      	mov	r0, r3
 8004032:	46bd      	mov	sp, r7
 8004034:	bc80      	pop	{r7}
 8004036:	4770      	bx	lr
 8004038:	20000000 	.word	0x20000000

0800403c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004040:	f7ff fff2 	bl	8004028 <HAL_RCC_GetHCLKFreq>
 8004044:	4602      	mov	r2, r0
 8004046:	4b05      	ldr	r3, [pc, #20]	; (800405c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	0a1b      	lsrs	r3, r3, #8
 800404c:	f003 0307 	and.w	r3, r3, #7
 8004050:	4903      	ldr	r1, [pc, #12]	; (8004060 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004052:	5ccb      	ldrb	r3, [r1, r3]
 8004054:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004058:	4618      	mov	r0, r3
 800405a:	bd80      	pop	{r7, pc}
 800405c:	40021000 	.word	0x40021000
 8004060:	0800932c 	.word	0x0800932c

08004064 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004068:	f7ff ffde 	bl	8004028 <HAL_RCC_GetHCLKFreq>
 800406c:	4602      	mov	r2, r0
 800406e:	4b05      	ldr	r3, [pc, #20]	; (8004084 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	0adb      	lsrs	r3, r3, #11
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	4903      	ldr	r1, [pc, #12]	; (8004088 <HAL_RCC_GetPCLK2Freq+0x24>)
 800407a:	5ccb      	ldrb	r3, [r1, r3]
 800407c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004080:	4618      	mov	r0, r3
 8004082:	bd80      	pop	{r7, pc}
 8004084:	40021000 	.word	0x40021000
 8004088:	0800932c 	.word	0x0800932c

0800408c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	220f      	movs	r2, #15
 800409a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800409c:	4b11      	ldr	r3, [pc, #68]	; (80040e4 <HAL_RCC_GetClockConfig+0x58>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f003 0203 	and.w	r2, r3, #3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80040a8:	4b0e      	ldr	r3, [pc, #56]	; (80040e4 <HAL_RCC_GetClockConfig+0x58>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80040b4:	4b0b      	ldr	r3, [pc, #44]	; (80040e4 <HAL_RCC_GetClockConfig+0x58>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80040c0:	4b08      	ldr	r3, [pc, #32]	; (80040e4 <HAL_RCC_GetClockConfig+0x58>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	08db      	lsrs	r3, r3, #3
 80040c6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80040ce:	4b06      	ldr	r3, [pc, #24]	; (80040e8 <HAL_RCC_GetClockConfig+0x5c>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0207 	and.w	r2, r3, #7
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80040da:	bf00      	nop
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	bc80      	pop	{r7}
 80040e2:	4770      	bx	lr
 80040e4:	40021000 	.word	0x40021000
 80040e8:	40022000 	.word	0x40022000

080040ec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80040f4:	4b0a      	ldr	r3, [pc, #40]	; (8004120 <RCC_Delay+0x34>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a0a      	ldr	r2, [pc, #40]	; (8004124 <RCC_Delay+0x38>)
 80040fa:	fba2 2303 	umull	r2, r3, r2, r3
 80040fe:	0a5b      	lsrs	r3, r3, #9
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	fb02 f303 	mul.w	r3, r2, r3
 8004106:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004108:	bf00      	nop
  }
  while (Delay --);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	1e5a      	subs	r2, r3, #1
 800410e:	60fa      	str	r2, [r7, #12]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1f9      	bne.n	8004108 <RCC_Delay+0x1c>
}
 8004114:	bf00      	nop
 8004116:	bf00      	nop
 8004118:	3714      	adds	r7, #20
 800411a:	46bd      	mov	sp, r7
 800411c:	bc80      	pop	{r7}
 800411e:	4770      	bx	lr
 8004120:	20000000 	.word	0x20000000
 8004124:	10624dd3 	.word	0x10624dd3

08004128 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b086      	sub	sp, #24
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004130:	2300      	movs	r3, #0
 8004132:	613b      	str	r3, [r7, #16]
 8004134:	2300      	movs	r3, #0
 8004136:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	2b00      	cmp	r3, #0
 8004142:	d07d      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004144:	2300      	movs	r3, #0
 8004146:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004148:	4b4f      	ldr	r3, [pc, #316]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10d      	bne.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004154:	4b4c      	ldr	r3, [pc, #304]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004156:	69db      	ldr	r3, [r3, #28]
 8004158:	4a4b      	ldr	r2, [pc, #300]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800415a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800415e:	61d3      	str	r3, [r2, #28]
 8004160:	4b49      	ldr	r3, [pc, #292]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004162:	69db      	ldr	r3, [r3, #28]
 8004164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004168:	60bb      	str	r3, [r7, #8]
 800416a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800416c:	2301      	movs	r3, #1
 800416e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004170:	4b46      	ldr	r3, [pc, #280]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004178:	2b00      	cmp	r3, #0
 800417a:	d118      	bne.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800417c:	4b43      	ldr	r3, [pc, #268]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a42      	ldr	r2, [pc, #264]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004182:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004186:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004188:	f7fd fba8 	bl	80018dc <HAL_GetTick>
 800418c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800418e:	e008      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004190:	f7fd fba4 	bl	80018dc <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	2b64      	cmp	r3, #100	; 0x64
 800419c:	d901      	bls.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e06d      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041a2:	4b3a      	ldr	r3, [pc, #232]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d0f0      	beq.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041ae:	4b36      	ldr	r3, [pc, #216]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041b0:	6a1b      	ldr	r3, [r3, #32]
 80041b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041b6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d02e      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041c6:	68fa      	ldr	r2, [r7, #12]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d027      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041cc:	4b2e      	ldr	r3, [pc, #184]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ce:	6a1b      	ldr	r3, [r3, #32]
 80041d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041d4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041d6:	4b2e      	ldr	r3, [pc, #184]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80041d8:	2201      	movs	r2, #1
 80041da:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041dc:	4b2c      	ldr	r3, [pc, #176]	; (8004290 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80041de:	2200      	movs	r2, #0
 80041e0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80041e2:	4a29      	ldr	r2, [pc, #164]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f003 0301 	and.w	r3, r3, #1
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d014      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041f2:	f7fd fb73 	bl	80018dc <HAL_GetTick>
 80041f6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041f8:	e00a      	b.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041fa:	f7fd fb6f 	bl	80018dc <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	f241 3288 	movw	r2, #5000	; 0x1388
 8004208:	4293      	cmp	r3, r2
 800420a:	d901      	bls.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e036      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004210:	4b1d      	ldr	r3, [pc, #116]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	f003 0302 	and.w	r3, r3, #2
 8004218:	2b00      	cmp	r3, #0
 800421a:	d0ee      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800421c:	4b1a      	ldr	r3, [pc, #104]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800421e:	6a1b      	ldr	r3, [r3, #32]
 8004220:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	4917      	ldr	r1, [pc, #92]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800422a:	4313      	orrs	r3, r2
 800422c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800422e:	7dfb      	ldrb	r3, [r7, #23]
 8004230:	2b01      	cmp	r3, #1
 8004232:	d105      	bne.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004234:	4b14      	ldr	r3, [pc, #80]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004236:	69db      	ldr	r3, [r3, #28]
 8004238:	4a13      	ldr	r2, [pc, #76]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800423a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800423e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d008      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800424c:	4b0e      	ldr	r3, [pc, #56]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	490b      	ldr	r1, [pc, #44]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800425a:	4313      	orrs	r3, r2
 800425c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0310 	and.w	r3, r3, #16
 8004266:	2b00      	cmp	r3, #0
 8004268:	d008      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800426a:	4b07      	ldr	r3, [pc, #28]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68db      	ldr	r3, [r3, #12]
 8004276:	4904      	ldr	r1, [pc, #16]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004278:	4313      	orrs	r3, r2
 800427a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3718      	adds	r7, #24
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	40021000 	.word	0x40021000
 800428c:	40007000 	.word	0x40007000
 8004290:	42420440 	.word	0x42420440

08004294 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b088      	sub	sp, #32
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800429c:	2300      	movs	r3, #0
 800429e:	617b      	str	r3, [r7, #20]
 80042a0:	2300      	movs	r3, #0
 80042a2:	61fb      	str	r3, [r7, #28]
 80042a4:	2300      	movs	r3, #0
 80042a6:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80042a8:	2300      	movs	r3, #0
 80042aa:	60fb      	str	r3, [r7, #12]
 80042ac:	2300      	movs	r3, #0
 80042ae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b10      	cmp	r3, #16
 80042b4:	d00a      	beq.n	80042cc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2b10      	cmp	r3, #16
 80042ba:	f200 808a 	bhi.w	80043d2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d045      	beq.n	8004350 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d075      	beq.n	80043b6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80042ca:	e082      	b.n	80043d2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80042cc:	4b46      	ldr	r3, [pc, #280]	; (80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80042d2:	4b45      	ldr	r3, [pc, #276]	; (80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d07b      	beq.n	80043d6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	0c9b      	lsrs	r3, r3, #18
 80042e2:	f003 030f 	and.w	r3, r3, #15
 80042e6:	4a41      	ldr	r2, [pc, #260]	; (80043ec <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80042e8:	5cd3      	ldrb	r3, [r2, r3]
 80042ea:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d015      	beq.n	8004322 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042f6:	4b3c      	ldr	r3, [pc, #240]	; (80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	0c5b      	lsrs	r3, r3, #17
 80042fc:	f003 0301 	and.w	r3, r3, #1
 8004300:	4a3b      	ldr	r2, [pc, #236]	; (80043f0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004302:	5cd3      	ldrb	r3, [r2, r3]
 8004304:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d00d      	beq.n	800432c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004310:	4a38      	ldr	r2, [pc, #224]	; (80043f4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	fbb2 f2f3 	udiv	r2, r2, r3
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	fb02 f303 	mul.w	r3, r2, r3
 800431e:	61fb      	str	r3, [r7, #28]
 8004320:	e004      	b.n	800432c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	4a34      	ldr	r2, [pc, #208]	; (80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004326:	fb02 f303 	mul.w	r3, r2, r3
 800432a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800432c:	4b2e      	ldr	r3, [pc, #184]	; (80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004334:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004338:	d102      	bne.n	8004340 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	61bb      	str	r3, [r7, #24]
      break;
 800433e:	e04a      	b.n	80043d6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	005b      	lsls	r3, r3, #1
 8004344:	4a2d      	ldr	r2, [pc, #180]	; (80043fc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004346:	fba2 2303 	umull	r2, r3, r2, r3
 800434a:	085b      	lsrs	r3, r3, #1
 800434c:	61bb      	str	r3, [r7, #24]
      break;
 800434e:	e042      	b.n	80043d6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004350:	4b25      	ldr	r3, [pc, #148]	; (80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800435c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004360:	d108      	bne.n	8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f003 0302 	and.w	r3, r3, #2
 8004368:	2b00      	cmp	r3, #0
 800436a:	d003      	beq.n	8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800436c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004370:	61bb      	str	r3, [r7, #24]
 8004372:	e01f      	b.n	80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800437a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800437e:	d109      	bne.n	8004394 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004380:	4b19      	ldr	r3, [pc, #100]	; (80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004384:	f003 0302 	and.w	r3, r3, #2
 8004388:	2b00      	cmp	r3, #0
 800438a:	d003      	beq.n	8004394 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800438c:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004390:	61bb      	str	r3, [r7, #24]
 8004392:	e00f      	b.n	80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800439a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800439e:	d11c      	bne.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80043a0:	4b11      	ldr	r3, [pc, #68]	; (80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d016      	beq.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80043ac:	f24f 4324 	movw	r3, #62500	; 0xf424
 80043b0:	61bb      	str	r3, [r7, #24]
      break;
 80043b2:	e012      	b.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80043b4:	e011      	b.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80043b6:	f7ff fe55 	bl	8004064 <HAL_RCC_GetPCLK2Freq>
 80043ba:	4602      	mov	r2, r0
 80043bc:	4b0a      	ldr	r3, [pc, #40]	; (80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	0b9b      	lsrs	r3, r3, #14
 80043c2:	f003 0303 	and.w	r3, r3, #3
 80043c6:	3301      	adds	r3, #1
 80043c8:	005b      	lsls	r3, r3, #1
 80043ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ce:	61bb      	str	r3, [r7, #24]
      break;
 80043d0:	e004      	b.n	80043dc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80043d2:	bf00      	nop
 80043d4:	e002      	b.n	80043dc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80043d6:	bf00      	nop
 80043d8:	e000      	b.n	80043dc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80043da:	bf00      	nop
    }
  }
  return (frequency);
 80043dc:	69bb      	ldr	r3, [r7, #24]
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3720      	adds	r7, #32
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	40021000 	.word	0x40021000
 80043ec:	08009348 	.word	0x08009348
 80043f0:	08009358 	.word	0x08009358
 80043f4:	007a1200 	.word	0x007a1200
 80043f8:	003d0900 	.word	0x003d0900
 80043fc:	aaaaaaab 	.word	0xaaaaaaab

08004400 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d101      	bne.n	8004412 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e076      	b.n	8004500 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004416:	2b00      	cmp	r3, #0
 8004418:	d108      	bne.n	800442c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004422:	d009      	beq.n	8004438 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	61da      	str	r2, [r3, #28]
 800442a:	e005      	b.n	8004438 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004444:	b2db      	uxtb	r3, r3
 8004446:	2b00      	cmp	r3, #0
 8004448:	d106      	bne.n	8004458 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7fc ff5e 	bl	8001314 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2202      	movs	r2, #2
 800445c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800446e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004480:	431a      	orrs	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800448a:	431a      	orrs	r2, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	431a      	orrs	r2, r3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	f003 0301 	and.w	r3, r3, #1
 800449e:	431a      	orrs	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	699b      	ldr	r3, [r3, #24]
 80044a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044a8:	431a      	orrs	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	69db      	ldr	r3, [r3, #28]
 80044ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80044b2:	431a      	orrs	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a1b      	ldr	r3, [r3, #32]
 80044b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044bc:	ea42 0103 	orr.w	r1, r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	430a      	orrs	r2, r1
 80044ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	0c1a      	lsrs	r2, r3, #16
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f002 0204 	and.w	r2, r2, #4
 80044de:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	69da      	ldr	r2, [r3, #28]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044ee:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80044fe:	2300      	movs	r3, #0
}
 8004500:	4618      	mov	r0, r3
 8004502:	3708      	adds	r7, #8
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b088      	sub	sp, #32
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	603b      	str	r3, [r7, #0]
 8004514:	4613      	mov	r3, r2
 8004516:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004518:	f7fd f9e0 	bl	80018dc <HAL_GetTick>
 800451c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800451e:	88fb      	ldrh	r3, [r7, #6]
 8004520:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b01      	cmp	r3, #1
 800452c:	d001      	beq.n	8004532 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800452e:	2302      	movs	r3, #2
 8004530:	e12a      	b.n	8004788 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d002      	beq.n	800453e <HAL_SPI_Transmit+0x36>
 8004538:	88fb      	ldrh	r3, [r7, #6]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e122      	b.n	8004788 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <HAL_SPI_Transmit+0x48>
 800454c:	2302      	movs	r3, #2
 800454e:	e11b      	b.n	8004788 <HAL_SPI_Transmit+0x280>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2203      	movs	r2, #3
 800455c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2200      	movs	r2, #0
 8004564:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	68ba      	ldr	r2, [r7, #8]
 800456a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	88fa      	ldrh	r2, [r7, #6]
 8004570:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	88fa      	ldrh	r2, [r7, #6]
 8004576:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2200      	movs	r2, #0
 8004588:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2200      	movs	r2, #0
 8004594:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800459e:	d10f      	bne.n	80045c0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045ae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045be:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045ca:	2b40      	cmp	r3, #64	; 0x40
 80045cc:	d007      	beq.n	80045de <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045e6:	d152      	bne.n	800468e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d002      	beq.n	80045f6 <HAL_SPI_Transmit+0xee>
 80045f0:	8b7b      	ldrh	r3, [r7, #26]
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d145      	bne.n	8004682 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fa:	881a      	ldrh	r2, [r3, #0]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004606:	1c9a      	adds	r2, r3, #2
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004610:	b29b      	uxth	r3, r3
 8004612:	3b01      	subs	r3, #1
 8004614:	b29a      	uxth	r2, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800461a:	e032      	b.n	8004682 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b02      	cmp	r3, #2
 8004628:	d112      	bne.n	8004650 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462e:	881a      	ldrh	r2, [r3, #0]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463a:	1c9a      	adds	r2, r3, #2
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004644:	b29b      	uxth	r3, r3
 8004646:	3b01      	subs	r3, #1
 8004648:	b29a      	uxth	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	86da      	strh	r2, [r3, #54]	; 0x36
 800464e:	e018      	b.n	8004682 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004650:	f7fd f944 	bl	80018dc <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	683a      	ldr	r2, [r7, #0]
 800465c:	429a      	cmp	r2, r3
 800465e:	d803      	bhi.n	8004668 <HAL_SPI_Transmit+0x160>
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004666:	d102      	bne.n	800466e <HAL_SPI_Transmit+0x166>
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d109      	bne.n	8004682 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e082      	b.n	8004788 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004686:	b29b      	uxth	r3, r3
 8004688:	2b00      	cmp	r3, #0
 800468a:	d1c7      	bne.n	800461c <HAL_SPI_Transmit+0x114>
 800468c:	e053      	b.n	8004736 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d002      	beq.n	800469c <HAL_SPI_Transmit+0x194>
 8004696:	8b7b      	ldrh	r3, [r7, #26]
 8004698:	2b01      	cmp	r3, #1
 800469a:	d147      	bne.n	800472c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	330c      	adds	r3, #12
 80046a6:	7812      	ldrb	r2, [r2, #0]
 80046a8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ae:	1c5a      	adds	r2, r3, #1
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	3b01      	subs	r3, #1
 80046bc:	b29a      	uxth	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80046c2:	e033      	b.n	800472c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	f003 0302 	and.w	r3, r3, #2
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d113      	bne.n	80046fa <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	330c      	adds	r3, #12
 80046dc:	7812      	ldrb	r2, [r2, #0]
 80046de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e4:	1c5a      	adds	r2, r3, #1
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046ee:	b29b      	uxth	r3, r3
 80046f0:	3b01      	subs	r3, #1
 80046f2:	b29a      	uxth	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	86da      	strh	r2, [r3, #54]	; 0x36
 80046f8:	e018      	b.n	800472c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046fa:	f7fd f8ef 	bl	80018dc <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	429a      	cmp	r2, r3
 8004708:	d803      	bhi.n	8004712 <HAL_SPI_Transmit+0x20a>
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004710:	d102      	bne.n	8004718 <HAL_SPI_Transmit+0x210>
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d109      	bne.n	800472c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e02d      	b.n	8004788 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004730:	b29b      	uxth	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	d1c6      	bne.n	80046c4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004736:	69fa      	ldr	r2, [r7, #28]
 8004738:	6839      	ldr	r1, [r7, #0]
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	f000 f8b0 	bl	80048a0 <SPI_EndRxTxTransaction>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d002      	beq.n	800474c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2220      	movs	r2, #32
 800474a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d10a      	bne.n	800476a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004754:	2300      	movs	r3, #0
 8004756:	617b      	str	r3, [r7, #20]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	617b      	str	r3, [r7, #20]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	617b      	str	r3, [r7, #20]
 8004768:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2201      	movs	r2, #1
 800476e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800477e:	2b00      	cmp	r3, #0
 8004780:	d001      	beq.n	8004786 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e000      	b.n	8004788 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004786:	2300      	movs	r3, #0
  }
}
 8004788:	4618      	mov	r0, r3
 800478a:	3720      	adds	r7, #32
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b088      	sub	sp, #32
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	603b      	str	r3, [r7, #0]
 800479c:	4613      	mov	r3, r2
 800479e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047a0:	f7fd f89c 	bl	80018dc <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a8:	1a9b      	subs	r3, r3, r2
 80047aa:	683a      	ldr	r2, [r7, #0]
 80047ac:	4413      	add	r3, r2
 80047ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80047b0:	f7fd f894 	bl	80018dc <HAL_GetTick>
 80047b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047b6:	4b39      	ldr	r3, [pc, #228]	; (800489c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	015b      	lsls	r3, r3, #5
 80047bc:	0d1b      	lsrs	r3, r3, #20
 80047be:	69fa      	ldr	r2, [r7, #28]
 80047c0:	fb02 f303 	mul.w	r3, r2, r3
 80047c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047c6:	e054      	b.n	8004872 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ce:	d050      	beq.n	8004872 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047d0:	f7fd f884 	bl	80018dc <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	69fa      	ldr	r2, [r7, #28]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d902      	bls.n	80047e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80047e0:	69fb      	ldr	r3, [r7, #28]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d13d      	bne.n	8004862 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	685a      	ldr	r2, [r3, #4]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80047f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047fe:	d111      	bne.n	8004824 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004808:	d004      	beq.n	8004814 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004812:	d107      	bne.n	8004824 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004822:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004828:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800482c:	d10f      	bne.n	800484e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800483c:	601a      	str	r2, [r3, #0]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800484c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e017      	b.n	8004892 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d101      	bne.n	800486c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004868:	2300      	movs	r3, #0
 800486a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	3b01      	subs	r3, #1
 8004870:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689a      	ldr	r2, [r3, #8]
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	4013      	ands	r3, r2
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	429a      	cmp	r2, r3
 8004880:	bf0c      	ite	eq
 8004882:	2301      	moveq	r3, #1
 8004884:	2300      	movne	r3, #0
 8004886:	b2db      	uxtb	r3, r3
 8004888:	461a      	mov	r2, r3
 800488a:	79fb      	ldrb	r3, [r7, #7]
 800488c:	429a      	cmp	r2, r3
 800488e:	d19b      	bne.n	80047c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3720      	adds	r7, #32
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	20000000 	.word	0x20000000

080048a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af02      	add	r7, sp, #8
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	2201      	movs	r2, #1
 80048b4:	2102      	movs	r1, #2
 80048b6:	68f8      	ldr	r0, [r7, #12]
 80048b8:	f7ff ff6a 	bl	8004790 <SPI_WaitFlagStateUntilTimeout>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d007      	beq.n	80048d2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048c6:	f043 0220 	orr.w	r2, r3, #32
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e013      	b.n	80048fa <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	9300      	str	r3, [sp, #0]
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	2200      	movs	r2, #0
 80048da:	2180      	movs	r1, #128	; 0x80
 80048dc:	68f8      	ldr	r0, [r7, #12]
 80048de:	f7ff ff57 	bl	8004790 <SPI_WaitFlagStateUntilTimeout>
 80048e2:	4603      	mov	r3, r0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d007      	beq.n	80048f8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ec:	f043 0220 	orr.w	r2, r3, #32
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e000      	b.n	80048fa <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}

08004902 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004902:	b580      	push	{r7, lr}
 8004904:	b082      	sub	sp, #8
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d101      	bne.n	8004914 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e041      	b.n	8004998 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800491a:	b2db      	uxtb	r3, r3
 800491c:	2b00      	cmp	r3, #0
 800491e:	d106      	bne.n	800492e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f7fc fd31 	bl	8001390 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2202      	movs	r2, #2
 8004932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	3304      	adds	r3, #4
 800493e:	4619      	mov	r1, r3
 8004940:	4610      	mov	r0, r2
 8004942:	f000 fa5b 	bl	8004dfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2201      	movs	r2, #1
 800494a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2201      	movs	r2, #1
 800496a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3708      	adds	r7, #8
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}

080049a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d001      	beq.n	80049b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e03a      	b.n	8004a2e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2202      	movs	r2, #2
 80049bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68da      	ldr	r2, [r3, #12]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f042 0201 	orr.w	r2, r2, #1
 80049ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a18      	ldr	r2, [pc, #96]	; (8004a38 <HAL_TIM_Base_Start_IT+0x98>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d00e      	beq.n	80049f8 <HAL_TIM_Base_Start_IT+0x58>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049e2:	d009      	beq.n	80049f8 <HAL_TIM_Base_Start_IT+0x58>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a14      	ldr	r2, [pc, #80]	; (8004a3c <HAL_TIM_Base_Start_IT+0x9c>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d004      	beq.n	80049f8 <HAL_TIM_Base_Start_IT+0x58>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a13      	ldr	r2, [pc, #76]	; (8004a40 <HAL_TIM_Base_Start_IT+0xa0>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d111      	bne.n	8004a1c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f003 0307 	and.w	r3, r3, #7
 8004a02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2b06      	cmp	r3, #6
 8004a08:	d010      	beq.n	8004a2c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f042 0201 	orr.w	r2, r2, #1
 8004a18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a1a:	e007      	b.n	8004a2c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f042 0201 	orr.w	r2, r2, #1
 8004a2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3714      	adds	r7, #20
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bc80      	pop	{r7}
 8004a36:	4770      	bx	lr
 8004a38:	40012c00 	.word	0x40012c00
 8004a3c:	40000400 	.word	0x40000400
 8004a40:	40000800 	.word	0x40000800

08004a44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d020      	beq.n	8004aa8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d01b      	beq.n	8004aa8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f06f 0202 	mvn.w	r2, #2
 8004a78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	f003 0303 	and.w	r3, r3, #3
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d003      	beq.n	8004a96 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f998 	bl	8004dc4 <HAL_TIM_IC_CaptureCallback>
 8004a94:	e005      	b.n	8004aa2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 f98b 	bl	8004db2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f000 f99a 	bl	8004dd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	f003 0304 	and.w	r3, r3, #4
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d020      	beq.n	8004af4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d01b      	beq.n	8004af4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f06f 0204 	mvn.w	r2, #4
 8004ac4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2202      	movs	r2, #2
 8004aca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	699b      	ldr	r3, [r3, #24]
 8004ad2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f000 f972 	bl	8004dc4 <HAL_TIM_IC_CaptureCallback>
 8004ae0:	e005      	b.n	8004aee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f965 	bl	8004db2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 f974 	bl	8004dd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	f003 0308 	and.w	r3, r3, #8
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d020      	beq.n	8004b40 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f003 0308 	and.w	r3, r3, #8
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d01b      	beq.n	8004b40 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f06f 0208 	mvn.w	r2, #8
 8004b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2204      	movs	r2, #4
 8004b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	69db      	ldr	r3, [r3, #28]
 8004b1e:	f003 0303 	and.w	r3, r3, #3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d003      	beq.n	8004b2e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 f94c 	bl	8004dc4 <HAL_TIM_IC_CaptureCallback>
 8004b2c:	e005      	b.n	8004b3a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 f93f 	bl	8004db2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 f94e 	bl	8004dd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	f003 0310 	and.w	r3, r3, #16
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d020      	beq.n	8004b8c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f003 0310 	and.w	r3, r3, #16
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d01b      	beq.n	8004b8c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f06f 0210 	mvn.w	r2, #16
 8004b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2208      	movs	r2, #8
 8004b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	69db      	ldr	r3, [r3, #28]
 8004b6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d003      	beq.n	8004b7a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f926 	bl	8004dc4 <HAL_TIM_IC_CaptureCallback>
 8004b78:	e005      	b.n	8004b86 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f919 	bl	8004db2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 f928 	bl	8004dd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	f003 0301 	and.w	r3, r3, #1
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00c      	beq.n	8004bb0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d007      	beq.n	8004bb0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f06f 0201 	mvn.w	r2, #1
 8004ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7fc f9c6 	bl	8000f3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00c      	beq.n	8004bd4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d007      	beq.n	8004bd4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 fa7f 	bl	80050d2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00c      	beq.n	8004bf8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d007      	beq.n	8004bf8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 f8f8 	bl	8004de8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	f003 0320 	and.w	r3, r3, #32
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00c      	beq.n	8004c1c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f003 0320 	and.w	r3, r3, #32
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d007      	beq.n	8004c1c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f06f 0220 	mvn.w	r2, #32
 8004c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 fa52 	bl	80050c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c1c:	bf00      	nop
 8004c1e:	3710      	adds	r7, #16
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d101      	bne.n	8004c40 <HAL_TIM_ConfigClockSource+0x1c>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e0b4      	b.n	8004daa <HAL_TIM_ConfigClockSource+0x186>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c78:	d03e      	beq.n	8004cf8 <HAL_TIM_ConfigClockSource+0xd4>
 8004c7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c7e:	f200 8087 	bhi.w	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004c82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c86:	f000 8086 	beq.w	8004d96 <HAL_TIM_ConfigClockSource+0x172>
 8004c8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c8e:	d87f      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004c90:	2b70      	cmp	r3, #112	; 0x70
 8004c92:	d01a      	beq.n	8004cca <HAL_TIM_ConfigClockSource+0xa6>
 8004c94:	2b70      	cmp	r3, #112	; 0x70
 8004c96:	d87b      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004c98:	2b60      	cmp	r3, #96	; 0x60
 8004c9a:	d050      	beq.n	8004d3e <HAL_TIM_ConfigClockSource+0x11a>
 8004c9c:	2b60      	cmp	r3, #96	; 0x60
 8004c9e:	d877      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca0:	2b50      	cmp	r3, #80	; 0x50
 8004ca2:	d03c      	beq.n	8004d1e <HAL_TIM_ConfigClockSource+0xfa>
 8004ca4:	2b50      	cmp	r3, #80	; 0x50
 8004ca6:	d873      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca8:	2b40      	cmp	r3, #64	; 0x40
 8004caa:	d058      	beq.n	8004d5e <HAL_TIM_ConfigClockSource+0x13a>
 8004cac:	2b40      	cmp	r3, #64	; 0x40
 8004cae:	d86f      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb0:	2b30      	cmp	r3, #48	; 0x30
 8004cb2:	d064      	beq.n	8004d7e <HAL_TIM_ConfigClockSource+0x15a>
 8004cb4:	2b30      	cmp	r3, #48	; 0x30
 8004cb6:	d86b      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb8:	2b20      	cmp	r3, #32
 8004cba:	d060      	beq.n	8004d7e <HAL_TIM_ConfigClockSource+0x15a>
 8004cbc:	2b20      	cmp	r3, #32
 8004cbe:	d867      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d05c      	beq.n	8004d7e <HAL_TIM_ConfigClockSource+0x15a>
 8004cc4:	2b10      	cmp	r3, #16
 8004cc6:	d05a      	beq.n	8004d7e <HAL_TIM_ConfigClockSource+0x15a>
 8004cc8:	e062      	b.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6818      	ldr	r0, [r3, #0]
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	6899      	ldr	r1, [r3, #8]
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	685a      	ldr	r2, [r3, #4]
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	f000 f974 	bl	8004fc6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004cec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68ba      	ldr	r2, [r7, #8]
 8004cf4:	609a      	str	r2, [r3, #8]
      break;
 8004cf6:	e04f      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6818      	ldr	r0, [r3, #0]
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	6899      	ldr	r1, [r3, #8]
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	685a      	ldr	r2, [r3, #4]
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	f000 f95d 	bl	8004fc6 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	689a      	ldr	r2, [r3, #8]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d1a:	609a      	str	r2, [r3, #8]
      break;
 8004d1c:	e03c      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6818      	ldr	r0, [r3, #0]
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	6859      	ldr	r1, [r3, #4]
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	f000 f8d4 	bl	8004ed8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2150      	movs	r1, #80	; 0x50
 8004d36:	4618      	mov	r0, r3
 8004d38:	f000 f92b 	bl	8004f92 <TIM_ITRx_SetConfig>
      break;
 8004d3c:	e02c      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6818      	ldr	r0, [r3, #0]
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	6859      	ldr	r1, [r3, #4]
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	f000 f8f2 	bl	8004f34 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2160      	movs	r1, #96	; 0x60
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 f91b 	bl	8004f92 <TIM_ITRx_SetConfig>
      break;
 8004d5c:	e01c      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6818      	ldr	r0, [r3, #0]
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	6859      	ldr	r1, [r3, #4]
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	f000 f8b4 	bl	8004ed8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2140      	movs	r1, #64	; 0x40
 8004d76:	4618      	mov	r0, r3
 8004d78:	f000 f90b 	bl	8004f92 <TIM_ITRx_SetConfig>
      break;
 8004d7c:	e00c      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4619      	mov	r1, r3
 8004d88:	4610      	mov	r0, r2
 8004d8a:	f000 f902 	bl	8004f92 <TIM_ITRx_SetConfig>
      break;
 8004d8e:	e003      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	73fb      	strb	r3, [r7, #15]
      break;
 8004d94:	e000      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3710      	adds	r7, #16
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b083      	sub	sp, #12
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dba:	bf00      	nop
 8004dbc:	370c      	adds	r7, #12
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bc80      	pop	{r7}
 8004dc2:	4770      	bx	lr

08004dc4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004dcc:	bf00      	nop
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bc80      	pop	{r7}
 8004dd4:	4770      	bx	lr

08004dd6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004dd6:	b480      	push	{r7}
 8004dd8:	b083      	sub	sp, #12
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004dde:	bf00      	nop
 8004de0:	370c      	adds	r7, #12
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bc80      	pop	{r7}
 8004de6:	4770      	bx	lr

08004de8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bc80      	pop	{r7}
 8004df8:	4770      	bx	lr
	...

08004dfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a2f      	ldr	r2, [pc, #188]	; (8004ecc <TIM_Base_SetConfig+0xd0>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d00b      	beq.n	8004e2c <TIM_Base_SetConfig+0x30>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e1a:	d007      	beq.n	8004e2c <TIM_Base_SetConfig+0x30>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a2c      	ldr	r2, [pc, #176]	; (8004ed0 <TIM_Base_SetConfig+0xd4>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d003      	beq.n	8004e2c <TIM_Base_SetConfig+0x30>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4a2b      	ldr	r2, [pc, #172]	; (8004ed4 <TIM_Base_SetConfig+0xd8>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d108      	bne.n	8004e3e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a22      	ldr	r2, [pc, #136]	; (8004ecc <TIM_Base_SetConfig+0xd0>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d00b      	beq.n	8004e5e <TIM_Base_SetConfig+0x62>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e4c:	d007      	beq.n	8004e5e <TIM_Base_SetConfig+0x62>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a1f      	ldr	r2, [pc, #124]	; (8004ed0 <TIM_Base_SetConfig+0xd4>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d003      	beq.n	8004e5e <TIM_Base_SetConfig+0x62>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a1e      	ldr	r2, [pc, #120]	; (8004ed4 <TIM_Base_SetConfig+0xd8>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d108      	bne.n	8004e70 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	4a0d      	ldr	r2, [pc, #52]	; (8004ecc <TIM_Base_SetConfig+0xd0>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d103      	bne.n	8004ea4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	691a      	ldr	r2, [r3, #16]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d005      	beq.n	8004ec2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	f023 0201 	bic.w	r2, r3, #1
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	611a      	str	r2, [r3, #16]
  }
}
 8004ec2:	bf00      	nop
 8004ec4:	3714      	adds	r7, #20
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bc80      	pop	{r7}
 8004eca:	4770      	bx	lr
 8004ecc:	40012c00 	.word	0x40012c00
 8004ed0:	40000400 	.word	0x40000400
 8004ed4:	40000800 	.word	0x40000800

08004ed8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b087      	sub	sp, #28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6a1b      	ldr	r3, [r3, #32]
 8004ee8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	f023 0201 	bic.w	r2, r3, #1
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	011b      	lsls	r3, r3, #4
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	f023 030a 	bic.w	r3, r3, #10
 8004f14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	693a      	ldr	r2, [r7, #16]
 8004f22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	621a      	str	r2, [r3, #32]
}
 8004f2a:	bf00      	nop
 8004f2c:	371c      	adds	r7, #28
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bc80      	pop	{r7}
 8004f32:	4770      	bx	lr

08004f34 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b087      	sub	sp, #28
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6a1b      	ldr	r3, [r3, #32]
 8004f44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6a1b      	ldr	r3, [r3, #32]
 8004f4a:	f023 0210 	bic.w	r2, r3, #16
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	031b      	lsls	r3, r3, #12
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f70:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	011b      	lsls	r3, r3, #4
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	621a      	str	r2, [r3, #32]
}
 8004f88:	bf00      	nop
 8004f8a:	371c      	adds	r7, #28
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bc80      	pop	{r7}
 8004f90:	4770      	bx	lr

08004f92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f92:	b480      	push	{r7}
 8004f94:	b085      	sub	sp, #20
 8004f96:	af00      	add	r7, sp, #0
 8004f98:	6078      	str	r0, [r7, #4]
 8004f9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fa8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004faa:	683a      	ldr	r2, [r7, #0]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	f043 0307 	orr.w	r3, r3, #7
 8004fb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	68fa      	ldr	r2, [r7, #12]
 8004fba:	609a      	str	r2, [r3, #8]
}
 8004fbc:	bf00      	nop
 8004fbe:	3714      	adds	r7, #20
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bc80      	pop	{r7}
 8004fc4:	4770      	bx	lr

08004fc6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b087      	sub	sp, #28
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	60f8      	str	r0, [r7, #12]
 8004fce:	60b9      	str	r1, [r7, #8]
 8004fd0:	607a      	str	r2, [r7, #4]
 8004fd2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fe0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	021a      	lsls	r2, r3, #8
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	431a      	orrs	r2, r3
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	697a      	ldr	r2, [r7, #20]
 8004ff8:	609a      	str	r2, [r3, #8]
}
 8004ffa:	bf00      	nop
 8004ffc:	371c      	adds	r7, #28
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bc80      	pop	{r7}
 8005002:	4770      	bx	lr

08005004 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005004:	b480      	push	{r7}
 8005006:	b085      	sub	sp, #20
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005014:	2b01      	cmp	r3, #1
 8005016:	d101      	bne.n	800501c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005018:	2302      	movs	r3, #2
 800501a:	e046      	b.n	80050aa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2202      	movs	r2, #2
 8005028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005042:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	4313      	orrs	r3, r2
 800504c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a16      	ldr	r2, [pc, #88]	; (80050b4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d00e      	beq.n	800507e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005068:	d009      	beq.n	800507e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a12      	ldr	r2, [pc, #72]	; (80050b8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d004      	beq.n	800507e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a10      	ldr	r2, [pc, #64]	; (80050bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d10c      	bne.n	8005098 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005084:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	68ba      	ldr	r2, [r7, #8]
 800508c:	4313      	orrs	r3, r2
 800508e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	68ba      	ldr	r2, [r7, #8]
 8005096:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3714      	adds	r7, #20
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bc80      	pop	{r7}
 80050b2:	4770      	bx	lr
 80050b4:	40012c00 	.word	0x40012c00
 80050b8:	40000400 	.word	0x40000400
 80050bc:	40000800 	.word	0x40000800

080050c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bc80      	pop	{r7}
 80050d0:	4770      	bx	lr

080050d2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b083      	sub	sp, #12
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050da:	bf00      	nop
 80050dc:	370c      	adds	r7, #12
 80050de:	46bd      	mov	sp, r7
 80050e0:	bc80      	pop	{r7}
 80050e2:	4770      	bx	lr

080050e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e042      	b.n	800517c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d106      	bne.n	8005110 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f7fc f966 	bl	80013dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2224      	movs	r2, #36	; 0x24
 8005114:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	68da      	ldr	r2, [r3, #12]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005126:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f000 fdb7 	bl	8005c9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	691a      	ldr	r2, [r3, #16]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800513c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	695a      	ldr	r2, [r3, #20]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800514c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68da      	ldr	r2, [r3, #12]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800515c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2220      	movs	r2, #32
 8005168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2220      	movs	r2, #32
 8005170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3708      	adds	r7, #8
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b08a      	sub	sp, #40	; 0x28
 8005188:	af02      	add	r7, sp, #8
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	603b      	str	r3, [r7, #0]
 8005190:	4613      	mov	r3, r2
 8005192:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005194:	2300      	movs	r3, #0
 8005196:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	2b20      	cmp	r3, #32
 80051a2:	d175      	bne.n	8005290 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d002      	beq.n	80051b0 <HAL_UART_Transmit+0x2c>
 80051aa:	88fb      	ldrh	r3, [r7, #6]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d101      	bne.n	80051b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	e06e      	b.n	8005292 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2221      	movs	r2, #33	; 0x21
 80051be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051c2:	f7fc fb8b 	bl	80018dc <HAL_GetTick>
 80051c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	88fa      	ldrh	r2, [r7, #6]
 80051cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	88fa      	ldrh	r2, [r7, #6]
 80051d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051dc:	d108      	bne.n	80051f0 <HAL_UART_Transmit+0x6c>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	691b      	ldr	r3, [r3, #16]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d104      	bne.n	80051f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80051e6:	2300      	movs	r3, #0
 80051e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	61bb      	str	r3, [r7, #24]
 80051ee:	e003      	b.n	80051f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051f4:	2300      	movs	r3, #0
 80051f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051f8:	e02e      	b.n	8005258 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	9300      	str	r3, [sp, #0]
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	2200      	movs	r2, #0
 8005202:	2180      	movs	r1, #128	; 0x80
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 fb1c 	bl	8005842 <UART_WaitOnFlagUntilTimeout>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d005      	beq.n	800521c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2220      	movs	r2, #32
 8005214:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	e03a      	b.n	8005292 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d10b      	bne.n	800523a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	881b      	ldrh	r3, [r3, #0]
 8005226:	461a      	mov	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005230:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	3302      	adds	r3, #2
 8005236:	61bb      	str	r3, [r7, #24]
 8005238:	e007      	b.n	800524a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	781a      	ldrb	r2, [r3, #0]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005244:	69fb      	ldr	r3, [r7, #28]
 8005246:	3301      	adds	r3, #1
 8005248:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800524e:	b29b      	uxth	r3, r3
 8005250:	3b01      	subs	r3, #1
 8005252:	b29a      	uxth	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800525c:	b29b      	uxth	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d1cb      	bne.n	80051fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	9300      	str	r3, [sp, #0]
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	2200      	movs	r2, #0
 800526a:	2140      	movs	r1, #64	; 0x40
 800526c:	68f8      	ldr	r0, [r7, #12]
 800526e:	f000 fae8 	bl	8005842 <UART_WaitOnFlagUntilTimeout>
 8005272:	4603      	mov	r3, r0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d005      	beq.n	8005284 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2220      	movs	r2, #32
 800527c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e006      	b.n	8005292 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2220      	movs	r2, #32
 8005288:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800528c:	2300      	movs	r3, #0
 800528e:	e000      	b.n	8005292 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005290:	2302      	movs	r3, #2
  }
}
 8005292:	4618      	mov	r0, r3
 8005294:	3720      	adds	r7, #32
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}

0800529a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800529a:	b580      	push	{r7, lr}
 800529c:	b084      	sub	sp, #16
 800529e:	af00      	add	r7, sp, #0
 80052a0:	60f8      	str	r0, [r7, #12]
 80052a2:	60b9      	str	r1, [r7, #8]
 80052a4:	4613      	mov	r3, r2
 80052a6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	2b20      	cmp	r3, #32
 80052b2:	d112      	bne.n	80052da <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d002      	beq.n	80052c0 <HAL_UART_Receive_IT+0x26>
 80052ba:	88fb      	ldrh	r3, [r7, #6]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d101      	bne.n	80052c4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e00b      	b.n	80052dc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80052ca:	88fb      	ldrh	r3, [r7, #6]
 80052cc:	461a      	mov	r2, r3
 80052ce:	68b9      	ldr	r1, [r7, #8]
 80052d0:	68f8      	ldr	r0, [r7, #12]
 80052d2:	f000 fb0f 	bl	80058f4 <UART_Start_Receive_IT>
 80052d6:	4603      	mov	r3, r0
 80052d8:	e000      	b.n	80052dc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80052da:	2302      	movs	r3, #2
  }
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3710      	adds	r7, #16
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b0ba      	sub	sp, #232	; 0xe8
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	695b      	ldr	r3, [r3, #20]
 8005306:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800530a:	2300      	movs	r3, #0
 800530c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005310:	2300      	movs	r3, #0
 8005312:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800531a:	f003 030f 	and.w	r3, r3, #15
 800531e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005322:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10f      	bne.n	800534a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800532a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800532e:	f003 0320 	and.w	r3, r3, #32
 8005332:	2b00      	cmp	r3, #0
 8005334:	d009      	beq.n	800534a <HAL_UART_IRQHandler+0x66>
 8005336:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800533a:	f003 0320 	and.w	r3, r3, #32
 800533e:	2b00      	cmp	r3, #0
 8005340:	d003      	beq.n	800534a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 fbec 	bl	8005b20 <UART_Receive_IT>
      return;
 8005348:	e25b      	b.n	8005802 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800534a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800534e:	2b00      	cmp	r3, #0
 8005350:	f000 80de 	beq.w	8005510 <HAL_UART_IRQHandler+0x22c>
 8005354:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005358:	f003 0301 	and.w	r3, r3, #1
 800535c:	2b00      	cmp	r3, #0
 800535e:	d106      	bne.n	800536e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005360:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005364:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005368:	2b00      	cmp	r3, #0
 800536a:	f000 80d1 	beq.w	8005510 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800536e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005372:	f003 0301 	and.w	r3, r3, #1
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00b      	beq.n	8005392 <HAL_UART_IRQHandler+0xae>
 800537a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800537e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005382:	2b00      	cmp	r3, #0
 8005384:	d005      	beq.n	8005392 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800538a:	f043 0201 	orr.w	r2, r3, #1
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005396:	f003 0304 	and.w	r3, r3, #4
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00b      	beq.n	80053b6 <HAL_UART_IRQHandler+0xd2>
 800539e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d005      	beq.n	80053b6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ae:	f043 0202 	orr.w	r2, r3, #2
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053ba:	f003 0302 	and.w	r3, r3, #2
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d00b      	beq.n	80053da <HAL_UART_IRQHandler+0xf6>
 80053c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d005      	beq.n	80053da <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d2:	f043 0204 	orr.w	r2, r3, #4
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80053da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053de:	f003 0308 	and.w	r3, r3, #8
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d011      	beq.n	800540a <HAL_UART_IRQHandler+0x126>
 80053e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053ea:	f003 0320 	and.w	r3, r3, #32
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d105      	bne.n	80053fe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80053f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d005      	beq.n	800540a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005402:	f043 0208 	orr.w	r2, r3, #8
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800540e:	2b00      	cmp	r3, #0
 8005410:	f000 81f2 	beq.w	80057f8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005414:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005418:	f003 0320 	and.w	r3, r3, #32
 800541c:	2b00      	cmp	r3, #0
 800541e:	d008      	beq.n	8005432 <HAL_UART_IRQHandler+0x14e>
 8005420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005424:	f003 0320 	and.w	r3, r3, #32
 8005428:	2b00      	cmp	r3, #0
 800542a:	d002      	beq.n	8005432 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 fb77 	bl	8005b20 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	695b      	ldr	r3, [r3, #20]
 8005438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800543c:	2b00      	cmp	r3, #0
 800543e:	bf14      	ite	ne
 8005440:	2301      	movne	r3, #1
 8005442:	2300      	moveq	r3, #0
 8005444:	b2db      	uxtb	r3, r3
 8005446:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800544e:	f003 0308 	and.w	r3, r3, #8
 8005452:	2b00      	cmp	r3, #0
 8005454:	d103      	bne.n	800545e <HAL_UART_IRQHandler+0x17a>
 8005456:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800545a:	2b00      	cmp	r3, #0
 800545c:	d04f      	beq.n	80054fe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 fa81 	bl	8005966 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800546e:	2b00      	cmp	r3, #0
 8005470:	d041      	beq.n	80054f6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	3314      	adds	r3, #20
 8005478:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005480:	e853 3f00 	ldrex	r3, [r3]
 8005484:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005488:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800548c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005490:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	3314      	adds	r3, #20
 800549a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800549e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80054a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80054aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80054ae:	e841 2300 	strex	r3, r2, [r1]
 80054b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80054b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d1d9      	bne.n	8005472 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d013      	beq.n	80054ee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ca:	4a7e      	ldr	r2, [pc, #504]	; (80056c4 <HAL_UART_IRQHandler+0x3e0>)
 80054cc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054d2:	4618      	mov	r0, r3
 80054d4:	f7fc ffa2 	bl	800241c <HAL_DMA_Abort_IT>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d016      	beq.n	800550c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80054e8:	4610      	mov	r0, r2
 80054ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054ec:	e00e      	b.n	800550c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 f993 	bl	800581a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f4:	e00a      	b.n	800550c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f98f 	bl	800581a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054fc:	e006      	b.n	800550c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 f98b 	bl	800581a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800550a:	e175      	b.n	80057f8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800550c:	bf00      	nop
    return;
 800550e:	e173      	b.n	80057f8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005514:	2b01      	cmp	r3, #1
 8005516:	f040 814f 	bne.w	80057b8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800551a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800551e:	f003 0310 	and.w	r3, r3, #16
 8005522:	2b00      	cmp	r3, #0
 8005524:	f000 8148 	beq.w	80057b8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800552c:	f003 0310 	and.w	r3, r3, #16
 8005530:	2b00      	cmp	r3, #0
 8005532:	f000 8141 	beq.w	80057b8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005536:	2300      	movs	r3, #0
 8005538:	60bb      	str	r3, [r7, #8]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	60bb      	str	r3, [r7, #8]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	60bb      	str	r3, [r7, #8]
 800554a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005556:	2b00      	cmp	r3, #0
 8005558:	f000 80b6 	beq.w	80056c8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005568:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800556c:	2b00      	cmp	r3, #0
 800556e:	f000 8145 	beq.w	80057fc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005576:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800557a:	429a      	cmp	r2, r3
 800557c:	f080 813e 	bcs.w	80057fc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005586:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	2b20      	cmp	r3, #32
 8005590:	f000 8088 	beq.w	80056a4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	330c      	adds	r3, #12
 800559a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80055a2:	e853 3f00 	ldrex	r3, [r3]
 80055a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80055aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80055ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055b2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	330c      	adds	r3, #12
 80055bc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80055c0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80055c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80055cc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80055d0:	e841 2300 	strex	r3, r2, [r1]
 80055d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80055d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d1d9      	bne.n	8005594 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	3314      	adds	r3, #20
 80055e6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80055ea:	e853 3f00 	ldrex	r3, [r3]
 80055ee:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80055f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80055f2:	f023 0301 	bic.w	r3, r3, #1
 80055f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	3314      	adds	r3, #20
 8005600:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005604:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005608:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800560c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005610:	e841 2300 	strex	r3, r2, [r1]
 8005614:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005616:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1e1      	bne.n	80055e0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	3314      	adds	r3, #20
 8005622:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005624:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005626:	e853 3f00 	ldrex	r3, [r3]
 800562a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800562c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800562e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005632:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	3314      	adds	r3, #20
 800563c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005640:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005642:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005644:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005646:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005648:	e841 2300 	strex	r3, r2, [r1]
 800564c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800564e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1e3      	bne.n	800561c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2220      	movs	r2, #32
 8005658:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	330c      	adds	r3, #12
 8005668:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800566a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800566c:	e853 3f00 	ldrex	r3, [r3]
 8005670:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005672:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005674:	f023 0310 	bic.w	r3, r3, #16
 8005678:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	330c      	adds	r3, #12
 8005682:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005686:	65ba      	str	r2, [r7, #88]	; 0x58
 8005688:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800568c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800568e:	e841 2300 	strex	r3, r2, [r1]
 8005692:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005694:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005696:	2b00      	cmp	r3, #0
 8005698:	d1e3      	bne.n	8005662 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800569e:	4618      	mov	r0, r3
 80056a0:	f7fc fe81 	bl	80023a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2202      	movs	r2, #2
 80056a8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	4619      	mov	r1, r3
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f000 f8b6 	bl	800582c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056c0:	e09c      	b.n	80057fc <HAL_UART_IRQHandler+0x518>
 80056c2:	bf00      	nop
 80056c4:	08005a2b 	.word	0x08005a2b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056dc:	b29b      	uxth	r3, r3
 80056de:	2b00      	cmp	r3, #0
 80056e0:	f000 808e 	beq.w	8005800 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80056e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f000 8089 	beq.w	8005800 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	330c      	adds	r3, #12
 80056f4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f8:	e853 3f00 	ldrex	r3, [r3]
 80056fc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80056fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005700:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005704:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	330c      	adds	r3, #12
 800570e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005712:	647a      	str	r2, [r7, #68]	; 0x44
 8005714:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005716:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005718:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800571a:	e841 2300 	strex	r3, r2, [r1]
 800571e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1e3      	bne.n	80056ee <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3314      	adds	r3, #20
 800572c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005730:	e853 3f00 	ldrex	r3, [r3]
 8005734:	623b      	str	r3, [r7, #32]
   return(result);
 8005736:	6a3b      	ldr	r3, [r7, #32]
 8005738:	f023 0301 	bic.w	r3, r3, #1
 800573c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	3314      	adds	r3, #20
 8005746:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800574a:	633a      	str	r2, [r7, #48]	; 0x30
 800574c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005750:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005752:	e841 2300 	strex	r3, r2, [r1]
 8005756:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1e3      	bne.n	8005726 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2220      	movs	r2, #32
 8005762:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	330c      	adds	r3, #12
 8005772:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	e853 3f00 	ldrex	r3, [r3]
 800577a:	60fb      	str	r3, [r7, #12]
   return(result);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f023 0310 	bic.w	r3, r3, #16
 8005782:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	330c      	adds	r3, #12
 800578c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005790:	61fa      	str	r2, [r7, #28]
 8005792:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005794:	69b9      	ldr	r1, [r7, #24]
 8005796:	69fa      	ldr	r2, [r7, #28]
 8005798:	e841 2300 	strex	r3, r2, [r1]
 800579c:	617b      	str	r3, [r7, #20]
   return(result);
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1e3      	bne.n	800576c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2202      	movs	r2, #2
 80057a8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80057aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80057ae:	4619      	mov	r1, r3
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 f83b 	bl	800582c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057b6:	e023      	b.n	8005800 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80057b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d009      	beq.n	80057d8 <HAL_UART_IRQHandler+0x4f4>
 80057c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d003      	beq.n	80057d8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 f93e 	bl	8005a52 <UART_Transmit_IT>
    return;
 80057d6:	e014      	b.n	8005802 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80057d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00e      	beq.n	8005802 <HAL_UART_IRQHandler+0x51e>
 80057e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d008      	beq.n	8005802 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 f97d 	bl	8005af0 <UART_EndTransmit_IT>
    return;
 80057f6:	e004      	b.n	8005802 <HAL_UART_IRQHandler+0x51e>
    return;
 80057f8:	bf00      	nop
 80057fa:	e002      	b.n	8005802 <HAL_UART_IRQHandler+0x51e>
      return;
 80057fc:	bf00      	nop
 80057fe:	e000      	b.n	8005802 <HAL_UART_IRQHandler+0x51e>
      return;
 8005800:	bf00      	nop
  }
}
 8005802:	37e8      	adds	r7, #232	; 0xe8
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}

08005808 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005810:	bf00      	nop
 8005812:	370c      	adds	r7, #12
 8005814:	46bd      	mov	sp, r7
 8005816:	bc80      	pop	{r7}
 8005818:	4770      	bx	lr

0800581a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800581a:	b480      	push	{r7}
 800581c:	b083      	sub	sp, #12
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005822:	bf00      	nop
 8005824:	370c      	adds	r7, #12
 8005826:	46bd      	mov	sp, r7
 8005828:	bc80      	pop	{r7}
 800582a:	4770      	bx	lr

0800582c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800582c:	b480      	push	{r7}
 800582e:	b083      	sub	sp, #12
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	460b      	mov	r3, r1
 8005836:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	bc80      	pop	{r7}
 8005840:	4770      	bx	lr

08005842 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005842:	b580      	push	{r7, lr}
 8005844:	b086      	sub	sp, #24
 8005846:	af00      	add	r7, sp, #0
 8005848:	60f8      	str	r0, [r7, #12]
 800584a:	60b9      	str	r1, [r7, #8]
 800584c:	603b      	str	r3, [r7, #0]
 800584e:	4613      	mov	r3, r2
 8005850:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005852:	e03b      	b.n	80058cc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005854:	6a3b      	ldr	r3, [r7, #32]
 8005856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800585a:	d037      	beq.n	80058cc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800585c:	f7fc f83e 	bl	80018dc <HAL_GetTick>
 8005860:	4602      	mov	r2, r0
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	6a3a      	ldr	r2, [r7, #32]
 8005868:	429a      	cmp	r2, r3
 800586a:	d302      	bcc.n	8005872 <UART_WaitOnFlagUntilTimeout+0x30>
 800586c:	6a3b      	ldr	r3, [r7, #32]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e03a      	b.n	80058ec <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	f003 0304 	and.w	r3, r3, #4
 8005880:	2b00      	cmp	r3, #0
 8005882:	d023      	beq.n	80058cc <UART_WaitOnFlagUntilTimeout+0x8a>
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	2b80      	cmp	r3, #128	; 0x80
 8005888:	d020      	beq.n	80058cc <UART_WaitOnFlagUntilTimeout+0x8a>
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	2b40      	cmp	r3, #64	; 0x40
 800588e:	d01d      	beq.n	80058cc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0308 	and.w	r3, r3, #8
 800589a:	2b08      	cmp	r3, #8
 800589c:	d116      	bne.n	80058cc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800589e:	2300      	movs	r3, #0
 80058a0:	617b      	str	r3, [r7, #20]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	617b      	str	r3, [r7, #20]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	617b      	str	r3, [r7, #20]
 80058b2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	f000 f856 	bl	8005966 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2208      	movs	r2, #8
 80058be:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e00f      	b.n	80058ec <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	4013      	ands	r3, r2
 80058d6:	68ba      	ldr	r2, [r7, #8]
 80058d8:	429a      	cmp	r2, r3
 80058da:	bf0c      	ite	eq
 80058dc:	2301      	moveq	r3, #1
 80058de:	2300      	movne	r3, #0
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	461a      	mov	r2, r3
 80058e4:	79fb      	ldrb	r3, [r7, #7]
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d0b4      	beq.n	8005854 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3718      	adds	r7, #24
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b085      	sub	sp, #20
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	60f8      	str	r0, [r7, #12]
 80058fc:	60b9      	str	r1, [r7, #8]
 80058fe:	4613      	mov	r3, r2
 8005900:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	68ba      	ldr	r2, [r7, #8]
 8005906:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	88fa      	ldrh	r2, [r7, #6]
 800590c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	88fa      	ldrh	r2, [r7, #6]
 8005912:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2200      	movs	r2, #0
 8005918:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2222      	movs	r2, #34	; 0x22
 800591e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d007      	beq.n	800593a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	68da      	ldr	r2, [r3, #12]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005938:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	695a      	ldr	r2, [r3, #20]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f042 0201 	orr.w	r2, r2, #1
 8005948:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	68da      	ldr	r2, [r3, #12]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f042 0220 	orr.w	r2, r2, #32
 8005958:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800595a:	2300      	movs	r3, #0
}
 800595c:	4618      	mov	r0, r3
 800595e:	3714      	adds	r7, #20
 8005960:	46bd      	mov	sp, r7
 8005962:	bc80      	pop	{r7}
 8005964:	4770      	bx	lr

08005966 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005966:	b480      	push	{r7}
 8005968:	b095      	sub	sp, #84	; 0x54
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	330c      	adds	r3, #12
 8005974:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005978:	e853 3f00 	ldrex	r3, [r3]
 800597c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800597e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005980:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005984:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	330c      	adds	r3, #12
 800598c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800598e:	643a      	str	r2, [r7, #64]	; 0x40
 8005990:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005992:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005994:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005996:	e841 2300 	strex	r3, r2, [r1]
 800599a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800599c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1e5      	bne.n	800596e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	3314      	adds	r3, #20
 80059a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059aa:	6a3b      	ldr	r3, [r7, #32]
 80059ac:	e853 3f00 	ldrex	r3, [r3]
 80059b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	f023 0301 	bic.w	r3, r3, #1
 80059b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	3314      	adds	r3, #20
 80059c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059c4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059ca:	e841 2300 	strex	r3, r2, [r1]
 80059ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1e5      	bne.n	80059a2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d119      	bne.n	8005a12 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	330c      	adds	r3, #12
 80059e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	e853 3f00 	ldrex	r3, [r3]
 80059ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	f023 0310 	bic.w	r3, r3, #16
 80059f4:	647b      	str	r3, [r7, #68]	; 0x44
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	330c      	adds	r3, #12
 80059fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059fe:	61ba      	str	r2, [r7, #24]
 8005a00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a02:	6979      	ldr	r1, [r7, #20]
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	e841 2300 	strex	r3, r2, [r1]
 8005a0a:	613b      	str	r3, [r7, #16]
   return(result);
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1e5      	bne.n	80059de <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2220      	movs	r2, #32
 8005a16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005a20:	bf00      	nop
 8005a22:	3754      	adds	r7, #84	; 0x54
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bc80      	pop	{r7}
 8005a28:	4770      	bx	lr

08005a2a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b084      	sub	sp, #16
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a36:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2200      	movs	r2, #0
 8005a42:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	f7ff fee8 	bl	800581a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a4a:	bf00      	nop
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}

08005a52 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005a52:	b480      	push	{r7}
 8005a54:	b085      	sub	sp, #20
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	2b21      	cmp	r3, #33	; 0x21
 8005a64:	d13e      	bne.n	8005ae4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a6e:	d114      	bne.n	8005a9a <UART_Transmit_IT+0x48>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d110      	bne.n	8005a9a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6a1b      	ldr	r3, [r3, #32]
 8005a7c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	881b      	ldrh	r3, [r3, #0]
 8005a82:	461a      	mov	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a8c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	1c9a      	adds	r2, r3, #2
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	621a      	str	r2, [r3, #32]
 8005a98:	e008      	b.n	8005aac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a1b      	ldr	r3, [r3, #32]
 8005a9e:	1c59      	adds	r1, r3, #1
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	6211      	str	r1, [r2, #32]
 8005aa4:	781a      	ldrb	r2, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	3b01      	subs	r3, #1
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	4619      	mov	r1, r3
 8005aba:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10f      	bne.n	8005ae0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68da      	ldr	r2, [r3, #12]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ace:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	68da      	ldr	r2, [r3, #12]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ade:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	e000      	b.n	8005ae6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ae4:	2302      	movs	r3, #2
  }
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3714      	adds	r7, #20
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bc80      	pop	{r7}
 8005aee:	4770      	bx	lr

08005af0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68da      	ldr	r2, [r3, #12]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b06:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f7ff fe79 	bl	8005808 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3708      	adds	r7, #8
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}

08005b20 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b08c      	sub	sp, #48	; 0x30
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	2b22      	cmp	r3, #34	; 0x22
 8005b32:	f040 80ae 	bne.w	8005c92 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b3e:	d117      	bne.n	8005b70 <UART_Receive_IT+0x50>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	691b      	ldr	r3, [r3, #16]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d113      	bne.n	8005b70 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b50:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b62:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b68:	1c9a      	adds	r2, r3, #2
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	629a      	str	r2, [r3, #40]	; 0x28
 8005b6e:	e026      	b.n	8005bbe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b74:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005b76:	2300      	movs	r3, #0
 8005b78:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b82:	d007      	beq.n	8005b94 <UART_Receive_IT+0x74>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d10a      	bne.n	8005ba2 <UART_Receive_IT+0x82>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	691b      	ldr	r3, [r3, #16]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d106      	bne.n	8005ba2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	b2da      	uxtb	r2, r3
 8005b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b9e:	701a      	strb	r2, [r3, #0]
 8005ba0:	e008      	b.n	8005bb4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bae:	b2da      	uxtb	r2, r3
 8005bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bb2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb8:	1c5a      	adds	r2, r3, #1
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	4619      	mov	r1, r3
 8005bcc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d15d      	bne.n	8005c8e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68da      	ldr	r2, [r3, #12]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 0220 	bic.w	r2, r2, #32
 8005be0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68da      	ldr	r2, [r3, #12]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005bf0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	695a      	ldr	r2, [r3, #20]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f022 0201 	bic.w	r2, r2, #1
 8005c00:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2220      	movs	r2, #32
 8005c06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d135      	bne.n	8005c84 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	330c      	adds	r3, #12
 8005c24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	e853 3f00 	ldrex	r3, [r3]
 8005c2c:	613b      	str	r3, [r7, #16]
   return(result);
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	f023 0310 	bic.w	r3, r3, #16
 8005c34:	627b      	str	r3, [r7, #36]	; 0x24
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	330c      	adds	r3, #12
 8005c3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c3e:	623a      	str	r2, [r7, #32]
 8005c40:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c42:	69f9      	ldr	r1, [r7, #28]
 8005c44:	6a3a      	ldr	r2, [r7, #32]
 8005c46:	e841 2300 	strex	r3, r2, [r1]
 8005c4a:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1e5      	bne.n	8005c1e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f003 0310 	and.w	r3, r3, #16
 8005c5c:	2b10      	cmp	r3, #16
 8005c5e:	d10a      	bne.n	8005c76 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c60:	2300      	movs	r3, #0
 8005c62:	60fb      	str	r3, [r7, #12]
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	60fb      	str	r3, [r7, #12]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	60fb      	str	r3, [r7, #12]
 8005c74:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c7a:	4619      	mov	r1, r3
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f7ff fdd5 	bl	800582c <HAL_UARTEx_RxEventCallback>
 8005c82:	e002      	b.n	8005c8a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f7fb fd37 	bl	80016f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	e002      	b.n	8005c94 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	e000      	b.n	8005c94 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005c92:	2302      	movs	r3, #2
  }
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3730      	adds	r7, #48	; 0x30
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	691b      	ldr	r3, [r3, #16]
 8005caa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	68da      	ldr	r2, [r3, #12]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	430a      	orrs	r2, r1
 8005cb8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	689a      	ldr	r2, [r3, #8]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	431a      	orrs	r2, r3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	695b      	ldr	r3, [r3, #20]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68db      	ldr	r3, [r3, #12]
 8005cd2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005cd6:	f023 030c 	bic.w	r3, r3, #12
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	6812      	ldr	r2, [r2, #0]
 8005cde:	68b9      	ldr	r1, [r7, #8]
 8005ce0:	430b      	orrs	r3, r1
 8005ce2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	695b      	ldr	r3, [r3, #20]
 8005cea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	699a      	ldr	r2, [r3, #24]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a2c      	ldr	r2, [pc, #176]	; (8005db0 <UART_SetConfig+0x114>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d103      	bne.n	8005d0c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005d04:	f7fe f9ae 	bl	8004064 <HAL_RCC_GetPCLK2Freq>
 8005d08:	60f8      	str	r0, [r7, #12]
 8005d0a:	e002      	b.n	8005d12 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005d0c:	f7fe f996 	bl	800403c <HAL_RCC_GetPCLK1Freq>
 8005d10:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d12:	68fa      	ldr	r2, [r7, #12]
 8005d14:	4613      	mov	r3, r2
 8005d16:	009b      	lsls	r3, r3, #2
 8005d18:	4413      	add	r3, r2
 8005d1a:	009a      	lsls	r2, r3, #2
 8005d1c:	441a      	add	r2, r3
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d28:	4a22      	ldr	r2, [pc, #136]	; (8005db4 <UART_SetConfig+0x118>)
 8005d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d2e:	095b      	lsrs	r3, r3, #5
 8005d30:	0119      	lsls	r1, r3, #4
 8005d32:	68fa      	ldr	r2, [r7, #12]
 8005d34:	4613      	mov	r3, r2
 8005d36:	009b      	lsls	r3, r3, #2
 8005d38:	4413      	add	r3, r2
 8005d3a:	009a      	lsls	r2, r3, #2
 8005d3c:	441a      	add	r2, r3
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	009b      	lsls	r3, r3, #2
 8005d44:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d48:	4b1a      	ldr	r3, [pc, #104]	; (8005db4 <UART_SetConfig+0x118>)
 8005d4a:	fba3 0302 	umull	r0, r3, r3, r2
 8005d4e:	095b      	lsrs	r3, r3, #5
 8005d50:	2064      	movs	r0, #100	; 0x64
 8005d52:	fb00 f303 	mul.w	r3, r0, r3
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	011b      	lsls	r3, r3, #4
 8005d5a:	3332      	adds	r3, #50	; 0x32
 8005d5c:	4a15      	ldr	r2, [pc, #84]	; (8005db4 <UART_SetConfig+0x118>)
 8005d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d62:	095b      	lsrs	r3, r3, #5
 8005d64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d68:	4419      	add	r1, r3
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	4413      	add	r3, r2
 8005d72:	009a      	lsls	r2, r3, #2
 8005d74:	441a      	add	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	009b      	lsls	r3, r3, #2
 8005d7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d80:	4b0c      	ldr	r3, [pc, #48]	; (8005db4 <UART_SetConfig+0x118>)
 8005d82:	fba3 0302 	umull	r0, r3, r3, r2
 8005d86:	095b      	lsrs	r3, r3, #5
 8005d88:	2064      	movs	r0, #100	; 0x64
 8005d8a:	fb00 f303 	mul.w	r3, r0, r3
 8005d8e:	1ad3      	subs	r3, r2, r3
 8005d90:	011b      	lsls	r3, r3, #4
 8005d92:	3332      	adds	r3, #50	; 0x32
 8005d94:	4a07      	ldr	r2, [pc, #28]	; (8005db4 <UART_SetConfig+0x118>)
 8005d96:	fba2 2303 	umull	r2, r3, r2, r3
 8005d9a:	095b      	lsrs	r3, r3, #5
 8005d9c:	f003 020f 	and.w	r2, r3, #15
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	440a      	add	r2, r1
 8005da6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005da8:	bf00      	nop
 8005daa:	3710      	adds	r7, #16
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	40013800 	.word	0x40013800
 8005db4:	51eb851f 	.word	0x51eb851f

08005db8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b085      	sub	sp, #20
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005dc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005dca:	2b84      	cmp	r3, #132	; 0x84
 8005dcc:	d005      	beq.n	8005dda <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005dce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	4413      	add	r3, r2
 8005dd6:	3303      	adds	r3, #3
 8005dd8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005dda:	68fb      	ldr	r3, [r7, #12]
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3714      	adds	r7, #20
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bc80      	pop	{r7}
 8005de4:	4770      	bx	lr

08005de6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005de6:	b480      	push	{r7}
 8005de8:	b083      	sub	sp, #12
 8005dea:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dec:	f3ef 8305 	mrs	r3, IPSR
 8005df0:	607b      	str	r3, [r7, #4]
  return(result);
 8005df2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	bf14      	ite	ne
 8005df8:	2301      	movne	r3, #1
 8005dfa:	2300      	moveq	r3, #0
 8005dfc:	b2db      	uxtb	r3, r3
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	370c      	adds	r7, #12
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bc80      	pop	{r7}
 8005e06:	4770      	bx	lr

08005e08 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005e0c:	f001 f926 	bl	800705c <vTaskStartScheduler>
  
  return osOK;
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	bd80      	pop	{r7, pc}

08005e16 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8005e1a:	f7ff ffe4 	bl	8005de6 <inHandlerMode>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d003      	beq.n	8005e2c <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8005e24:	f001 fa3c 	bl	80072a0 <xTaskGetTickCountFromISR>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	e002      	b.n	8005e32 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8005e2c:	f001 fa2a 	bl	8007284 <xTaskGetTickCount>
 8005e30:	4603      	mov	r3, r0
  }
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	bd80      	pop	{r7, pc}

08005e36 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005e36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e38:	b089      	sub	sp, #36	; 0x24
 8005e3a:	af04      	add	r7, sp, #16
 8005e3c:	6078      	str	r0, [r7, #4]
 8005e3e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	695b      	ldr	r3, [r3, #20]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d020      	beq.n	8005e8a <osThreadCreate+0x54>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	699b      	ldr	r3, [r3, #24]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d01c      	beq.n	8005e8a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	685c      	ldr	r4, [r3, #4]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681d      	ldr	r5, [r3, #0]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	691e      	ldr	r6, [r3, #16]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005e62:	4618      	mov	r0, r3
 8005e64:	f7ff ffa8 	bl	8005db8 <makeFreeRtosPriority>
 8005e68:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	695b      	ldr	r3, [r3, #20]
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e72:	9202      	str	r2, [sp, #8]
 8005e74:	9301      	str	r3, [sp, #4]
 8005e76:	9100      	str	r1, [sp, #0]
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	4632      	mov	r2, r6
 8005e7c:	4629      	mov	r1, r5
 8005e7e:	4620      	mov	r0, r4
 8005e80:	f000 ff41 	bl	8006d06 <xTaskCreateStatic>
 8005e84:	4603      	mov	r3, r0
 8005e86:	60fb      	str	r3, [r7, #12]
 8005e88:	e01c      	b.n	8005ec4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685c      	ldr	r4, [r3, #4]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e96:	b29e      	uxth	r6, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7ff ff8a 	bl	8005db8 <makeFreeRtosPriority>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	f107 030c 	add.w	r3, r7, #12
 8005eaa:	9301      	str	r3, [sp, #4]
 8005eac:	9200      	str	r2, [sp, #0]
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	4632      	mov	r2, r6
 8005eb2:	4629      	mov	r1, r5
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	f000 ff83 	bl	8006dc0 <xTaskCreate>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d001      	beq.n	8005ec4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	e000      	b.n	8005ec6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3714      	adds	r7, #20
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ece <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8005ece:	b580      	push	{r7, lr}
 8005ed0:	b082      	sub	sp, #8
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d007      	beq.n	8005eee <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	2001      	movs	r0, #1
 8005ee6:	f000 fab4 	bl	8006452 <xQueueCreateMutexStatic>
 8005eea:	4603      	mov	r3, r0
 8005eec:	e003      	b.n	8005ef6 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8005eee:	2001      	movs	r0, #1
 8005ef0:	f000 fa97 	bl	8006422 <xQueueCreateMutex>
 8005ef4:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3708      	adds	r7, #8
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}
	...

08005f00 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d101      	bne.n	8005f18 <osMutexWait+0x18>
    return osErrorParameter;
 8005f14:	2380      	movs	r3, #128	; 0x80
 8005f16:	e03a      	b.n	8005f8e <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f22:	d103      	bne.n	8005f2c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8005f24:	f04f 33ff 	mov.w	r3, #4294967295
 8005f28:	60fb      	str	r3, [r7, #12]
 8005f2a:	e009      	b.n	8005f40 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d006      	beq.n	8005f40 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d101      	bne.n	8005f40 <osMutexWait+0x40>
      ticks = 1;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005f40:	f7ff ff51 	bl	8005de6 <inHandlerMode>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d017      	beq.n	8005f7a <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005f4a:	f107 0308 	add.w	r3, r7, #8
 8005f4e:	461a      	mov	r2, r3
 8005f50:	2100      	movs	r1, #0
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 fd30 	bl	80069b8 <xQueueReceiveFromISR>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d001      	beq.n	8005f62 <osMutexWait+0x62>
      return osErrorOS;
 8005f5e:	23ff      	movs	r3, #255	; 0xff
 8005f60:	e015      	b.n	8005f8e <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d011      	beq.n	8005f8c <osMutexWait+0x8c>
 8005f68:	4b0b      	ldr	r3, [pc, #44]	; (8005f98 <osMutexWait+0x98>)
 8005f6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f6e:	601a      	str	r2, [r3, #0]
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	f3bf 8f6f 	isb	sy
 8005f78:	e008      	b.n	8005f8c <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8005f7a:	68f9      	ldr	r1, [r7, #12]
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f000 fc0f 	bl	80067a0 <xQueueSemaphoreTake>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d001      	beq.n	8005f8c <osMutexWait+0x8c>
    return osErrorOS;
 8005f88:	23ff      	movs	r3, #255	; 0xff
 8005f8a:	e000      	b.n	8005f8e <osMutexWait+0x8e>
  }
  
  return osOK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3710      	adds	r7, #16
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	e000ed04 	.word	0xe000ed04

08005f9c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8005fac:	f7ff ff1b 	bl	8005de6 <inHandlerMode>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d016      	beq.n	8005fe4 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8005fb6:	f107 0308 	add.w	r3, r7, #8
 8005fba:	4619      	mov	r1, r3
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f000 fb61 	bl	8006684 <xQueueGiveFromISR>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d001      	beq.n	8005fcc <osMutexRelease+0x30>
      return osErrorOS;
 8005fc8:	23ff      	movs	r3, #255	; 0xff
 8005fca:	e017      	b.n	8005ffc <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d013      	beq.n	8005ffa <osMutexRelease+0x5e>
 8005fd2:	4b0c      	ldr	r3, [pc, #48]	; (8006004 <osMutexRelease+0x68>)
 8005fd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fd8:	601a      	str	r2, [r3, #0]
 8005fda:	f3bf 8f4f 	dsb	sy
 8005fde:	f3bf 8f6f 	isb	sy
 8005fe2:	e00a      	b.n	8005ffa <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	2100      	movs	r1, #0
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 fa4c 	bl	8006488 <xQueueGenericSend>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d001      	beq.n	8005ffa <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8005ff6:	23ff      	movs	r3, #255	; 0xff
 8005ff8:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3710      	adds	r7, #16
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}
 8006004:	e000ed04 	.word	0xe000ed04

08006008 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8006008:	b480      	push	{r7}
 800600a:	b083      	sub	sp, #12
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
  return osOK;
#else
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
 8006012:	2381      	movs	r3, #129	; 0x81
#endif
}
 8006014:	4618      	mov	r0, r3
 8006016:	370c      	adds	r7, #12
 8006018:	46bd      	mov	sp, r7
 800601a:	bc80      	pop	{r7}
 800601c:	4770      	bx	lr

0800601e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800601e:	b480      	push	{r7}
 8006020:	b083      	sub	sp, #12
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f103 0208 	add.w	r2, r3, #8
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f04f 32ff 	mov.w	r2, #4294967295
 8006036:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f103 0208 	add.w	r2, r3, #8
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f103 0208 	add.w	r2, r3, #8
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006052:	bf00      	nop
 8006054:	370c      	adds	r7, #12
 8006056:	46bd      	mov	sp, r7
 8006058:	bc80      	pop	{r7}
 800605a:	4770      	bx	lr

0800605c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800606a:	bf00      	nop
 800606c:	370c      	adds	r7, #12
 800606e:	46bd      	mov	sp, r7
 8006070:	bc80      	pop	{r7}
 8006072:	4770      	bx	lr

08006074 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006074:	b480      	push	{r7}
 8006076:	b085      	sub	sp, #20
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	689a      	ldr	r2, [r3, #8]
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	683a      	ldr	r2, [r7, #0]
 800609e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	1c5a      	adds	r2, r3, #1
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	601a      	str	r2, [r3, #0]
}
 80060b0:	bf00      	nop
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bc80      	pop	{r7}
 80060b8:	4770      	bx	lr

080060ba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060ba:	b480      	push	{r7}
 80060bc:	b085      	sub	sp, #20
 80060be:	af00      	add	r7, sp, #0
 80060c0:	6078      	str	r0, [r7, #4]
 80060c2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d0:	d103      	bne.n	80060da <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	60fb      	str	r3, [r7, #12]
 80060d8:	e00c      	b.n	80060f4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	3308      	adds	r3, #8
 80060de:	60fb      	str	r3, [r7, #12]
 80060e0:	e002      	b.n	80060e8 <vListInsert+0x2e>
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	60fb      	str	r3, [r7, #12]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68ba      	ldr	r2, [r7, #8]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d2f6      	bcs.n	80060e2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	685a      	ldr	r2, [r3, #4]
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	683a      	ldr	r2, [r7, #0]
 8006102:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	683a      	ldr	r2, [r7, #0]
 800610e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	1c5a      	adds	r2, r3, #1
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	601a      	str	r2, [r3, #0]
}
 8006120:	bf00      	nop
 8006122:	3714      	adds	r7, #20
 8006124:	46bd      	mov	sp, r7
 8006126:	bc80      	pop	{r7}
 8006128:	4770      	bx	lr

0800612a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800612a:	b480      	push	{r7}
 800612c:	b085      	sub	sp, #20
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	6892      	ldr	r2, [r2, #8]
 8006140:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	6852      	ldr	r2, [r2, #4]
 800614a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	429a      	cmp	r2, r3
 8006154:	d103      	bne.n	800615e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	689a      	ldr	r2, [r3, #8]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	1e5a      	subs	r2, r3, #1
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
}
 8006172:	4618      	mov	r0, r3
 8006174:	3714      	adds	r7, #20
 8006176:	46bd      	mov	sp, r7
 8006178:	bc80      	pop	{r7}
 800617a:	4770      	bx	lr

0800617c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d10a      	bne.n	80061a6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006194:	f383 8811 	msr	BASEPRI, r3
 8006198:	f3bf 8f6f 	isb	sy
 800619c:	f3bf 8f4f 	dsb	sy
 80061a0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80061a2:	bf00      	nop
 80061a4:	e7fe      	b.n	80061a4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80061a6:	f001 fea1 	bl	8007eec <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061b2:	68f9      	ldr	r1, [r7, #12]
 80061b4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80061b6:	fb01 f303 	mul.w	r3, r1, r3
 80061ba:	441a      	add	r2, r3
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2200      	movs	r2, #0
 80061c4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061d6:	3b01      	subs	r3, #1
 80061d8:	68f9      	ldr	r1, [r7, #12]
 80061da:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80061dc:	fb01 f303 	mul.w	r3, r1, r3
 80061e0:	441a      	add	r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	22ff      	movs	r2, #255	; 0xff
 80061ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	22ff      	movs	r2, #255	; 0xff
 80061f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d114      	bne.n	8006226 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	691b      	ldr	r3, [r3, #16]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d01a      	beq.n	800623a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	3310      	adds	r3, #16
 8006208:	4618      	mov	r0, r3
 800620a:	f001 f999 	bl	8007540 <xTaskRemoveFromEventList>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d012      	beq.n	800623a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006214:	4b0c      	ldr	r3, [pc, #48]	; (8006248 <xQueueGenericReset+0xcc>)
 8006216:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800621a:	601a      	str	r2, [r3, #0]
 800621c:	f3bf 8f4f 	dsb	sy
 8006220:	f3bf 8f6f 	isb	sy
 8006224:	e009      	b.n	800623a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	3310      	adds	r3, #16
 800622a:	4618      	mov	r0, r3
 800622c:	f7ff fef7 	bl	800601e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	3324      	adds	r3, #36	; 0x24
 8006234:	4618      	mov	r0, r3
 8006236:	f7ff fef2 	bl	800601e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800623a:	f001 fe87 	bl	8007f4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800623e:	2301      	movs	r3, #1
}
 8006240:	4618      	mov	r0, r3
 8006242:	3710      	adds	r7, #16
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}
 8006248:	e000ed04 	.word	0xe000ed04

0800624c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800624c:	b580      	push	{r7, lr}
 800624e:	b08e      	sub	sp, #56	; 0x38
 8006250:	af02      	add	r7, sp, #8
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	607a      	str	r2, [r7, #4]
 8006258:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10a      	bne.n	8006276 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006264:	f383 8811 	msr	BASEPRI, r3
 8006268:	f3bf 8f6f 	isb	sy
 800626c:	f3bf 8f4f 	dsb	sy
 8006270:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006272:	bf00      	nop
 8006274:	e7fe      	b.n	8006274 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10a      	bne.n	8006292 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800627c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006280:	f383 8811 	msr	BASEPRI, r3
 8006284:	f3bf 8f6f 	isb	sy
 8006288:	f3bf 8f4f 	dsb	sy
 800628c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800628e:	bf00      	nop
 8006290:	e7fe      	b.n	8006290 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d002      	beq.n	800629e <xQueueGenericCreateStatic+0x52>
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d001      	beq.n	80062a2 <xQueueGenericCreateStatic+0x56>
 800629e:	2301      	movs	r3, #1
 80062a0:	e000      	b.n	80062a4 <xQueueGenericCreateStatic+0x58>
 80062a2:	2300      	movs	r3, #0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d10a      	bne.n	80062be <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80062a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ac:	f383 8811 	msr	BASEPRI, r3
 80062b0:	f3bf 8f6f 	isb	sy
 80062b4:	f3bf 8f4f 	dsb	sy
 80062b8:	623b      	str	r3, [r7, #32]
}
 80062ba:	bf00      	nop
 80062bc:	e7fe      	b.n	80062bc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d102      	bne.n	80062ca <xQueueGenericCreateStatic+0x7e>
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d101      	bne.n	80062ce <xQueueGenericCreateStatic+0x82>
 80062ca:	2301      	movs	r3, #1
 80062cc:	e000      	b.n	80062d0 <xQueueGenericCreateStatic+0x84>
 80062ce:	2300      	movs	r3, #0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10a      	bne.n	80062ea <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80062d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d8:	f383 8811 	msr	BASEPRI, r3
 80062dc:	f3bf 8f6f 	isb	sy
 80062e0:	f3bf 8f4f 	dsb	sy
 80062e4:	61fb      	str	r3, [r7, #28]
}
 80062e6:	bf00      	nop
 80062e8:	e7fe      	b.n	80062e8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80062ea:	2348      	movs	r3, #72	; 0x48
 80062ec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	2b48      	cmp	r3, #72	; 0x48
 80062f2:	d00a      	beq.n	800630a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80062f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	61bb      	str	r3, [r7, #24]
}
 8006306:	bf00      	nop
 8006308:	e7fe      	b.n	8006308 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800630a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00d      	beq.n	8006332 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006318:	2201      	movs	r2, #1
 800631a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800631e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006324:	9300      	str	r3, [sp, #0]
 8006326:	4613      	mov	r3, r2
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	68b9      	ldr	r1, [r7, #8]
 800632c:	68f8      	ldr	r0, [r7, #12]
 800632e:	f000 f83f 	bl	80063b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006334:	4618      	mov	r0, r3
 8006336:	3730      	adds	r7, #48	; 0x30
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800633c:	b580      	push	{r7, lr}
 800633e:	b08a      	sub	sp, #40	; 0x28
 8006340:	af02      	add	r7, sp, #8
 8006342:	60f8      	str	r0, [r7, #12]
 8006344:	60b9      	str	r1, [r7, #8]
 8006346:	4613      	mov	r3, r2
 8006348:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d10a      	bne.n	8006366 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006354:	f383 8811 	msr	BASEPRI, r3
 8006358:	f3bf 8f6f 	isb	sy
 800635c:	f3bf 8f4f 	dsb	sy
 8006360:	613b      	str	r3, [r7, #16]
}
 8006362:	bf00      	nop
 8006364:	e7fe      	b.n	8006364 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	68ba      	ldr	r2, [r7, #8]
 800636a:	fb02 f303 	mul.w	r3, r2, r3
 800636e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	3348      	adds	r3, #72	; 0x48
 8006374:	4618      	mov	r0, r3
 8006376:	f001 feb9 	bl	80080ec <pvPortMalloc>
 800637a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800637c:	69bb      	ldr	r3, [r7, #24]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d011      	beq.n	80063a6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006382:	69bb      	ldr	r3, [r7, #24]
 8006384:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	3348      	adds	r3, #72	; 0x48
 800638a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006394:	79fa      	ldrb	r2, [r7, #7]
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	9300      	str	r3, [sp, #0]
 800639a:	4613      	mov	r3, r2
 800639c:	697a      	ldr	r2, [r7, #20]
 800639e:	68b9      	ldr	r1, [r7, #8]
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	f000 f805 	bl	80063b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80063a6:	69bb      	ldr	r3, [r7, #24]
	}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3720      	adds	r7, #32
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	60f8      	str	r0, [r7, #12]
 80063b8:	60b9      	str	r1, [r7, #8]
 80063ba:	607a      	str	r2, [r7, #4]
 80063bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d103      	bne.n	80063cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	69ba      	ldr	r2, [r7, #24]
 80063c8:	601a      	str	r2, [r3, #0]
 80063ca:	e002      	b.n	80063d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80063d2:	69bb      	ldr	r3, [r7, #24]
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	68ba      	ldr	r2, [r7, #8]
 80063dc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80063de:	2101      	movs	r1, #1
 80063e0:	69b8      	ldr	r0, [r7, #24]
 80063e2:	f7ff fecb 	bl	800617c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80063e6:	bf00      	nop
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b082      	sub	sp, #8
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d00e      	beq.n	800641a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800640e:	2300      	movs	r3, #0
 8006410:	2200      	movs	r2, #0
 8006412:	2100      	movs	r1, #0
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f000 f837 	bl	8006488 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800641a:	bf00      	nop
 800641c:	3708      	adds	r7, #8
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}

08006422 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006422:	b580      	push	{r7, lr}
 8006424:	b086      	sub	sp, #24
 8006426:	af00      	add	r7, sp, #0
 8006428:	4603      	mov	r3, r0
 800642a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800642c:	2301      	movs	r3, #1
 800642e:	617b      	str	r3, [r7, #20]
 8006430:	2300      	movs	r3, #0
 8006432:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006434:	79fb      	ldrb	r3, [r7, #7]
 8006436:	461a      	mov	r2, r3
 8006438:	6939      	ldr	r1, [r7, #16]
 800643a:	6978      	ldr	r0, [r7, #20]
 800643c:	f7ff ff7e 	bl	800633c <xQueueGenericCreate>
 8006440:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f7ff ffd3 	bl	80063ee <prvInitialiseMutex>

		return xNewQueue;
 8006448:	68fb      	ldr	r3, [r7, #12]
	}
 800644a:	4618      	mov	r0, r3
 800644c:	3718      	adds	r7, #24
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006452:	b580      	push	{r7, lr}
 8006454:	b088      	sub	sp, #32
 8006456:	af02      	add	r7, sp, #8
 8006458:	4603      	mov	r3, r0
 800645a:	6039      	str	r1, [r7, #0]
 800645c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800645e:	2301      	movs	r3, #1
 8006460:	617b      	str	r3, [r7, #20]
 8006462:	2300      	movs	r3, #0
 8006464:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006466:	79fb      	ldrb	r3, [r7, #7]
 8006468:	9300      	str	r3, [sp, #0]
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	2200      	movs	r2, #0
 800646e:	6939      	ldr	r1, [r7, #16]
 8006470:	6978      	ldr	r0, [r7, #20]
 8006472:	f7ff feeb 	bl	800624c <xQueueGenericCreateStatic>
 8006476:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f7ff ffb8 	bl	80063ee <prvInitialiseMutex>

		return xNewQueue;
 800647e:	68fb      	ldr	r3, [r7, #12]
	}
 8006480:	4618      	mov	r0, r3
 8006482:	3718      	adds	r7, #24
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}

08006488 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b08e      	sub	sp, #56	; 0x38
 800648c:	af00      	add	r7, sp, #0
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	607a      	str	r2, [r7, #4]
 8006494:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006496:	2300      	movs	r3, #0
 8006498:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800649e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d10a      	bne.n	80064ba <xQueueGenericSend+0x32>
	__asm volatile
 80064a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a8:	f383 8811 	msr	BASEPRI, r3
 80064ac:	f3bf 8f6f 	isb	sy
 80064b0:	f3bf 8f4f 	dsb	sy
 80064b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80064b6:	bf00      	nop
 80064b8:	e7fe      	b.n	80064b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d103      	bne.n	80064c8 <xQueueGenericSend+0x40>
 80064c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <xQueueGenericSend+0x44>
 80064c8:	2301      	movs	r3, #1
 80064ca:	e000      	b.n	80064ce <xQueueGenericSend+0x46>
 80064cc:	2300      	movs	r3, #0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d10a      	bne.n	80064e8 <xQueueGenericSend+0x60>
	__asm volatile
 80064d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d6:	f383 8811 	msr	BASEPRI, r3
 80064da:	f3bf 8f6f 	isb	sy
 80064de:	f3bf 8f4f 	dsb	sy
 80064e2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80064e4:	bf00      	nop
 80064e6:	e7fe      	b.n	80064e6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d103      	bne.n	80064f6 <xQueueGenericSend+0x6e>
 80064ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d101      	bne.n	80064fa <xQueueGenericSend+0x72>
 80064f6:	2301      	movs	r3, #1
 80064f8:	e000      	b.n	80064fc <xQueueGenericSend+0x74>
 80064fa:	2300      	movs	r3, #0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d10a      	bne.n	8006516 <xQueueGenericSend+0x8e>
	__asm volatile
 8006500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006504:	f383 8811 	msr	BASEPRI, r3
 8006508:	f3bf 8f6f 	isb	sy
 800650c:	f3bf 8f4f 	dsb	sy
 8006510:	623b      	str	r3, [r7, #32]
}
 8006512:	bf00      	nop
 8006514:	e7fe      	b.n	8006514 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006516:	f001 f9d3 	bl	80078c0 <xTaskGetSchedulerState>
 800651a:	4603      	mov	r3, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	d102      	bne.n	8006526 <xQueueGenericSend+0x9e>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d101      	bne.n	800652a <xQueueGenericSend+0xa2>
 8006526:	2301      	movs	r3, #1
 8006528:	e000      	b.n	800652c <xQueueGenericSend+0xa4>
 800652a:	2300      	movs	r3, #0
 800652c:	2b00      	cmp	r3, #0
 800652e:	d10a      	bne.n	8006546 <xQueueGenericSend+0xbe>
	__asm volatile
 8006530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006534:	f383 8811 	msr	BASEPRI, r3
 8006538:	f3bf 8f6f 	isb	sy
 800653c:	f3bf 8f4f 	dsb	sy
 8006540:	61fb      	str	r3, [r7, #28]
}
 8006542:	bf00      	nop
 8006544:	e7fe      	b.n	8006544 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006546:	f001 fcd1 	bl	8007eec <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800654a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800654c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800654e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006550:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006552:	429a      	cmp	r2, r3
 8006554:	d302      	bcc.n	800655c <xQueueGenericSend+0xd4>
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	2b02      	cmp	r3, #2
 800655a:	d129      	bne.n	80065b0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800655c:	683a      	ldr	r2, [r7, #0]
 800655e:	68b9      	ldr	r1, [r7, #8]
 8006560:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006562:	f000 fac0 	bl	8006ae6 <prvCopyDataToQueue>
 8006566:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800656a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656c:	2b00      	cmp	r3, #0
 800656e:	d010      	beq.n	8006592 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006572:	3324      	adds	r3, #36	; 0x24
 8006574:	4618      	mov	r0, r3
 8006576:	f000 ffe3 	bl	8007540 <xTaskRemoveFromEventList>
 800657a:	4603      	mov	r3, r0
 800657c:	2b00      	cmp	r3, #0
 800657e:	d013      	beq.n	80065a8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006580:	4b3f      	ldr	r3, [pc, #252]	; (8006680 <xQueueGenericSend+0x1f8>)
 8006582:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006586:	601a      	str	r2, [r3, #0]
 8006588:	f3bf 8f4f 	dsb	sy
 800658c:	f3bf 8f6f 	isb	sy
 8006590:	e00a      	b.n	80065a8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006594:	2b00      	cmp	r3, #0
 8006596:	d007      	beq.n	80065a8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006598:	4b39      	ldr	r3, [pc, #228]	; (8006680 <xQueueGenericSend+0x1f8>)
 800659a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800659e:	601a      	str	r2, [r3, #0]
 80065a0:	f3bf 8f4f 	dsb	sy
 80065a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80065a8:	f001 fcd0 	bl	8007f4c <vPortExitCritical>
				return pdPASS;
 80065ac:	2301      	movs	r3, #1
 80065ae:	e063      	b.n	8006678 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d103      	bne.n	80065be <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065b6:	f001 fcc9 	bl	8007f4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80065ba:	2300      	movs	r3, #0
 80065bc:	e05c      	b.n	8006678 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d106      	bne.n	80065d2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065c4:	f107 0314 	add.w	r3, r7, #20
 80065c8:	4618      	mov	r0, r3
 80065ca:	f001 f81b 	bl	8007604 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065ce:	2301      	movs	r3, #1
 80065d0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065d2:	f001 fcbb 	bl	8007f4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065d6:	f000 fdab 	bl	8007130 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065da:	f001 fc87 	bl	8007eec <vPortEnterCritical>
 80065de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065e4:	b25b      	sxtb	r3, r3
 80065e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ea:	d103      	bne.n	80065f4 <xQueueGenericSend+0x16c>
 80065ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ee:	2200      	movs	r2, #0
 80065f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065fa:	b25b      	sxtb	r3, r3
 80065fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006600:	d103      	bne.n	800660a <xQueueGenericSend+0x182>
 8006602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006604:	2200      	movs	r2, #0
 8006606:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800660a:	f001 fc9f 	bl	8007f4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800660e:	1d3a      	adds	r2, r7, #4
 8006610:	f107 0314 	add.w	r3, r7, #20
 8006614:	4611      	mov	r1, r2
 8006616:	4618      	mov	r0, r3
 8006618:	f001 f80a 	bl	8007630 <xTaskCheckForTimeOut>
 800661c:	4603      	mov	r3, r0
 800661e:	2b00      	cmp	r3, #0
 8006620:	d124      	bne.n	800666c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006622:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006624:	f000 fb57 	bl	8006cd6 <prvIsQueueFull>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d018      	beq.n	8006660 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800662e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006630:	3310      	adds	r3, #16
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	4611      	mov	r1, r2
 8006636:	4618      	mov	r0, r3
 8006638:	f000 ff5e 	bl	80074f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800663c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800663e:	f000 fae2 	bl	8006c06 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006642:	f000 fd83 	bl	800714c <xTaskResumeAll>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	f47f af7c 	bne.w	8006546 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800664e:	4b0c      	ldr	r3, [pc, #48]	; (8006680 <xQueueGenericSend+0x1f8>)
 8006650:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006654:	601a      	str	r2, [r3, #0]
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	f3bf 8f6f 	isb	sy
 800665e:	e772      	b.n	8006546 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006660:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006662:	f000 fad0 	bl	8006c06 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006666:	f000 fd71 	bl	800714c <xTaskResumeAll>
 800666a:	e76c      	b.n	8006546 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800666c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800666e:	f000 faca 	bl	8006c06 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006672:	f000 fd6b 	bl	800714c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006676:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006678:	4618      	mov	r0, r3
 800667a:	3738      	adds	r7, #56	; 0x38
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	e000ed04 	.word	0xe000ed04

08006684 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b08e      	sub	sp, #56	; 0x38
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006694:	2b00      	cmp	r3, #0
 8006696:	d10a      	bne.n	80066ae <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800669c:	f383 8811 	msr	BASEPRI, r3
 80066a0:	f3bf 8f6f 	isb	sy
 80066a4:	f3bf 8f4f 	dsb	sy
 80066a8:	623b      	str	r3, [r7, #32]
}
 80066aa:	bf00      	nop
 80066ac:	e7fe      	b.n	80066ac <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80066ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d00a      	beq.n	80066cc <xQueueGiveFromISR+0x48>
	__asm volatile
 80066b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ba:	f383 8811 	msr	BASEPRI, r3
 80066be:	f3bf 8f6f 	isb	sy
 80066c2:	f3bf 8f4f 	dsb	sy
 80066c6:	61fb      	str	r3, [r7, #28]
}
 80066c8:	bf00      	nop
 80066ca:	e7fe      	b.n	80066ca <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80066cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d103      	bne.n	80066dc <xQueueGiveFromISR+0x58>
 80066d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d101      	bne.n	80066e0 <xQueueGiveFromISR+0x5c>
 80066dc:	2301      	movs	r3, #1
 80066de:	e000      	b.n	80066e2 <xQueueGiveFromISR+0x5e>
 80066e0:	2300      	movs	r3, #0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d10a      	bne.n	80066fc <xQueueGiveFromISR+0x78>
	__asm volatile
 80066e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ea:	f383 8811 	msr	BASEPRI, r3
 80066ee:	f3bf 8f6f 	isb	sy
 80066f2:	f3bf 8f4f 	dsb	sy
 80066f6:	61bb      	str	r3, [r7, #24]
}
 80066f8:	bf00      	nop
 80066fa:	e7fe      	b.n	80066fa <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80066fc:	f001 fcb8 	bl	8008070 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006700:	f3ef 8211 	mrs	r2, BASEPRI
 8006704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006708:	f383 8811 	msr	BASEPRI, r3
 800670c:	f3bf 8f6f 	isb	sy
 8006710:	f3bf 8f4f 	dsb	sy
 8006714:	617a      	str	r2, [r7, #20]
 8006716:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006718:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800671a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800671c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800671e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006720:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006724:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006726:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006728:	429a      	cmp	r2, r3
 800672a:	d22b      	bcs.n	8006784 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800672c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800672e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006732:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006738:	1c5a      	adds	r2, r3, #1
 800673a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673c:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800673e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006746:	d112      	bne.n	800676e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800674a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800674c:	2b00      	cmp	r3, #0
 800674e:	d016      	beq.n	800677e <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006752:	3324      	adds	r3, #36	; 0x24
 8006754:	4618      	mov	r0, r3
 8006756:	f000 fef3 	bl	8007540 <xTaskRemoveFromEventList>
 800675a:	4603      	mov	r3, r0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d00e      	beq.n	800677e <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d00b      	beq.n	800677e <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	2201      	movs	r2, #1
 800676a:	601a      	str	r2, [r3, #0]
 800676c:	e007      	b.n	800677e <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800676e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006772:	3301      	adds	r3, #1
 8006774:	b2db      	uxtb	r3, r3
 8006776:	b25a      	sxtb	r2, r3
 8006778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800677a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800677e:	2301      	movs	r3, #1
 8006780:	637b      	str	r3, [r7, #52]	; 0x34
 8006782:	e001      	b.n	8006788 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006784:	2300      	movs	r3, #0
 8006786:	637b      	str	r3, [r7, #52]	; 0x34
 8006788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800678a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006792:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006796:	4618      	mov	r0, r3
 8006798:	3738      	adds	r7, #56	; 0x38
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
	...

080067a0 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b08e      	sub	sp, #56	; 0x38
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80067aa:	2300      	movs	r3, #0
 80067ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80067b2:	2300      	movs	r3, #0
 80067b4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80067b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d10a      	bne.n	80067d2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80067bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067c0:	f383 8811 	msr	BASEPRI, r3
 80067c4:	f3bf 8f6f 	isb	sy
 80067c8:	f3bf 8f4f 	dsb	sy
 80067cc:	623b      	str	r3, [r7, #32]
}
 80067ce:	bf00      	nop
 80067d0:	e7fe      	b.n	80067d0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80067d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00a      	beq.n	80067f0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80067da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067de:	f383 8811 	msr	BASEPRI, r3
 80067e2:	f3bf 8f6f 	isb	sy
 80067e6:	f3bf 8f4f 	dsb	sy
 80067ea:	61fb      	str	r3, [r7, #28]
}
 80067ec:	bf00      	nop
 80067ee:	e7fe      	b.n	80067ee <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80067f0:	f001 f866 	bl	80078c0 <xTaskGetSchedulerState>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d102      	bne.n	8006800 <xQueueSemaphoreTake+0x60>
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d101      	bne.n	8006804 <xQueueSemaphoreTake+0x64>
 8006800:	2301      	movs	r3, #1
 8006802:	e000      	b.n	8006806 <xQueueSemaphoreTake+0x66>
 8006804:	2300      	movs	r3, #0
 8006806:	2b00      	cmp	r3, #0
 8006808:	d10a      	bne.n	8006820 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800680a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800680e:	f383 8811 	msr	BASEPRI, r3
 8006812:	f3bf 8f6f 	isb	sy
 8006816:	f3bf 8f4f 	dsb	sy
 800681a:	61bb      	str	r3, [r7, #24]
}
 800681c:	bf00      	nop
 800681e:	e7fe      	b.n	800681e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006820:	f001 fb64 	bl	8007eec <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006828:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800682a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800682c:	2b00      	cmp	r3, #0
 800682e:	d024      	beq.n	800687a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006832:	1e5a      	subs	r2, r3, #1
 8006834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006836:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d104      	bne.n	800684a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006840:	f001 f9e6 	bl	8007c10 <pvTaskIncrementMutexHeldCount>
 8006844:	4602      	mov	r2, r0
 8006846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006848:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800684a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800684c:	691b      	ldr	r3, [r3, #16]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00f      	beq.n	8006872 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006854:	3310      	adds	r3, #16
 8006856:	4618      	mov	r0, r3
 8006858:	f000 fe72 	bl	8007540 <xTaskRemoveFromEventList>
 800685c:	4603      	mov	r3, r0
 800685e:	2b00      	cmp	r3, #0
 8006860:	d007      	beq.n	8006872 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006862:	4b54      	ldr	r3, [pc, #336]	; (80069b4 <xQueueSemaphoreTake+0x214>)
 8006864:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006868:	601a      	str	r2, [r3, #0]
 800686a:	f3bf 8f4f 	dsb	sy
 800686e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006872:	f001 fb6b 	bl	8007f4c <vPortExitCritical>
				return pdPASS;
 8006876:	2301      	movs	r3, #1
 8006878:	e097      	b.n	80069aa <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d111      	bne.n	80068a4 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006882:	2b00      	cmp	r3, #0
 8006884:	d00a      	beq.n	800689c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800688a:	f383 8811 	msr	BASEPRI, r3
 800688e:	f3bf 8f6f 	isb	sy
 8006892:	f3bf 8f4f 	dsb	sy
 8006896:	617b      	str	r3, [r7, #20]
}
 8006898:	bf00      	nop
 800689a:	e7fe      	b.n	800689a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800689c:	f001 fb56 	bl	8007f4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80068a0:	2300      	movs	r3, #0
 80068a2:	e082      	b.n	80069aa <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80068a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d106      	bne.n	80068b8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80068aa:	f107 030c 	add.w	r3, r7, #12
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 fea8 	bl	8007604 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80068b4:	2301      	movs	r3, #1
 80068b6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80068b8:	f001 fb48 	bl	8007f4c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80068bc:	f000 fc38 	bl	8007130 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80068c0:	f001 fb14 	bl	8007eec <vPortEnterCritical>
 80068c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068ca:	b25b      	sxtb	r3, r3
 80068cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068d0:	d103      	bne.n	80068da <xQueueSemaphoreTake+0x13a>
 80068d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068e0:	b25b      	sxtb	r3, r3
 80068e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e6:	d103      	bne.n	80068f0 <xQueueSemaphoreTake+0x150>
 80068e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ea:	2200      	movs	r2, #0
 80068ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068f0:	f001 fb2c 	bl	8007f4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80068f4:	463a      	mov	r2, r7
 80068f6:	f107 030c 	add.w	r3, r7, #12
 80068fa:	4611      	mov	r1, r2
 80068fc:	4618      	mov	r0, r3
 80068fe:	f000 fe97 	bl	8007630 <xTaskCheckForTimeOut>
 8006902:	4603      	mov	r3, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	d132      	bne.n	800696e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006908:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800690a:	f000 f9ce 	bl	8006caa <prvIsQueueEmpty>
 800690e:	4603      	mov	r3, r0
 8006910:	2b00      	cmp	r3, #0
 8006912:	d026      	beq.n	8006962 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006914:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d109      	bne.n	8006930 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800691c:	f001 fae6 	bl	8007eec <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	4618      	mov	r0, r3
 8006926:	f000 ffe9 	bl	80078fc <xTaskPriorityInherit>
 800692a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800692c:	f001 fb0e 	bl	8007f4c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006932:	3324      	adds	r3, #36	; 0x24
 8006934:	683a      	ldr	r2, [r7, #0]
 8006936:	4611      	mov	r1, r2
 8006938:	4618      	mov	r0, r3
 800693a:	f000 fddd 	bl	80074f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800693e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006940:	f000 f961 	bl	8006c06 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006944:	f000 fc02 	bl	800714c <xTaskResumeAll>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	f47f af68 	bne.w	8006820 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006950:	4b18      	ldr	r3, [pc, #96]	; (80069b4 <xQueueSemaphoreTake+0x214>)
 8006952:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	f3bf 8f4f 	dsb	sy
 800695c:	f3bf 8f6f 	isb	sy
 8006960:	e75e      	b.n	8006820 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006962:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006964:	f000 f94f 	bl	8006c06 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006968:	f000 fbf0 	bl	800714c <xTaskResumeAll>
 800696c:	e758      	b.n	8006820 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800696e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006970:	f000 f949 	bl	8006c06 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006974:	f000 fbea 	bl	800714c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006978:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800697a:	f000 f996 	bl	8006caa <prvIsQueueEmpty>
 800697e:	4603      	mov	r3, r0
 8006980:	2b00      	cmp	r3, #0
 8006982:	f43f af4d 	beq.w	8006820 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006988:	2b00      	cmp	r3, #0
 800698a:	d00d      	beq.n	80069a8 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800698c:	f001 faae 	bl	8007eec <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006990:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006992:	f000 f891 	bl	8006ab8 <prvGetDisinheritPriorityAfterTimeout>
 8006996:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800699e:	4618      	mov	r0, r3
 80069a0:	f001 f8a8 	bl	8007af4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80069a4:	f001 fad2 	bl	8007f4c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80069a8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3738      	adds	r7, #56	; 0x38
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	e000ed04 	.word	0xe000ed04

080069b8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b08e      	sub	sp, #56	; 0x38
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80069c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d10a      	bne.n	80069e4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80069ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d2:	f383 8811 	msr	BASEPRI, r3
 80069d6:	f3bf 8f6f 	isb	sy
 80069da:	f3bf 8f4f 	dsb	sy
 80069de:	623b      	str	r3, [r7, #32]
}
 80069e0:	bf00      	nop
 80069e2:	e7fe      	b.n	80069e2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d103      	bne.n	80069f2 <xQueueReceiveFromISR+0x3a>
 80069ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d101      	bne.n	80069f6 <xQueueReceiveFromISR+0x3e>
 80069f2:	2301      	movs	r3, #1
 80069f4:	e000      	b.n	80069f8 <xQueueReceiveFromISR+0x40>
 80069f6:	2300      	movs	r3, #0
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10a      	bne.n	8006a12 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80069fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a00:	f383 8811 	msr	BASEPRI, r3
 8006a04:	f3bf 8f6f 	isb	sy
 8006a08:	f3bf 8f4f 	dsb	sy
 8006a0c:	61fb      	str	r3, [r7, #28]
}
 8006a0e:	bf00      	nop
 8006a10:	e7fe      	b.n	8006a10 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a12:	f001 fb2d 	bl	8008070 <vPortValidateInterruptPriority>
	__asm volatile
 8006a16:	f3ef 8211 	mrs	r2, BASEPRI
 8006a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a1e:	f383 8811 	msr	BASEPRI, r3
 8006a22:	f3bf 8f6f 	isb	sy
 8006a26:	f3bf 8f4f 	dsb	sy
 8006a2a:	61ba      	str	r2, [r7, #24]
 8006a2c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006a2e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a30:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a36:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d02f      	beq.n	8006a9e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006a48:	68b9      	ldr	r1, [r7, #8]
 8006a4a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006a4c:	f000 f8b5 	bl	8006bba <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a52:	1e5a      	subs	r2, r3, #1
 8006a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a56:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006a58:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a60:	d112      	bne.n	8006a88 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a64:	691b      	ldr	r3, [r3, #16]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d016      	beq.n	8006a98 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6c:	3310      	adds	r3, #16
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f000 fd66 	bl	8007540 <xTaskRemoveFromEventList>
 8006a74:	4603      	mov	r3, r0
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00e      	beq.n	8006a98 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d00b      	beq.n	8006a98 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	601a      	str	r2, [r3, #0]
 8006a86:	e007      	b.n	8006a98 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006a88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a8c:	3301      	adds	r3, #1
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	b25a      	sxtb	r2, r3
 8006a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	637b      	str	r3, [r7, #52]	; 0x34
 8006a9c:	e001      	b.n	8006aa2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	637b      	str	r3, [r7, #52]	; 0x34
 8006aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aa4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	f383 8811 	msr	BASEPRI, r3
}
 8006aac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3738      	adds	r7, #56	; 0x38
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}

08006ab8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006ab8:	b480      	push	{r7}
 8006aba:	b085      	sub	sp, #20
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d006      	beq.n	8006ad6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f1c3 0307 	rsb	r3, r3, #7
 8006ad2:	60fb      	str	r3, [r7, #12]
 8006ad4:	e001      	b.n	8006ada <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006ada:	68fb      	ldr	r3, [r7, #12]
	}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3714      	adds	r7, #20
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bc80      	pop	{r7}
 8006ae4:	4770      	bx	lr

08006ae6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006ae6:	b580      	push	{r7, lr}
 8006ae8:	b086      	sub	sp, #24
 8006aea:	af00      	add	r7, sp, #0
 8006aec:	60f8      	str	r0, [r7, #12]
 8006aee:	60b9      	str	r1, [r7, #8]
 8006af0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006af2:	2300      	movs	r3, #0
 8006af4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006afa:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d10d      	bne.n	8006b20 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d14d      	bne.n	8006ba8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	4618      	mov	r0, r3
 8006b12:	f000 ff69 	bl	80079e8 <xTaskPriorityDisinherit>
 8006b16:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	609a      	str	r2, [r3, #8]
 8006b1e:	e043      	b.n	8006ba8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d119      	bne.n	8006b5a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6858      	ldr	r0, [r3, #4]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b2e:	461a      	mov	r2, r3
 8006b30:	68b9      	ldr	r1, [r7, #8]
 8006b32:	f001 fcef 	bl	8008514 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	685a      	ldr	r2, [r3, #4]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b3e:	441a      	add	r2, r3
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	685a      	ldr	r2, [r3, #4]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d32b      	bcc.n	8006ba8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	605a      	str	r2, [r3, #4]
 8006b58:	e026      	b.n	8006ba8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	68d8      	ldr	r0, [r3, #12]
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b62:	461a      	mov	r2, r3
 8006b64:	68b9      	ldr	r1, [r7, #8]
 8006b66:	f001 fcd5 	bl	8008514 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	68da      	ldr	r2, [r3, #12]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b72:	425b      	negs	r3, r3
 8006b74:	441a      	add	r2, r3
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	68da      	ldr	r2, [r3, #12]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	429a      	cmp	r2, r3
 8006b84:	d207      	bcs.n	8006b96 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	689a      	ldr	r2, [r3, #8]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8e:	425b      	negs	r3, r3
 8006b90:	441a      	add	r2, r3
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2b02      	cmp	r3, #2
 8006b9a:	d105      	bne.n	8006ba8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d002      	beq.n	8006ba8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	3b01      	subs	r3, #1
 8006ba6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	1c5a      	adds	r2, r3, #1
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006bb0:	697b      	ldr	r3, [r7, #20]
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3718      	adds	r7, #24
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}

08006bba <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006bba:	b580      	push	{r7, lr}
 8006bbc:	b082      	sub	sp, #8
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
 8006bc2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d018      	beq.n	8006bfe <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	68da      	ldr	r2, [r3, #12]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd4:	441a      	add	r2, r3
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	68da      	ldr	r2, [r3, #12]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d303      	bcc.n	8006bee <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	68d9      	ldr	r1, [r3, #12]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	6838      	ldr	r0, [r7, #0]
 8006bfa:	f001 fc8b 	bl	8008514 <memcpy>
	}
}
 8006bfe:	bf00      	nop
 8006c00:	3708      	adds	r7, #8
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}

08006c06 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b084      	sub	sp, #16
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006c0e:	f001 f96d 	bl	8007eec <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006c18:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c1a:	e011      	b.n	8006c40 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d012      	beq.n	8006c4a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	3324      	adds	r3, #36	; 0x24
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f000 fc89 	bl	8007540 <xTaskRemoveFromEventList>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d001      	beq.n	8006c38 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006c34:	f000 fd5e 	bl	80076f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006c38:	7bfb      	ldrb	r3, [r7, #15]
 8006c3a:	3b01      	subs	r3, #1
 8006c3c:	b2db      	uxtb	r3, r3
 8006c3e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006c40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	dce9      	bgt.n	8006c1c <prvUnlockQueue+0x16>
 8006c48:	e000      	b.n	8006c4c <prvUnlockQueue+0x46>
					break;
 8006c4a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	22ff      	movs	r2, #255	; 0xff
 8006c50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006c54:	f001 f97a 	bl	8007f4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006c58:	f001 f948 	bl	8007eec <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c62:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c64:	e011      	b.n	8006c8a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d012      	beq.n	8006c94 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	3310      	adds	r3, #16
 8006c72:	4618      	mov	r0, r3
 8006c74:	f000 fc64 	bl	8007540 <xTaskRemoveFromEventList>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d001      	beq.n	8006c82 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006c7e:	f000 fd39 	bl	80076f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006c82:	7bbb      	ldrb	r3, [r7, #14]
 8006c84:	3b01      	subs	r3, #1
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006c8a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	dce9      	bgt.n	8006c66 <prvUnlockQueue+0x60>
 8006c92:	e000      	b.n	8006c96 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006c94:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	22ff      	movs	r2, #255	; 0xff
 8006c9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006c9e:	f001 f955 	bl	8007f4c <vPortExitCritical>
}
 8006ca2:	bf00      	nop
 8006ca4:	3710      	adds	r7, #16
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}

08006caa <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006caa:	b580      	push	{r7, lr}
 8006cac:	b084      	sub	sp, #16
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006cb2:	f001 f91b 	bl	8007eec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d102      	bne.n	8006cc4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	60fb      	str	r3, [r7, #12]
 8006cc2:	e001      	b.n	8006cc8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006cc8:	f001 f940 	bl	8007f4c <vPortExitCritical>

	return xReturn;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3710      	adds	r7, #16
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}

08006cd6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006cd6:	b580      	push	{r7, lr}
 8006cd8:	b084      	sub	sp, #16
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006cde:	f001 f905 	bl	8007eec <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d102      	bne.n	8006cf4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	60fb      	str	r3, [r7, #12]
 8006cf2:	e001      	b.n	8006cf8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006cf8:	f001 f928 	bl	8007f4c <vPortExitCritical>

	return xReturn;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3710      	adds	r7, #16
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b08e      	sub	sp, #56	; 0x38
 8006d0a:	af04      	add	r7, sp, #16
 8006d0c:	60f8      	str	r0, [r7, #12]
 8006d0e:	60b9      	str	r1, [r7, #8]
 8006d10:	607a      	str	r2, [r7, #4]
 8006d12:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006d14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d10a      	bne.n	8006d30 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d1e:	f383 8811 	msr	BASEPRI, r3
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	f3bf 8f4f 	dsb	sy
 8006d2a:	623b      	str	r3, [r7, #32]
}
 8006d2c:	bf00      	nop
 8006d2e:	e7fe      	b.n	8006d2e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006d30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d10a      	bne.n	8006d4c <xTaskCreateStatic+0x46>
	__asm volatile
 8006d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d3a:	f383 8811 	msr	BASEPRI, r3
 8006d3e:	f3bf 8f6f 	isb	sy
 8006d42:	f3bf 8f4f 	dsb	sy
 8006d46:	61fb      	str	r3, [r7, #28]
}
 8006d48:	bf00      	nop
 8006d4a:	e7fe      	b.n	8006d4a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006d4c:	23b4      	movs	r3, #180	; 0xb4
 8006d4e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	2bb4      	cmp	r3, #180	; 0xb4
 8006d54:	d00a      	beq.n	8006d6c <xTaskCreateStatic+0x66>
	__asm volatile
 8006d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d5a:	f383 8811 	msr	BASEPRI, r3
 8006d5e:	f3bf 8f6f 	isb	sy
 8006d62:	f3bf 8f4f 	dsb	sy
 8006d66:	61bb      	str	r3, [r7, #24]
}
 8006d68:	bf00      	nop
 8006d6a:	e7fe      	b.n	8006d6a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006d6c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d01e      	beq.n	8006db2 <xTaskCreateStatic+0xac>
 8006d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d01b      	beq.n	8006db2 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d7c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d80:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d82:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d86:	2202      	movs	r2, #2
 8006d88:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	9303      	str	r3, [sp, #12]
 8006d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d92:	9302      	str	r3, [sp, #8]
 8006d94:	f107 0314 	add.w	r3, r7, #20
 8006d98:	9301      	str	r3, [sp, #4]
 8006d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d9c:	9300      	str	r3, [sp, #0]
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	68b9      	ldr	r1, [r7, #8]
 8006da4:	68f8      	ldr	r0, [r7, #12]
 8006da6:	f000 f851 	bl	8006e4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006daa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006dac:	f000 f8ec 	bl	8006f88 <prvAddNewTaskToReadyList>
 8006db0:	e001      	b.n	8006db6 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006db2:	2300      	movs	r3, #0
 8006db4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006db6:	697b      	ldr	r3, [r7, #20]
	}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3728      	adds	r7, #40	; 0x28
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b08c      	sub	sp, #48	; 0x30
 8006dc4:	af04      	add	r7, sp, #16
 8006dc6:	60f8      	str	r0, [r7, #12]
 8006dc8:	60b9      	str	r1, [r7, #8]
 8006dca:	603b      	str	r3, [r7, #0]
 8006dcc:	4613      	mov	r3, r2
 8006dce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006dd0:	88fb      	ldrh	r3, [r7, #6]
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f001 f989 	bl	80080ec <pvPortMalloc>
 8006dda:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d00e      	beq.n	8006e00 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006de2:	20b4      	movs	r0, #180	; 0xb4
 8006de4:	f001 f982 	bl	80080ec <pvPortMalloc>
 8006de8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006dea:	69fb      	ldr	r3, [r7, #28]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d003      	beq.n	8006df8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	697a      	ldr	r2, [r7, #20]
 8006df4:	631a      	str	r2, [r3, #48]	; 0x30
 8006df6:	e005      	b.n	8006e04 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006df8:	6978      	ldr	r0, [r7, #20]
 8006dfa:	f001 fa43 	bl	8008284 <vPortFree>
 8006dfe:	e001      	b.n	8006e04 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006e00:	2300      	movs	r3, #0
 8006e02:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006e04:	69fb      	ldr	r3, [r7, #28]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d017      	beq.n	8006e3a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006e12:	88fa      	ldrh	r2, [r7, #6]
 8006e14:	2300      	movs	r3, #0
 8006e16:	9303      	str	r3, [sp, #12]
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	9302      	str	r3, [sp, #8]
 8006e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e1e:	9301      	str	r3, [sp, #4]
 8006e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e22:	9300      	str	r3, [sp, #0]
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	68b9      	ldr	r1, [r7, #8]
 8006e28:	68f8      	ldr	r0, [r7, #12]
 8006e2a:	f000 f80f 	bl	8006e4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e2e:	69f8      	ldr	r0, [r7, #28]
 8006e30:	f000 f8aa 	bl	8006f88 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006e34:	2301      	movs	r3, #1
 8006e36:	61bb      	str	r3, [r7, #24]
 8006e38:	e002      	b.n	8006e40 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8006e3e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006e40:	69bb      	ldr	r3, [r7, #24]
	}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3720      	adds	r7, #32
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
	...

08006e4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b088      	sub	sp, #32
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	607a      	str	r2, [r7, #4]
 8006e58:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006e64:	3b01      	subs	r3, #1
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	4413      	add	r3, r2
 8006e6a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	f023 0307 	bic.w	r3, r3, #7
 8006e72:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	f003 0307 	and.w	r3, r3, #7
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d00a      	beq.n	8006e94 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e82:	f383 8811 	msr	BASEPRI, r3
 8006e86:	f3bf 8f6f 	isb	sy
 8006e8a:	f3bf 8f4f 	dsb	sy
 8006e8e:	617b      	str	r3, [r7, #20]
}
 8006e90:	bf00      	nop
 8006e92:	e7fe      	b.n	8006e92 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d01f      	beq.n	8006eda <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	61fb      	str	r3, [r7, #28]
 8006e9e:	e012      	b.n	8006ec6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ea0:	68ba      	ldr	r2, [r7, #8]
 8006ea2:	69fb      	ldr	r3, [r7, #28]
 8006ea4:	4413      	add	r3, r2
 8006ea6:	7819      	ldrb	r1, [r3, #0]
 8006ea8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006eaa:	69fb      	ldr	r3, [r7, #28]
 8006eac:	4413      	add	r3, r2
 8006eae:	3334      	adds	r3, #52	; 0x34
 8006eb0:	460a      	mov	r2, r1
 8006eb2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006eb4:	68ba      	ldr	r2, [r7, #8]
 8006eb6:	69fb      	ldr	r3, [r7, #28]
 8006eb8:	4413      	add	r3, r2
 8006eba:	781b      	ldrb	r3, [r3, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d006      	beq.n	8006ece <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ec0:	69fb      	ldr	r3, [r7, #28]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	61fb      	str	r3, [r7, #28]
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	2b0f      	cmp	r3, #15
 8006eca:	d9e9      	bls.n	8006ea0 <prvInitialiseNewTask+0x54>
 8006ecc:	e000      	b.n	8006ed0 <prvInitialiseNewTask+0x84>
			{
				break;
 8006ece:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006ed8:	e003      	b.n	8006ee2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006edc:	2200      	movs	r2, #0
 8006ede:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ee4:	2b06      	cmp	r3, #6
 8006ee6:	d901      	bls.n	8006eec <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006ee8:	2306      	movs	r3, #6
 8006eea:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ef0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ef6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006efa:	2200      	movs	r2, #0
 8006efc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f00:	3304      	adds	r3, #4
 8006f02:	4618      	mov	r0, r3
 8006f04:	f7ff f8aa 	bl	800605c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f0a:	3318      	adds	r3, #24
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f7ff f8a5 	bl	800605c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f16:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f1a:	f1c3 0207 	rsb	r2, r3, #7
 8006f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f20:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f26:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f32:	2200      	movs	r2, #0
 8006f34:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f3a:	334c      	adds	r3, #76	; 0x4c
 8006f3c:	2260      	movs	r2, #96	; 0x60
 8006f3e:	2100      	movs	r1, #0
 8006f40:	4618      	mov	r0, r3
 8006f42:	f001 faf5 	bl	8008530 <memset>
 8006f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f48:	4a0c      	ldr	r2, [pc, #48]	; (8006f7c <prvInitialiseNewTask+0x130>)
 8006f4a:	651a      	str	r2, [r3, #80]	; 0x50
 8006f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f4e:	4a0c      	ldr	r2, [pc, #48]	; (8006f80 <prvInitialiseNewTask+0x134>)
 8006f50:	655a      	str	r2, [r3, #84]	; 0x54
 8006f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f54:	4a0b      	ldr	r2, [pc, #44]	; (8006f84 <prvInitialiseNewTask+0x138>)
 8006f56:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f58:	683a      	ldr	r2, [r7, #0]
 8006f5a:	68f9      	ldr	r1, [r7, #12]
 8006f5c:	69b8      	ldr	r0, [r7, #24]
 8006f5e:	f000 fed1 	bl	8007d04 <pxPortInitialiseStack>
 8006f62:	4602      	mov	r2, r0
 8006f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f66:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d002      	beq.n	8006f74 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f72:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f74:	bf00      	nop
 8006f76:	3720      	adds	r7, #32
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}
 8006f7c:	0800937c 	.word	0x0800937c
 8006f80:	0800939c 	.word	0x0800939c
 8006f84:	0800935c 	.word	0x0800935c

08006f88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b082      	sub	sp, #8
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006f90:	f000 ffac 	bl	8007eec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006f94:	4b2a      	ldr	r3, [pc, #168]	; (8007040 <prvAddNewTaskToReadyList+0xb8>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	3301      	adds	r3, #1
 8006f9a:	4a29      	ldr	r2, [pc, #164]	; (8007040 <prvAddNewTaskToReadyList+0xb8>)
 8006f9c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006f9e:	4b29      	ldr	r3, [pc, #164]	; (8007044 <prvAddNewTaskToReadyList+0xbc>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d109      	bne.n	8006fba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006fa6:	4a27      	ldr	r2, [pc, #156]	; (8007044 <prvAddNewTaskToReadyList+0xbc>)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006fac:	4b24      	ldr	r3, [pc, #144]	; (8007040 <prvAddNewTaskToReadyList+0xb8>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d110      	bne.n	8006fd6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006fb4:	f000 fbc2 	bl	800773c <prvInitialiseTaskLists>
 8006fb8:	e00d      	b.n	8006fd6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006fba:	4b23      	ldr	r3, [pc, #140]	; (8007048 <prvAddNewTaskToReadyList+0xc0>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d109      	bne.n	8006fd6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006fc2:	4b20      	ldr	r3, [pc, #128]	; (8007044 <prvAddNewTaskToReadyList+0xbc>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d802      	bhi.n	8006fd6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006fd0:	4a1c      	ldr	r2, [pc, #112]	; (8007044 <prvAddNewTaskToReadyList+0xbc>)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006fd6:	4b1d      	ldr	r3, [pc, #116]	; (800704c <prvAddNewTaskToReadyList+0xc4>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	3301      	adds	r3, #1
 8006fdc:	4a1b      	ldr	r2, [pc, #108]	; (800704c <prvAddNewTaskToReadyList+0xc4>)
 8006fde:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	409a      	lsls	r2, r3
 8006fe8:	4b19      	ldr	r3, [pc, #100]	; (8007050 <prvAddNewTaskToReadyList+0xc8>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	4a18      	ldr	r2, [pc, #96]	; (8007050 <prvAddNewTaskToReadyList+0xc8>)
 8006ff0:	6013      	str	r3, [r2, #0]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ff6:	4613      	mov	r3, r2
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	4413      	add	r3, r2
 8006ffc:	009b      	lsls	r3, r3, #2
 8006ffe:	4a15      	ldr	r2, [pc, #84]	; (8007054 <prvAddNewTaskToReadyList+0xcc>)
 8007000:	441a      	add	r2, r3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	3304      	adds	r3, #4
 8007006:	4619      	mov	r1, r3
 8007008:	4610      	mov	r0, r2
 800700a:	f7ff f833 	bl	8006074 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800700e:	f000 ff9d 	bl	8007f4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007012:	4b0d      	ldr	r3, [pc, #52]	; (8007048 <prvAddNewTaskToReadyList+0xc0>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00e      	beq.n	8007038 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800701a:	4b0a      	ldr	r3, [pc, #40]	; (8007044 <prvAddNewTaskToReadyList+0xbc>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007024:	429a      	cmp	r2, r3
 8007026:	d207      	bcs.n	8007038 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007028:	4b0b      	ldr	r3, [pc, #44]	; (8007058 <prvAddNewTaskToReadyList+0xd0>)
 800702a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800702e:	601a      	str	r2, [r3, #0]
 8007030:	f3bf 8f4f 	dsb	sy
 8007034:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007038:	bf00      	nop
 800703a:	3708      	adds	r7, #8
 800703c:	46bd      	mov	sp, r7
 800703e:	bd80      	pop	{r7, pc}
 8007040:	20000498 	.word	0x20000498
 8007044:	20000398 	.word	0x20000398
 8007048:	200004a4 	.word	0x200004a4
 800704c:	200004b4 	.word	0x200004b4
 8007050:	200004a0 	.word	0x200004a0
 8007054:	2000039c 	.word	0x2000039c
 8007058:	e000ed04 	.word	0xe000ed04

0800705c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b08a      	sub	sp, #40	; 0x28
 8007060:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007062:	2300      	movs	r3, #0
 8007064:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007066:	2300      	movs	r3, #0
 8007068:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800706a:	463a      	mov	r2, r7
 800706c:	1d39      	adds	r1, r7, #4
 800706e:	f107 0308 	add.w	r3, r7, #8
 8007072:	4618      	mov	r0, r3
 8007074:	f7f9 fbfa 	bl	800086c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007078:	6839      	ldr	r1, [r7, #0]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	68ba      	ldr	r2, [r7, #8]
 800707e:	9202      	str	r2, [sp, #8]
 8007080:	9301      	str	r3, [sp, #4]
 8007082:	2300      	movs	r3, #0
 8007084:	9300      	str	r3, [sp, #0]
 8007086:	2300      	movs	r3, #0
 8007088:	460a      	mov	r2, r1
 800708a:	4921      	ldr	r1, [pc, #132]	; (8007110 <vTaskStartScheduler+0xb4>)
 800708c:	4821      	ldr	r0, [pc, #132]	; (8007114 <vTaskStartScheduler+0xb8>)
 800708e:	f7ff fe3a 	bl	8006d06 <xTaskCreateStatic>
 8007092:	4603      	mov	r3, r0
 8007094:	4a20      	ldr	r2, [pc, #128]	; (8007118 <vTaskStartScheduler+0xbc>)
 8007096:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007098:	4b1f      	ldr	r3, [pc, #124]	; (8007118 <vTaskStartScheduler+0xbc>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d002      	beq.n	80070a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80070a0:	2301      	movs	r3, #1
 80070a2:	617b      	str	r3, [r7, #20]
 80070a4:	e001      	b.n	80070aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80070a6:	2300      	movs	r3, #0
 80070a8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d11b      	bne.n	80070e8 <vTaskStartScheduler+0x8c>
	__asm volatile
 80070b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b4:	f383 8811 	msr	BASEPRI, r3
 80070b8:	f3bf 8f6f 	isb	sy
 80070bc:	f3bf 8f4f 	dsb	sy
 80070c0:	613b      	str	r3, [r7, #16]
}
 80070c2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80070c4:	4b15      	ldr	r3, [pc, #84]	; (800711c <vTaskStartScheduler+0xc0>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	334c      	adds	r3, #76	; 0x4c
 80070ca:	4a15      	ldr	r2, [pc, #84]	; (8007120 <vTaskStartScheduler+0xc4>)
 80070cc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80070ce:	4b15      	ldr	r3, [pc, #84]	; (8007124 <vTaskStartScheduler+0xc8>)
 80070d0:	f04f 32ff 	mov.w	r2, #4294967295
 80070d4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80070d6:	4b14      	ldr	r3, [pc, #80]	; (8007128 <vTaskStartScheduler+0xcc>)
 80070d8:	2201      	movs	r2, #1
 80070da:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80070dc:	4b13      	ldr	r3, [pc, #76]	; (800712c <vTaskStartScheduler+0xd0>)
 80070de:	2200      	movs	r2, #0
 80070e0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80070e2:	f000 fe91 	bl	8007e08 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80070e6:	e00e      	b.n	8007106 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ee:	d10a      	bne.n	8007106 <vTaskStartScheduler+0xaa>
	__asm volatile
 80070f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f4:	f383 8811 	msr	BASEPRI, r3
 80070f8:	f3bf 8f6f 	isb	sy
 80070fc:	f3bf 8f4f 	dsb	sy
 8007100:	60fb      	str	r3, [r7, #12]
}
 8007102:	bf00      	nop
 8007104:	e7fe      	b.n	8007104 <vTaskStartScheduler+0xa8>
}
 8007106:	bf00      	nop
 8007108:	3718      	adds	r7, #24
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	080090d4 	.word	0x080090d4
 8007114:	0800770d 	.word	0x0800770d
 8007118:	200004bc 	.word	0x200004bc
 800711c:	20000398 	.word	0x20000398
 8007120:	20000010 	.word	0x20000010
 8007124:	200004b8 	.word	0x200004b8
 8007128:	200004a4 	.word	0x200004a4
 800712c:	2000049c 	.word	0x2000049c

08007130 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007130:	b480      	push	{r7}
 8007132:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007134:	4b04      	ldr	r3, [pc, #16]	; (8007148 <vTaskSuspendAll+0x18>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	3301      	adds	r3, #1
 800713a:	4a03      	ldr	r2, [pc, #12]	; (8007148 <vTaskSuspendAll+0x18>)
 800713c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800713e:	bf00      	nop
 8007140:	46bd      	mov	sp, r7
 8007142:	bc80      	pop	{r7}
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	200004c0 	.word	0x200004c0

0800714c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b084      	sub	sp, #16
 8007150:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007152:	2300      	movs	r3, #0
 8007154:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007156:	2300      	movs	r3, #0
 8007158:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800715a:	4b41      	ldr	r3, [pc, #260]	; (8007260 <xTaskResumeAll+0x114>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d10a      	bne.n	8007178 <xTaskResumeAll+0x2c>
	__asm volatile
 8007162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007166:	f383 8811 	msr	BASEPRI, r3
 800716a:	f3bf 8f6f 	isb	sy
 800716e:	f3bf 8f4f 	dsb	sy
 8007172:	603b      	str	r3, [r7, #0]
}
 8007174:	bf00      	nop
 8007176:	e7fe      	b.n	8007176 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007178:	f000 feb8 	bl	8007eec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800717c:	4b38      	ldr	r3, [pc, #224]	; (8007260 <xTaskResumeAll+0x114>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	3b01      	subs	r3, #1
 8007182:	4a37      	ldr	r2, [pc, #220]	; (8007260 <xTaskResumeAll+0x114>)
 8007184:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007186:	4b36      	ldr	r3, [pc, #216]	; (8007260 <xTaskResumeAll+0x114>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d161      	bne.n	8007252 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800718e:	4b35      	ldr	r3, [pc, #212]	; (8007264 <xTaskResumeAll+0x118>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d05d      	beq.n	8007252 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007196:	e02e      	b.n	80071f6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007198:	4b33      	ldr	r3, [pc, #204]	; (8007268 <xTaskResumeAll+0x11c>)
 800719a:	68db      	ldr	r3, [r3, #12]
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	3318      	adds	r3, #24
 80071a4:	4618      	mov	r0, r3
 80071a6:	f7fe ffc0 	bl	800612a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	3304      	adds	r3, #4
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7fe ffbb 	bl	800612a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b8:	2201      	movs	r2, #1
 80071ba:	409a      	lsls	r2, r3
 80071bc:	4b2b      	ldr	r3, [pc, #172]	; (800726c <xTaskResumeAll+0x120>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	4a2a      	ldr	r2, [pc, #168]	; (800726c <xTaskResumeAll+0x120>)
 80071c4:	6013      	str	r3, [r2, #0]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ca:	4613      	mov	r3, r2
 80071cc:	009b      	lsls	r3, r3, #2
 80071ce:	4413      	add	r3, r2
 80071d0:	009b      	lsls	r3, r3, #2
 80071d2:	4a27      	ldr	r2, [pc, #156]	; (8007270 <xTaskResumeAll+0x124>)
 80071d4:	441a      	add	r2, r3
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	3304      	adds	r3, #4
 80071da:	4619      	mov	r1, r3
 80071dc:	4610      	mov	r0, r2
 80071de:	f7fe ff49 	bl	8006074 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071e6:	4b23      	ldr	r3, [pc, #140]	; (8007274 <xTaskResumeAll+0x128>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d302      	bcc.n	80071f6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80071f0:	4b21      	ldr	r3, [pc, #132]	; (8007278 <xTaskResumeAll+0x12c>)
 80071f2:	2201      	movs	r2, #1
 80071f4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80071f6:	4b1c      	ldr	r3, [pc, #112]	; (8007268 <xTaskResumeAll+0x11c>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d1cc      	bne.n	8007198 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d001      	beq.n	8007208 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007204:	f000 fb3c 	bl	8007880 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007208:	4b1c      	ldr	r3, [pc, #112]	; (800727c <xTaskResumeAll+0x130>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d010      	beq.n	8007236 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007214:	f000 f856 	bl	80072c4 <xTaskIncrementTick>
 8007218:	4603      	mov	r3, r0
 800721a:	2b00      	cmp	r3, #0
 800721c:	d002      	beq.n	8007224 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800721e:	4b16      	ldr	r3, [pc, #88]	; (8007278 <xTaskResumeAll+0x12c>)
 8007220:	2201      	movs	r2, #1
 8007222:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	3b01      	subs	r3, #1
 8007228:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d1f1      	bne.n	8007214 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007230:	4b12      	ldr	r3, [pc, #72]	; (800727c <xTaskResumeAll+0x130>)
 8007232:	2200      	movs	r2, #0
 8007234:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007236:	4b10      	ldr	r3, [pc, #64]	; (8007278 <xTaskResumeAll+0x12c>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d009      	beq.n	8007252 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800723e:	2301      	movs	r3, #1
 8007240:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007242:	4b0f      	ldr	r3, [pc, #60]	; (8007280 <xTaskResumeAll+0x134>)
 8007244:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007248:	601a      	str	r2, [r3, #0]
 800724a:	f3bf 8f4f 	dsb	sy
 800724e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007252:	f000 fe7b 	bl	8007f4c <vPortExitCritical>

	return xAlreadyYielded;
 8007256:	68bb      	ldr	r3, [r7, #8]
}
 8007258:	4618      	mov	r0, r3
 800725a:	3710      	adds	r7, #16
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}
 8007260:	200004c0 	.word	0x200004c0
 8007264:	20000498 	.word	0x20000498
 8007268:	20000458 	.word	0x20000458
 800726c:	200004a0 	.word	0x200004a0
 8007270:	2000039c 	.word	0x2000039c
 8007274:	20000398 	.word	0x20000398
 8007278:	200004ac 	.word	0x200004ac
 800727c:	200004a8 	.word	0x200004a8
 8007280:	e000ed04 	.word	0xe000ed04

08007284 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800728a:	4b04      	ldr	r3, [pc, #16]	; (800729c <xTaskGetTickCount+0x18>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007290:	687b      	ldr	r3, [r7, #4]
}
 8007292:	4618      	mov	r0, r3
 8007294:	370c      	adds	r7, #12
 8007296:	46bd      	mov	sp, r7
 8007298:	bc80      	pop	{r7}
 800729a:	4770      	bx	lr
 800729c:	2000049c 	.word	0x2000049c

080072a0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b082      	sub	sp, #8
 80072a4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80072a6:	f000 fee3 	bl	8008070 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80072aa:	2300      	movs	r3, #0
 80072ac:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80072ae:	4b04      	ldr	r3, [pc, #16]	; (80072c0 <xTaskGetTickCountFromISR+0x20>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80072b4:	683b      	ldr	r3, [r7, #0]
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3708      	adds	r7, #8
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	bf00      	nop
 80072c0:	2000049c 	.word	0x2000049c

080072c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b086      	sub	sp, #24
 80072c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80072ca:	2300      	movs	r3, #0
 80072cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072ce:	4b4e      	ldr	r3, [pc, #312]	; (8007408 <xTaskIncrementTick+0x144>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	f040 808e 	bne.w	80073f4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80072d8:	4b4c      	ldr	r3, [pc, #304]	; (800740c <xTaskIncrementTick+0x148>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	3301      	adds	r3, #1
 80072de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80072e0:	4a4a      	ldr	r2, [pc, #296]	; (800740c <xTaskIncrementTick+0x148>)
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d120      	bne.n	800732e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80072ec:	4b48      	ldr	r3, [pc, #288]	; (8007410 <xTaskIncrementTick+0x14c>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d00a      	beq.n	800730c <xTaskIncrementTick+0x48>
	__asm volatile
 80072f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072fa:	f383 8811 	msr	BASEPRI, r3
 80072fe:	f3bf 8f6f 	isb	sy
 8007302:	f3bf 8f4f 	dsb	sy
 8007306:	603b      	str	r3, [r7, #0]
}
 8007308:	bf00      	nop
 800730a:	e7fe      	b.n	800730a <xTaskIncrementTick+0x46>
 800730c:	4b40      	ldr	r3, [pc, #256]	; (8007410 <xTaskIncrementTick+0x14c>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	60fb      	str	r3, [r7, #12]
 8007312:	4b40      	ldr	r3, [pc, #256]	; (8007414 <xTaskIncrementTick+0x150>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a3e      	ldr	r2, [pc, #248]	; (8007410 <xTaskIncrementTick+0x14c>)
 8007318:	6013      	str	r3, [r2, #0]
 800731a:	4a3e      	ldr	r2, [pc, #248]	; (8007414 <xTaskIncrementTick+0x150>)
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	6013      	str	r3, [r2, #0]
 8007320:	4b3d      	ldr	r3, [pc, #244]	; (8007418 <xTaskIncrementTick+0x154>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	3301      	adds	r3, #1
 8007326:	4a3c      	ldr	r2, [pc, #240]	; (8007418 <xTaskIncrementTick+0x154>)
 8007328:	6013      	str	r3, [r2, #0]
 800732a:	f000 faa9 	bl	8007880 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800732e:	4b3b      	ldr	r3, [pc, #236]	; (800741c <xTaskIncrementTick+0x158>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	693a      	ldr	r2, [r7, #16]
 8007334:	429a      	cmp	r2, r3
 8007336:	d348      	bcc.n	80073ca <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007338:	4b35      	ldr	r3, [pc, #212]	; (8007410 <xTaskIncrementTick+0x14c>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d104      	bne.n	800734c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007342:	4b36      	ldr	r3, [pc, #216]	; (800741c <xTaskIncrementTick+0x158>)
 8007344:	f04f 32ff 	mov.w	r2, #4294967295
 8007348:	601a      	str	r2, [r3, #0]
					break;
 800734a:	e03e      	b.n	80073ca <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800734c:	4b30      	ldr	r3, [pc, #192]	; (8007410 <xTaskIncrementTick+0x14c>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68db      	ldr	r3, [r3, #12]
 8007352:	68db      	ldr	r3, [r3, #12]
 8007354:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800735c:	693a      	ldr	r2, [r7, #16]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	429a      	cmp	r2, r3
 8007362:	d203      	bcs.n	800736c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007364:	4a2d      	ldr	r2, [pc, #180]	; (800741c <xTaskIncrementTick+0x158>)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800736a:	e02e      	b.n	80073ca <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	3304      	adds	r3, #4
 8007370:	4618      	mov	r0, r3
 8007372:	f7fe feda 	bl	800612a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800737a:	2b00      	cmp	r3, #0
 800737c:	d004      	beq.n	8007388 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	3318      	adds	r3, #24
 8007382:	4618      	mov	r0, r3
 8007384:	f7fe fed1 	bl	800612a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800738c:	2201      	movs	r2, #1
 800738e:	409a      	lsls	r2, r3
 8007390:	4b23      	ldr	r3, [pc, #140]	; (8007420 <xTaskIncrementTick+0x15c>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4313      	orrs	r3, r2
 8007396:	4a22      	ldr	r2, [pc, #136]	; (8007420 <xTaskIncrementTick+0x15c>)
 8007398:	6013      	str	r3, [r2, #0]
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800739e:	4613      	mov	r3, r2
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	4413      	add	r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	4a1f      	ldr	r2, [pc, #124]	; (8007424 <xTaskIncrementTick+0x160>)
 80073a8:	441a      	add	r2, r3
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	3304      	adds	r3, #4
 80073ae:	4619      	mov	r1, r3
 80073b0:	4610      	mov	r0, r2
 80073b2:	f7fe fe5f 	bl	8006074 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073ba:	4b1b      	ldr	r3, [pc, #108]	; (8007428 <xTaskIncrementTick+0x164>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d3b9      	bcc.n	8007338 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80073c4:	2301      	movs	r3, #1
 80073c6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073c8:	e7b6      	b.n	8007338 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80073ca:	4b17      	ldr	r3, [pc, #92]	; (8007428 <xTaskIncrementTick+0x164>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073d0:	4914      	ldr	r1, [pc, #80]	; (8007424 <xTaskIncrementTick+0x160>)
 80073d2:	4613      	mov	r3, r2
 80073d4:	009b      	lsls	r3, r3, #2
 80073d6:	4413      	add	r3, r2
 80073d8:	009b      	lsls	r3, r3, #2
 80073da:	440b      	add	r3, r1
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2b01      	cmp	r3, #1
 80073e0:	d901      	bls.n	80073e6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80073e2:	2301      	movs	r3, #1
 80073e4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80073e6:	4b11      	ldr	r3, [pc, #68]	; (800742c <xTaskIncrementTick+0x168>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d007      	beq.n	80073fe <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80073ee:	2301      	movs	r3, #1
 80073f0:	617b      	str	r3, [r7, #20]
 80073f2:	e004      	b.n	80073fe <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80073f4:	4b0e      	ldr	r3, [pc, #56]	; (8007430 <xTaskIncrementTick+0x16c>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	3301      	adds	r3, #1
 80073fa:	4a0d      	ldr	r2, [pc, #52]	; (8007430 <xTaskIncrementTick+0x16c>)
 80073fc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80073fe:	697b      	ldr	r3, [r7, #20]
}
 8007400:	4618      	mov	r0, r3
 8007402:	3718      	adds	r7, #24
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}
 8007408:	200004c0 	.word	0x200004c0
 800740c:	2000049c 	.word	0x2000049c
 8007410:	20000450 	.word	0x20000450
 8007414:	20000454 	.word	0x20000454
 8007418:	200004b0 	.word	0x200004b0
 800741c:	200004b8 	.word	0x200004b8
 8007420:	200004a0 	.word	0x200004a0
 8007424:	2000039c 	.word	0x2000039c
 8007428:	20000398 	.word	0x20000398
 800742c:	200004ac 	.word	0x200004ac
 8007430:	200004a8 	.word	0x200004a8

08007434 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007434:	b480      	push	{r7}
 8007436:	b087      	sub	sp, #28
 8007438:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800743a:	4b29      	ldr	r3, [pc, #164]	; (80074e0 <vTaskSwitchContext+0xac>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007442:	4b28      	ldr	r3, [pc, #160]	; (80074e4 <vTaskSwitchContext+0xb0>)
 8007444:	2201      	movs	r2, #1
 8007446:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007448:	e044      	b.n	80074d4 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800744a:	4b26      	ldr	r3, [pc, #152]	; (80074e4 <vTaskSwitchContext+0xb0>)
 800744c:	2200      	movs	r2, #0
 800744e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007450:	4b25      	ldr	r3, [pc, #148]	; (80074e8 <vTaskSwitchContext+0xb4>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	fab3 f383 	clz	r3, r3
 800745c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800745e:	7afb      	ldrb	r3, [r7, #11]
 8007460:	f1c3 031f 	rsb	r3, r3, #31
 8007464:	617b      	str	r3, [r7, #20]
 8007466:	4921      	ldr	r1, [pc, #132]	; (80074ec <vTaskSwitchContext+0xb8>)
 8007468:	697a      	ldr	r2, [r7, #20]
 800746a:	4613      	mov	r3, r2
 800746c:	009b      	lsls	r3, r3, #2
 800746e:	4413      	add	r3, r2
 8007470:	009b      	lsls	r3, r3, #2
 8007472:	440b      	add	r3, r1
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d10a      	bne.n	8007490 <vTaskSwitchContext+0x5c>
	__asm volatile
 800747a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800747e:	f383 8811 	msr	BASEPRI, r3
 8007482:	f3bf 8f6f 	isb	sy
 8007486:	f3bf 8f4f 	dsb	sy
 800748a:	607b      	str	r3, [r7, #4]
}
 800748c:	bf00      	nop
 800748e:	e7fe      	b.n	800748e <vTaskSwitchContext+0x5a>
 8007490:	697a      	ldr	r2, [r7, #20]
 8007492:	4613      	mov	r3, r2
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4413      	add	r3, r2
 8007498:	009b      	lsls	r3, r3, #2
 800749a:	4a14      	ldr	r2, [pc, #80]	; (80074ec <vTaskSwitchContext+0xb8>)
 800749c:	4413      	add	r3, r2
 800749e:	613b      	str	r3, [r7, #16]
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	685a      	ldr	r2, [r3, #4]
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	605a      	str	r2, [r3, #4]
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	685a      	ldr	r2, [r3, #4]
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	3308      	adds	r3, #8
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d104      	bne.n	80074c0 <vTaskSwitchContext+0x8c>
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	685a      	ldr	r2, [r3, #4]
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	605a      	str	r2, [r3, #4]
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	68db      	ldr	r3, [r3, #12]
 80074c6:	4a0a      	ldr	r2, [pc, #40]	; (80074f0 <vTaskSwitchContext+0xbc>)
 80074c8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80074ca:	4b09      	ldr	r3, [pc, #36]	; (80074f0 <vTaskSwitchContext+0xbc>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	334c      	adds	r3, #76	; 0x4c
 80074d0:	4a08      	ldr	r2, [pc, #32]	; (80074f4 <vTaskSwitchContext+0xc0>)
 80074d2:	6013      	str	r3, [r2, #0]
}
 80074d4:	bf00      	nop
 80074d6:	371c      	adds	r7, #28
 80074d8:	46bd      	mov	sp, r7
 80074da:	bc80      	pop	{r7}
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	200004c0 	.word	0x200004c0
 80074e4:	200004ac 	.word	0x200004ac
 80074e8:	200004a0 	.word	0x200004a0
 80074ec:	2000039c 	.word	0x2000039c
 80074f0:	20000398 	.word	0x20000398
 80074f4:	20000010 	.word	0x20000010

080074f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10a      	bne.n	800751e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800750c:	f383 8811 	msr	BASEPRI, r3
 8007510:	f3bf 8f6f 	isb	sy
 8007514:	f3bf 8f4f 	dsb	sy
 8007518:	60fb      	str	r3, [r7, #12]
}
 800751a:	bf00      	nop
 800751c:	e7fe      	b.n	800751c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800751e:	4b07      	ldr	r3, [pc, #28]	; (800753c <vTaskPlaceOnEventList+0x44>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	3318      	adds	r3, #24
 8007524:	4619      	mov	r1, r3
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f7fe fdc7 	bl	80060ba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800752c:	2101      	movs	r1, #1
 800752e:	6838      	ldr	r0, [r7, #0]
 8007530:	f000 fb82 	bl	8007c38 <prvAddCurrentTaskToDelayedList>
}
 8007534:	bf00      	nop
 8007536:	3710      	adds	r7, #16
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}
 800753c:	20000398 	.word	0x20000398

08007540 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b086      	sub	sp, #24
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	68db      	ldr	r3, [r3, #12]
 800754e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d10a      	bne.n	800756c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800755a:	f383 8811 	msr	BASEPRI, r3
 800755e:	f3bf 8f6f 	isb	sy
 8007562:	f3bf 8f4f 	dsb	sy
 8007566:	60fb      	str	r3, [r7, #12]
}
 8007568:	bf00      	nop
 800756a:	e7fe      	b.n	800756a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	3318      	adds	r3, #24
 8007570:	4618      	mov	r0, r3
 8007572:	f7fe fdda 	bl	800612a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007576:	4b1d      	ldr	r3, [pc, #116]	; (80075ec <xTaskRemoveFromEventList+0xac>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d11c      	bne.n	80075b8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	3304      	adds	r3, #4
 8007582:	4618      	mov	r0, r3
 8007584:	f7fe fdd1 	bl	800612a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800758c:	2201      	movs	r2, #1
 800758e:	409a      	lsls	r2, r3
 8007590:	4b17      	ldr	r3, [pc, #92]	; (80075f0 <xTaskRemoveFromEventList+0xb0>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4313      	orrs	r3, r2
 8007596:	4a16      	ldr	r2, [pc, #88]	; (80075f0 <xTaskRemoveFromEventList+0xb0>)
 8007598:	6013      	str	r3, [r2, #0]
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800759e:	4613      	mov	r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	4413      	add	r3, r2
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	4a13      	ldr	r2, [pc, #76]	; (80075f4 <xTaskRemoveFromEventList+0xb4>)
 80075a8:	441a      	add	r2, r3
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	3304      	adds	r3, #4
 80075ae:	4619      	mov	r1, r3
 80075b0:	4610      	mov	r0, r2
 80075b2:	f7fe fd5f 	bl	8006074 <vListInsertEnd>
 80075b6:	e005      	b.n	80075c4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	3318      	adds	r3, #24
 80075bc:	4619      	mov	r1, r3
 80075be:	480e      	ldr	r0, [pc, #56]	; (80075f8 <xTaskRemoveFromEventList+0xb8>)
 80075c0:	f7fe fd58 	bl	8006074 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075c8:	4b0c      	ldr	r3, [pc, #48]	; (80075fc <xTaskRemoveFromEventList+0xbc>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d905      	bls.n	80075de <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80075d2:	2301      	movs	r3, #1
 80075d4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80075d6:	4b0a      	ldr	r3, [pc, #40]	; (8007600 <xTaskRemoveFromEventList+0xc0>)
 80075d8:	2201      	movs	r2, #1
 80075da:	601a      	str	r2, [r3, #0]
 80075dc:	e001      	b.n	80075e2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80075de:	2300      	movs	r3, #0
 80075e0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80075e2:	697b      	ldr	r3, [r7, #20]
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3718      	adds	r7, #24
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}
 80075ec:	200004c0 	.word	0x200004c0
 80075f0:	200004a0 	.word	0x200004a0
 80075f4:	2000039c 	.word	0x2000039c
 80075f8:	20000458 	.word	0x20000458
 80075fc:	20000398 	.word	0x20000398
 8007600:	200004ac 	.word	0x200004ac

08007604 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007604:	b480      	push	{r7}
 8007606:	b083      	sub	sp, #12
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800760c:	4b06      	ldr	r3, [pc, #24]	; (8007628 <vTaskInternalSetTimeOutState+0x24>)
 800760e:	681a      	ldr	r2, [r3, #0]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007614:	4b05      	ldr	r3, [pc, #20]	; (800762c <vTaskInternalSetTimeOutState+0x28>)
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	605a      	str	r2, [r3, #4]
}
 800761c:	bf00      	nop
 800761e:	370c      	adds	r7, #12
 8007620:	46bd      	mov	sp, r7
 8007622:	bc80      	pop	{r7}
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop
 8007628:	200004b0 	.word	0x200004b0
 800762c:	2000049c 	.word	0x2000049c

08007630 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b088      	sub	sp, #32
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d10a      	bne.n	8007656 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007644:	f383 8811 	msr	BASEPRI, r3
 8007648:	f3bf 8f6f 	isb	sy
 800764c:	f3bf 8f4f 	dsb	sy
 8007650:	613b      	str	r3, [r7, #16]
}
 8007652:	bf00      	nop
 8007654:	e7fe      	b.n	8007654 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d10a      	bne.n	8007672 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800765c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007660:	f383 8811 	msr	BASEPRI, r3
 8007664:	f3bf 8f6f 	isb	sy
 8007668:	f3bf 8f4f 	dsb	sy
 800766c:	60fb      	str	r3, [r7, #12]
}
 800766e:	bf00      	nop
 8007670:	e7fe      	b.n	8007670 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007672:	f000 fc3b 	bl	8007eec <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007676:	4b1d      	ldr	r3, [pc, #116]	; (80076ec <xTaskCheckForTimeOut+0xbc>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	69ba      	ldr	r2, [r7, #24]
 8007682:	1ad3      	subs	r3, r2, r3
 8007684:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800768e:	d102      	bne.n	8007696 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007690:	2300      	movs	r3, #0
 8007692:	61fb      	str	r3, [r7, #28]
 8007694:	e023      	b.n	80076de <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	4b15      	ldr	r3, [pc, #84]	; (80076f0 <xTaskCheckForTimeOut+0xc0>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	429a      	cmp	r2, r3
 80076a0:	d007      	beq.n	80076b2 <xTaskCheckForTimeOut+0x82>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	69ba      	ldr	r2, [r7, #24]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d302      	bcc.n	80076b2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80076ac:	2301      	movs	r3, #1
 80076ae:	61fb      	str	r3, [r7, #28]
 80076b0:	e015      	b.n	80076de <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	697a      	ldr	r2, [r7, #20]
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d20b      	bcs.n	80076d4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	681a      	ldr	r2, [r3, #0]
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	1ad2      	subs	r2, r2, r3
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f7ff ff9b 	bl	8007604 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80076ce:	2300      	movs	r3, #0
 80076d0:	61fb      	str	r3, [r7, #28]
 80076d2:	e004      	b.n	80076de <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	2200      	movs	r2, #0
 80076d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80076da:	2301      	movs	r3, #1
 80076dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80076de:	f000 fc35 	bl	8007f4c <vPortExitCritical>

	return xReturn;
 80076e2:	69fb      	ldr	r3, [r7, #28]
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3720      	adds	r7, #32
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}
 80076ec:	2000049c 	.word	0x2000049c
 80076f0:	200004b0 	.word	0x200004b0

080076f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80076f4:	b480      	push	{r7}
 80076f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80076f8:	4b03      	ldr	r3, [pc, #12]	; (8007708 <vTaskMissedYield+0x14>)
 80076fa:	2201      	movs	r2, #1
 80076fc:	601a      	str	r2, [r3, #0]
}
 80076fe:	bf00      	nop
 8007700:	46bd      	mov	sp, r7
 8007702:	bc80      	pop	{r7}
 8007704:	4770      	bx	lr
 8007706:	bf00      	nop
 8007708:	200004ac 	.word	0x200004ac

0800770c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b082      	sub	sp, #8
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007714:	f000 f852 	bl	80077bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007718:	4b06      	ldr	r3, [pc, #24]	; (8007734 <prvIdleTask+0x28>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2b01      	cmp	r3, #1
 800771e:	d9f9      	bls.n	8007714 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007720:	4b05      	ldr	r3, [pc, #20]	; (8007738 <prvIdleTask+0x2c>)
 8007722:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007726:	601a      	str	r2, [r3, #0]
 8007728:	f3bf 8f4f 	dsb	sy
 800772c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007730:	e7f0      	b.n	8007714 <prvIdleTask+0x8>
 8007732:	bf00      	nop
 8007734:	2000039c 	.word	0x2000039c
 8007738:	e000ed04 	.word	0xe000ed04

0800773c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b082      	sub	sp, #8
 8007740:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007742:	2300      	movs	r3, #0
 8007744:	607b      	str	r3, [r7, #4]
 8007746:	e00c      	b.n	8007762 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	4613      	mov	r3, r2
 800774c:	009b      	lsls	r3, r3, #2
 800774e:	4413      	add	r3, r2
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	4a12      	ldr	r2, [pc, #72]	; (800779c <prvInitialiseTaskLists+0x60>)
 8007754:	4413      	add	r3, r2
 8007756:	4618      	mov	r0, r3
 8007758:	f7fe fc61 	bl	800601e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	3301      	adds	r3, #1
 8007760:	607b      	str	r3, [r7, #4]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2b06      	cmp	r3, #6
 8007766:	d9ef      	bls.n	8007748 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007768:	480d      	ldr	r0, [pc, #52]	; (80077a0 <prvInitialiseTaskLists+0x64>)
 800776a:	f7fe fc58 	bl	800601e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800776e:	480d      	ldr	r0, [pc, #52]	; (80077a4 <prvInitialiseTaskLists+0x68>)
 8007770:	f7fe fc55 	bl	800601e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007774:	480c      	ldr	r0, [pc, #48]	; (80077a8 <prvInitialiseTaskLists+0x6c>)
 8007776:	f7fe fc52 	bl	800601e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800777a:	480c      	ldr	r0, [pc, #48]	; (80077ac <prvInitialiseTaskLists+0x70>)
 800777c:	f7fe fc4f 	bl	800601e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007780:	480b      	ldr	r0, [pc, #44]	; (80077b0 <prvInitialiseTaskLists+0x74>)
 8007782:	f7fe fc4c 	bl	800601e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007786:	4b0b      	ldr	r3, [pc, #44]	; (80077b4 <prvInitialiseTaskLists+0x78>)
 8007788:	4a05      	ldr	r2, [pc, #20]	; (80077a0 <prvInitialiseTaskLists+0x64>)
 800778a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800778c:	4b0a      	ldr	r3, [pc, #40]	; (80077b8 <prvInitialiseTaskLists+0x7c>)
 800778e:	4a05      	ldr	r2, [pc, #20]	; (80077a4 <prvInitialiseTaskLists+0x68>)
 8007790:	601a      	str	r2, [r3, #0]
}
 8007792:	bf00      	nop
 8007794:	3708      	adds	r7, #8
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}
 800779a:	bf00      	nop
 800779c:	2000039c 	.word	0x2000039c
 80077a0:	20000428 	.word	0x20000428
 80077a4:	2000043c 	.word	0x2000043c
 80077a8:	20000458 	.word	0x20000458
 80077ac:	2000046c 	.word	0x2000046c
 80077b0:	20000484 	.word	0x20000484
 80077b4:	20000450 	.word	0x20000450
 80077b8:	20000454 	.word	0x20000454

080077bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b082      	sub	sp, #8
 80077c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80077c2:	e019      	b.n	80077f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80077c4:	f000 fb92 	bl	8007eec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077c8:	4b10      	ldr	r3, [pc, #64]	; (800780c <prvCheckTasksWaitingTermination+0x50>)
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	68db      	ldr	r3, [r3, #12]
 80077ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	3304      	adds	r3, #4
 80077d4:	4618      	mov	r0, r3
 80077d6:	f7fe fca8 	bl	800612a <uxListRemove>
				--uxCurrentNumberOfTasks;
 80077da:	4b0d      	ldr	r3, [pc, #52]	; (8007810 <prvCheckTasksWaitingTermination+0x54>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3b01      	subs	r3, #1
 80077e0:	4a0b      	ldr	r2, [pc, #44]	; (8007810 <prvCheckTasksWaitingTermination+0x54>)
 80077e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80077e4:	4b0b      	ldr	r3, [pc, #44]	; (8007814 <prvCheckTasksWaitingTermination+0x58>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	3b01      	subs	r3, #1
 80077ea:	4a0a      	ldr	r2, [pc, #40]	; (8007814 <prvCheckTasksWaitingTermination+0x58>)
 80077ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80077ee:	f000 fbad 	bl	8007f4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 f810 	bl	8007818 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80077f8:	4b06      	ldr	r3, [pc, #24]	; (8007814 <prvCheckTasksWaitingTermination+0x58>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d1e1      	bne.n	80077c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007800:	bf00      	nop
 8007802:	bf00      	nop
 8007804:	3708      	adds	r7, #8
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}
 800780a:	bf00      	nop
 800780c:	2000046c 	.word	0x2000046c
 8007810:	20000498 	.word	0x20000498
 8007814:	20000480 	.word	0x20000480

08007818 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	334c      	adds	r3, #76	; 0x4c
 8007824:	4618      	mov	r0, r3
 8007826:	f000 fef3 	bl	8008610 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007830:	2b00      	cmp	r3, #0
 8007832:	d108      	bne.n	8007846 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007838:	4618      	mov	r0, r3
 800783a:	f000 fd23 	bl	8008284 <vPortFree>
				vPortFree( pxTCB );
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 fd20 	bl	8008284 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007844:	e018      	b.n	8007878 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800784c:	2b01      	cmp	r3, #1
 800784e:	d103      	bne.n	8007858 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f000 fd17 	bl	8008284 <vPortFree>
	}
 8007856:	e00f      	b.n	8007878 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800785e:	2b02      	cmp	r3, #2
 8007860:	d00a      	beq.n	8007878 <prvDeleteTCB+0x60>
	__asm volatile
 8007862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007866:	f383 8811 	msr	BASEPRI, r3
 800786a:	f3bf 8f6f 	isb	sy
 800786e:	f3bf 8f4f 	dsb	sy
 8007872:	60fb      	str	r3, [r7, #12]
}
 8007874:	bf00      	nop
 8007876:	e7fe      	b.n	8007876 <prvDeleteTCB+0x5e>
	}
 8007878:	bf00      	nop
 800787a:	3710      	adds	r7, #16
 800787c:	46bd      	mov	sp, r7
 800787e:	bd80      	pop	{r7, pc}

08007880 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007880:	b480      	push	{r7}
 8007882:	b083      	sub	sp, #12
 8007884:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007886:	4b0c      	ldr	r3, [pc, #48]	; (80078b8 <prvResetNextTaskUnblockTime+0x38>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d104      	bne.n	800789a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007890:	4b0a      	ldr	r3, [pc, #40]	; (80078bc <prvResetNextTaskUnblockTime+0x3c>)
 8007892:	f04f 32ff 	mov.w	r2, #4294967295
 8007896:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007898:	e008      	b.n	80078ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800789a:	4b07      	ldr	r3, [pc, #28]	; (80078b8 <prvResetNextTaskUnblockTime+0x38>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	68db      	ldr	r3, [r3, #12]
 80078a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	4a04      	ldr	r2, [pc, #16]	; (80078bc <prvResetNextTaskUnblockTime+0x3c>)
 80078aa:	6013      	str	r3, [r2, #0]
}
 80078ac:	bf00      	nop
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bc80      	pop	{r7}
 80078b4:	4770      	bx	lr
 80078b6:	bf00      	nop
 80078b8:	20000450 	.word	0x20000450
 80078bc:	200004b8 	.word	0x200004b8

080078c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80078c0:	b480      	push	{r7}
 80078c2:	b083      	sub	sp, #12
 80078c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80078c6:	4b0b      	ldr	r3, [pc, #44]	; (80078f4 <xTaskGetSchedulerState+0x34>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d102      	bne.n	80078d4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80078ce:	2301      	movs	r3, #1
 80078d0:	607b      	str	r3, [r7, #4]
 80078d2:	e008      	b.n	80078e6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078d4:	4b08      	ldr	r3, [pc, #32]	; (80078f8 <xTaskGetSchedulerState+0x38>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d102      	bne.n	80078e2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80078dc:	2302      	movs	r3, #2
 80078de:	607b      	str	r3, [r7, #4]
 80078e0:	e001      	b.n	80078e6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80078e2:	2300      	movs	r3, #0
 80078e4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80078e6:	687b      	ldr	r3, [r7, #4]
	}
 80078e8:	4618      	mov	r0, r3
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bc80      	pop	{r7}
 80078f0:	4770      	bx	lr
 80078f2:	bf00      	nop
 80078f4:	200004a4 	.word	0x200004a4
 80078f8:	200004c0 	.word	0x200004c0

080078fc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007908:	2300      	movs	r3, #0
 800790a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d05e      	beq.n	80079d0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007916:	4b31      	ldr	r3, [pc, #196]	; (80079dc <xTaskPriorityInherit+0xe0>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800791c:	429a      	cmp	r2, r3
 800791e:	d24e      	bcs.n	80079be <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	699b      	ldr	r3, [r3, #24]
 8007924:	2b00      	cmp	r3, #0
 8007926:	db06      	blt.n	8007936 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007928:	4b2c      	ldr	r3, [pc, #176]	; (80079dc <xTaskPriorityInherit+0xe0>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800792e:	f1c3 0207 	rsb	r2, r3, #7
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	6959      	ldr	r1, [r3, #20]
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800793e:	4613      	mov	r3, r2
 8007940:	009b      	lsls	r3, r3, #2
 8007942:	4413      	add	r3, r2
 8007944:	009b      	lsls	r3, r3, #2
 8007946:	4a26      	ldr	r2, [pc, #152]	; (80079e0 <xTaskPriorityInherit+0xe4>)
 8007948:	4413      	add	r3, r2
 800794a:	4299      	cmp	r1, r3
 800794c:	d12f      	bne.n	80079ae <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	3304      	adds	r3, #4
 8007952:	4618      	mov	r0, r3
 8007954:	f7fe fbe9 	bl	800612a <uxListRemove>
 8007958:	4603      	mov	r3, r0
 800795a:	2b00      	cmp	r3, #0
 800795c:	d10a      	bne.n	8007974 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007962:	2201      	movs	r2, #1
 8007964:	fa02 f303 	lsl.w	r3, r2, r3
 8007968:	43da      	mvns	r2, r3
 800796a:	4b1e      	ldr	r3, [pc, #120]	; (80079e4 <xTaskPriorityInherit+0xe8>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	4013      	ands	r3, r2
 8007970:	4a1c      	ldr	r2, [pc, #112]	; (80079e4 <xTaskPriorityInherit+0xe8>)
 8007972:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007974:	4b19      	ldr	r3, [pc, #100]	; (80079dc <xTaskPriorityInherit+0xe0>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007982:	2201      	movs	r2, #1
 8007984:	409a      	lsls	r2, r3
 8007986:	4b17      	ldr	r3, [pc, #92]	; (80079e4 <xTaskPriorityInherit+0xe8>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4313      	orrs	r3, r2
 800798c:	4a15      	ldr	r2, [pc, #84]	; (80079e4 <xTaskPriorityInherit+0xe8>)
 800798e:	6013      	str	r3, [r2, #0]
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007994:	4613      	mov	r3, r2
 8007996:	009b      	lsls	r3, r3, #2
 8007998:	4413      	add	r3, r2
 800799a:	009b      	lsls	r3, r3, #2
 800799c:	4a10      	ldr	r2, [pc, #64]	; (80079e0 <xTaskPriorityInherit+0xe4>)
 800799e:	441a      	add	r2, r3
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	3304      	adds	r3, #4
 80079a4:	4619      	mov	r1, r3
 80079a6:	4610      	mov	r0, r2
 80079a8:	f7fe fb64 	bl	8006074 <vListInsertEnd>
 80079ac:	e004      	b.n	80079b8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80079ae:	4b0b      	ldr	r3, [pc, #44]	; (80079dc <xTaskPriorityInherit+0xe0>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80079b8:	2301      	movs	r3, #1
 80079ba:	60fb      	str	r3, [r7, #12]
 80079bc:	e008      	b.n	80079d0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80079c2:	4b06      	ldr	r3, [pc, #24]	; (80079dc <xTaskPriorityInherit+0xe0>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d201      	bcs.n	80079d0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80079cc:	2301      	movs	r3, #1
 80079ce:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80079d0:	68fb      	ldr	r3, [r7, #12]
	}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3710      	adds	r7, #16
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	20000398 	.word	0x20000398
 80079e0:	2000039c 	.word	0x2000039c
 80079e4:	200004a0 	.word	0x200004a0

080079e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b086      	sub	sp, #24
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80079f4:	2300      	movs	r3, #0
 80079f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d06e      	beq.n	8007adc <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80079fe:	4b3a      	ldr	r3, [pc, #232]	; (8007ae8 <xTaskPriorityDisinherit+0x100>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	693a      	ldr	r2, [r7, #16]
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d00a      	beq.n	8007a1e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a0c:	f383 8811 	msr	BASEPRI, r3
 8007a10:	f3bf 8f6f 	isb	sy
 8007a14:	f3bf 8f4f 	dsb	sy
 8007a18:	60fb      	str	r3, [r7, #12]
}
 8007a1a:	bf00      	nop
 8007a1c:	e7fe      	b.n	8007a1c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d10a      	bne.n	8007a3c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a2a:	f383 8811 	msr	BASEPRI, r3
 8007a2e:	f3bf 8f6f 	isb	sy
 8007a32:	f3bf 8f4f 	dsb	sy
 8007a36:	60bb      	str	r3, [r7, #8]
}
 8007a38:	bf00      	nop
 8007a3a:	e7fe      	b.n	8007a3a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a40:	1e5a      	subs	r2, r3, #1
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d044      	beq.n	8007adc <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d140      	bne.n	8007adc <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	3304      	adds	r3, #4
 8007a5e:	4618      	mov	r0, r3
 8007a60:	f7fe fb63 	bl	800612a <uxListRemove>
 8007a64:	4603      	mov	r3, r0
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d115      	bne.n	8007a96 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a6e:	491f      	ldr	r1, [pc, #124]	; (8007aec <xTaskPriorityDisinherit+0x104>)
 8007a70:	4613      	mov	r3, r2
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	4413      	add	r3, r2
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	440b      	add	r3, r1
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d10a      	bne.n	8007a96 <xTaskPriorityDisinherit+0xae>
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a84:	2201      	movs	r2, #1
 8007a86:	fa02 f303 	lsl.w	r3, r2, r3
 8007a8a:	43da      	mvns	r2, r3
 8007a8c:	4b18      	ldr	r3, [pc, #96]	; (8007af0 <xTaskPriorityDisinherit+0x108>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4013      	ands	r3, r2
 8007a92:	4a17      	ldr	r2, [pc, #92]	; (8007af0 <xTaskPriorityDisinherit+0x108>)
 8007a94:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aa2:	f1c3 0207 	rsb	r2, r3, #7
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aae:	2201      	movs	r2, #1
 8007ab0:	409a      	lsls	r2, r3
 8007ab2:	4b0f      	ldr	r3, [pc, #60]	; (8007af0 <xTaskPriorityDisinherit+0x108>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	4a0d      	ldr	r2, [pc, #52]	; (8007af0 <xTaskPriorityDisinherit+0x108>)
 8007aba:	6013      	str	r3, [r2, #0]
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ac0:	4613      	mov	r3, r2
 8007ac2:	009b      	lsls	r3, r3, #2
 8007ac4:	4413      	add	r3, r2
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	4a08      	ldr	r2, [pc, #32]	; (8007aec <xTaskPriorityDisinherit+0x104>)
 8007aca:	441a      	add	r2, r3
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	3304      	adds	r3, #4
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	4610      	mov	r0, r2
 8007ad4:	f7fe face 	bl	8006074 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007ad8:	2301      	movs	r3, #1
 8007ada:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007adc:	697b      	ldr	r3, [r7, #20]
	}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3718      	adds	r7, #24
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}
 8007ae6:	bf00      	nop
 8007ae8:	20000398 	.word	0x20000398
 8007aec:	2000039c 	.word	0x2000039c
 8007af0:	200004a0 	.word	0x200004a0

08007af4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b088      	sub	sp, #32
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007b02:	2301      	movs	r3, #1
 8007b04:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d077      	beq.n	8007bfc <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d10a      	bne.n	8007b2a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b18:	f383 8811 	msr	BASEPRI, r3
 8007b1c:	f3bf 8f6f 	isb	sy
 8007b20:	f3bf 8f4f 	dsb	sy
 8007b24:	60fb      	str	r3, [r7, #12]
}
 8007b26:	bf00      	nop
 8007b28:	e7fe      	b.n	8007b28 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007b2a:	69bb      	ldr	r3, [r7, #24]
 8007b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b2e:	683a      	ldr	r2, [r7, #0]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d902      	bls.n	8007b3a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	61fb      	str	r3, [r7, #28]
 8007b38:	e002      	b.n	8007b40 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007b3a:	69bb      	ldr	r3, [r7, #24]
 8007b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b3e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b44:	69fa      	ldr	r2, [r7, #28]
 8007b46:	429a      	cmp	r2, r3
 8007b48:	d058      	beq.n	8007bfc <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b4e:	697a      	ldr	r2, [r7, #20]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d153      	bne.n	8007bfc <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007b54:	4b2b      	ldr	r3, [pc, #172]	; (8007c04 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	69ba      	ldr	r2, [r7, #24]
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d10a      	bne.n	8007b74 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b62:	f383 8811 	msr	BASEPRI, r3
 8007b66:	f3bf 8f6f 	isb	sy
 8007b6a:	f3bf 8f4f 	dsb	sy
 8007b6e:	60bb      	str	r3, [r7, #8]
}
 8007b70:	bf00      	nop
 8007b72:	e7fe      	b.n	8007b72 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b78:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	69fa      	ldr	r2, [r7, #28]
 8007b7e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007b80:	69bb      	ldr	r3, [r7, #24]
 8007b82:	699b      	ldr	r3, [r3, #24]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	db04      	blt.n	8007b92 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b88:	69fb      	ldr	r3, [r7, #28]
 8007b8a:	f1c3 0207 	rsb	r2, r3, #7
 8007b8e:	69bb      	ldr	r3, [r7, #24]
 8007b90:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007b92:	69bb      	ldr	r3, [r7, #24]
 8007b94:	6959      	ldr	r1, [r3, #20]
 8007b96:	693a      	ldr	r2, [r7, #16]
 8007b98:	4613      	mov	r3, r2
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	4413      	add	r3, r2
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	4a19      	ldr	r2, [pc, #100]	; (8007c08 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007ba2:	4413      	add	r3, r2
 8007ba4:	4299      	cmp	r1, r3
 8007ba6:	d129      	bne.n	8007bfc <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	3304      	adds	r3, #4
 8007bac:	4618      	mov	r0, r3
 8007bae:	f7fe fabc 	bl	800612a <uxListRemove>
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d10a      	bne.n	8007bce <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8007bb8:	69bb      	ldr	r3, [r7, #24]
 8007bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8007bc2:	43da      	mvns	r2, r3
 8007bc4:	4b11      	ldr	r3, [pc, #68]	; (8007c0c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4013      	ands	r3, r2
 8007bca:	4a10      	ldr	r2, [pc, #64]	; (8007c0c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007bcc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007bce:	69bb      	ldr	r3, [r7, #24]
 8007bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	409a      	lsls	r2, r3
 8007bd6:	4b0d      	ldr	r3, [pc, #52]	; (8007c0c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	4a0b      	ldr	r2, [pc, #44]	; (8007c0c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007bde:	6013      	str	r3, [r2, #0]
 8007be0:	69bb      	ldr	r3, [r7, #24]
 8007be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007be4:	4613      	mov	r3, r2
 8007be6:	009b      	lsls	r3, r3, #2
 8007be8:	4413      	add	r3, r2
 8007bea:	009b      	lsls	r3, r3, #2
 8007bec:	4a06      	ldr	r2, [pc, #24]	; (8007c08 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007bee:	441a      	add	r2, r3
 8007bf0:	69bb      	ldr	r3, [r7, #24]
 8007bf2:	3304      	adds	r3, #4
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	4610      	mov	r0, r2
 8007bf8:	f7fe fa3c 	bl	8006074 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007bfc:	bf00      	nop
 8007bfe:	3720      	adds	r7, #32
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}
 8007c04:	20000398 	.word	0x20000398
 8007c08:	2000039c 	.word	0x2000039c
 8007c0c:	200004a0 	.word	0x200004a0

08007c10 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007c10:	b480      	push	{r7}
 8007c12:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007c14:	4b07      	ldr	r3, [pc, #28]	; (8007c34 <pvTaskIncrementMutexHeldCount+0x24>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d004      	beq.n	8007c26 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007c1c:	4b05      	ldr	r3, [pc, #20]	; (8007c34 <pvTaskIncrementMutexHeldCount+0x24>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007c22:	3201      	adds	r2, #1
 8007c24:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8007c26:	4b03      	ldr	r3, [pc, #12]	; (8007c34 <pvTaskIncrementMutexHeldCount+0x24>)
 8007c28:	681b      	ldr	r3, [r3, #0]
	}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bc80      	pop	{r7}
 8007c30:	4770      	bx	lr
 8007c32:	bf00      	nop
 8007c34:	20000398 	.word	0x20000398

08007c38 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
 8007c40:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007c42:	4b29      	ldr	r3, [pc, #164]	; (8007ce8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c48:	4b28      	ldr	r3, [pc, #160]	; (8007cec <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	3304      	adds	r3, #4
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f7fe fa6b 	bl	800612a <uxListRemove>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d10b      	bne.n	8007c72 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007c5a:	4b24      	ldr	r3, [pc, #144]	; (8007cec <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c60:	2201      	movs	r2, #1
 8007c62:	fa02 f303 	lsl.w	r3, r2, r3
 8007c66:	43da      	mvns	r2, r3
 8007c68:	4b21      	ldr	r3, [pc, #132]	; (8007cf0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4013      	ands	r3, r2
 8007c6e:	4a20      	ldr	r2, [pc, #128]	; (8007cf0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007c70:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c78:	d10a      	bne.n	8007c90 <prvAddCurrentTaskToDelayedList+0x58>
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d007      	beq.n	8007c90 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c80:	4b1a      	ldr	r3, [pc, #104]	; (8007cec <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	3304      	adds	r3, #4
 8007c86:	4619      	mov	r1, r3
 8007c88:	481a      	ldr	r0, [pc, #104]	; (8007cf4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007c8a:	f7fe f9f3 	bl	8006074 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007c8e:	e026      	b.n	8007cde <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007c90:	68fa      	ldr	r2, [r7, #12]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	4413      	add	r3, r2
 8007c96:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007c98:	4b14      	ldr	r3, [pc, #80]	; (8007cec <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68ba      	ldr	r2, [r7, #8]
 8007c9e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007ca0:	68ba      	ldr	r2, [r7, #8]
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d209      	bcs.n	8007cbc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ca8:	4b13      	ldr	r3, [pc, #76]	; (8007cf8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	4b0f      	ldr	r3, [pc, #60]	; (8007cec <prvAddCurrentTaskToDelayedList+0xb4>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	3304      	adds	r3, #4
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	4610      	mov	r0, r2
 8007cb6:	f7fe fa00 	bl	80060ba <vListInsert>
}
 8007cba:	e010      	b.n	8007cde <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007cbc:	4b0f      	ldr	r3, [pc, #60]	; (8007cfc <prvAddCurrentTaskToDelayedList+0xc4>)
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	4b0a      	ldr	r3, [pc, #40]	; (8007cec <prvAddCurrentTaskToDelayedList+0xb4>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	3304      	adds	r3, #4
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	4610      	mov	r0, r2
 8007cca:	f7fe f9f6 	bl	80060ba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007cce:	4b0c      	ldr	r3, [pc, #48]	; (8007d00 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	68ba      	ldr	r2, [r7, #8]
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	d202      	bcs.n	8007cde <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007cd8:	4a09      	ldr	r2, [pc, #36]	; (8007d00 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	6013      	str	r3, [r2, #0]
}
 8007cde:	bf00      	nop
 8007ce0:	3710      	adds	r7, #16
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
 8007ce6:	bf00      	nop
 8007ce8:	2000049c 	.word	0x2000049c
 8007cec:	20000398 	.word	0x20000398
 8007cf0:	200004a0 	.word	0x200004a0
 8007cf4:	20000484 	.word	0x20000484
 8007cf8:	20000454 	.word	0x20000454
 8007cfc:	20000450 	.word	0x20000450
 8007d00:	200004b8 	.word	0x200004b8

08007d04 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007d04:	b480      	push	{r7}
 8007d06:	b085      	sub	sp, #20
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	60f8      	str	r0, [r7, #12]
 8007d0c:	60b9      	str	r1, [r7, #8]
 8007d0e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	3b04      	subs	r3, #4
 8007d14:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007d1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	3b04      	subs	r3, #4
 8007d22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	f023 0201 	bic.w	r2, r3, #1
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	3b04      	subs	r3, #4
 8007d32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007d34:	4a08      	ldr	r2, [pc, #32]	; (8007d58 <pxPortInitialiseStack+0x54>)
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	3b14      	subs	r3, #20
 8007d3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	3b20      	subs	r3, #32
 8007d4a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3714      	adds	r7, #20
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bc80      	pop	{r7}
 8007d56:	4770      	bx	lr
 8007d58:	08007d5d 	.word	0x08007d5d

08007d5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b085      	sub	sp, #20
 8007d60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007d62:	2300      	movs	r3, #0
 8007d64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d66:	4b12      	ldr	r3, [pc, #72]	; (8007db0 <prvTaskExitError+0x54>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d6e:	d00a      	beq.n	8007d86 <prvTaskExitError+0x2a>
	__asm volatile
 8007d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d74:	f383 8811 	msr	BASEPRI, r3
 8007d78:	f3bf 8f6f 	isb	sy
 8007d7c:	f3bf 8f4f 	dsb	sy
 8007d80:	60fb      	str	r3, [r7, #12]
}
 8007d82:	bf00      	nop
 8007d84:	e7fe      	b.n	8007d84 <prvTaskExitError+0x28>
	__asm volatile
 8007d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d8a:	f383 8811 	msr	BASEPRI, r3
 8007d8e:	f3bf 8f6f 	isb	sy
 8007d92:	f3bf 8f4f 	dsb	sy
 8007d96:	60bb      	str	r3, [r7, #8]
}
 8007d98:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d9a:	bf00      	nop
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d0fc      	beq.n	8007d9c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007da2:	bf00      	nop
 8007da4:	bf00      	nop
 8007da6:	3714      	adds	r7, #20
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bc80      	pop	{r7}
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop
 8007db0:	2000000c 	.word	0x2000000c
	...

08007dc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007dc0:	4b07      	ldr	r3, [pc, #28]	; (8007de0 <pxCurrentTCBConst2>)
 8007dc2:	6819      	ldr	r1, [r3, #0]
 8007dc4:	6808      	ldr	r0, [r1, #0]
 8007dc6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007dca:	f380 8809 	msr	PSP, r0
 8007dce:	f3bf 8f6f 	isb	sy
 8007dd2:	f04f 0000 	mov.w	r0, #0
 8007dd6:	f380 8811 	msr	BASEPRI, r0
 8007dda:	f04e 0e0d 	orr.w	lr, lr, #13
 8007dde:	4770      	bx	lr

08007de0 <pxCurrentTCBConst2>:
 8007de0:	20000398 	.word	0x20000398
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007de4:	bf00      	nop
 8007de6:	bf00      	nop

08007de8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007de8:	4806      	ldr	r0, [pc, #24]	; (8007e04 <prvPortStartFirstTask+0x1c>)
 8007dea:	6800      	ldr	r0, [r0, #0]
 8007dec:	6800      	ldr	r0, [r0, #0]
 8007dee:	f380 8808 	msr	MSP, r0
 8007df2:	b662      	cpsie	i
 8007df4:	b661      	cpsie	f
 8007df6:	f3bf 8f4f 	dsb	sy
 8007dfa:	f3bf 8f6f 	isb	sy
 8007dfe:	df00      	svc	0
 8007e00:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007e02:	bf00      	nop
 8007e04:	e000ed08 	.word	0xe000ed08

08007e08 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e0e:	4b32      	ldr	r3, [pc, #200]	; (8007ed8 <xPortStartScheduler+0xd0>)
 8007e10:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	781b      	ldrb	r3, [r3, #0]
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	22ff      	movs	r2, #255	; 0xff
 8007e1e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	781b      	ldrb	r3, [r3, #0]
 8007e24:	b2db      	uxtb	r3, r3
 8007e26:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e28:	78fb      	ldrb	r3, [r7, #3]
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007e30:	b2da      	uxtb	r2, r3
 8007e32:	4b2a      	ldr	r3, [pc, #168]	; (8007edc <xPortStartScheduler+0xd4>)
 8007e34:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e36:	4b2a      	ldr	r3, [pc, #168]	; (8007ee0 <xPortStartScheduler+0xd8>)
 8007e38:	2207      	movs	r2, #7
 8007e3a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e3c:	e009      	b.n	8007e52 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007e3e:	4b28      	ldr	r3, [pc, #160]	; (8007ee0 <xPortStartScheduler+0xd8>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	3b01      	subs	r3, #1
 8007e44:	4a26      	ldr	r2, [pc, #152]	; (8007ee0 <xPortStartScheduler+0xd8>)
 8007e46:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e48:	78fb      	ldrb	r3, [r7, #3]
 8007e4a:	b2db      	uxtb	r3, r3
 8007e4c:	005b      	lsls	r3, r3, #1
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e52:	78fb      	ldrb	r3, [r7, #3]
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e5a:	2b80      	cmp	r3, #128	; 0x80
 8007e5c:	d0ef      	beq.n	8007e3e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007e5e:	4b20      	ldr	r3, [pc, #128]	; (8007ee0 <xPortStartScheduler+0xd8>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f1c3 0307 	rsb	r3, r3, #7
 8007e66:	2b04      	cmp	r3, #4
 8007e68:	d00a      	beq.n	8007e80 <xPortStartScheduler+0x78>
	__asm volatile
 8007e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e6e:	f383 8811 	msr	BASEPRI, r3
 8007e72:	f3bf 8f6f 	isb	sy
 8007e76:	f3bf 8f4f 	dsb	sy
 8007e7a:	60bb      	str	r3, [r7, #8]
}
 8007e7c:	bf00      	nop
 8007e7e:	e7fe      	b.n	8007e7e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007e80:	4b17      	ldr	r3, [pc, #92]	; (8007ee0 <xPortStartScheduler+0xd8>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	021b      	lsls	r3, r3, #8
 8007e86:	4a16      	ldr	r2, [pc, #88]	; (8007ee0 <xPortStartScheduler+0xd8>)
 8007e88:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007e8a:	4b15      	ldr	r3, [pc, #84]	; (8007ee0 <xPortStartScheduler+0xd8>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007e92:	4a13      	ldr	r2, [pc, #76]	; (8007ee0 <xPortStartScheduler+0xd8>)
 8007e94:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	b2da      	uxtb	r2, r3
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007e9e:	4b11      	ldr	r3, [pc, #68]	; (8007ee4 <xPortStartScheduler+0xdc>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a10      	ldr	r2, [pc, #64]	; (8007ee4 <xPortStartScheduler+0xdc>)
 8007ea4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007ea8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007eaa:	4b0e      	ldr	r3, [pc, #56]	; (8007ee4 <xPortStartScheduler+0xdc>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a0d      	ldr	r2, [pc, #52]	; (8007ee4 <xPortStartScheduler+0xdc>)
 8007eb0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007eb4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007eb6:	f000 f8b9 	bl	800802c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007eba:	4b0b      	ldr	r3, [pc, #44]	; (8007ee8 <xPortStartScheduler+0xe0>)
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007ec0:	f7ff ff92 	bl	8007de8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007ec4:	f7ff fab6 	bl	8007434 <vTaskSwitchContext>
	prvTaskExitError();
 8007ec8:	f7ff ff48 	bl	8007d5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3710      	adds	r7, #16
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}
 8007ed6:	bf00      	nop
 8007ed8:	e000e400 	.word	0xe000e400
 8007edc:	200004c4 	.word	0x200004c4
 8007ee0:	200004c8 	.word	0x200004c8
 8007ee4:	e000ed20 	.word	0xe000ed20
 8007ee8:	2000000c 	.word	0x2000000c

08007eec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
	__asm volatile
 8007ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef6:	f383 8811 	msr	BASEPRI, r3
 8007efa:	f3bf 8f6f 	isb	sy
 8007efe:	f3bf 8f4f 	dsb	sy
 8007f02:	607b      	str	r3, [r7, #4]
}
 8007f04:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f06:	4b0f      	ldr	r3, [pc, #60]	; (8007f44 <vPortEnterCritical+0x58>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	3301      	adds	r3, #1
 8007f0c:	4a0d      	ldr	r2, [pc, #52]	; (8007f44 <vPortEnterCritical+0x58>)
 8007f0e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f10:	4b0c      	ldr	r3, [pc, #48]	; (8007f44 <vPortEnterCritical+0x58>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d10f      	bne.n	8007f38 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f18:	4b0b      	ldr	r3, [pc, #44]	; (8007f48 <vPortEnterCritical+0x5c>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d00a      	beq.n	8007f38 <vPortEnterCritical+0x4c>
	__asm volatile
 8007f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f26:	f383 8811 	msr	BASEPRI, r3
 8007f2a:	f3bf 8f6f 	isb	sy
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	603b      	str	r3, [r7, #0]
}
 8007f34:	bf00      	nop
 8007f36:	e7fe      	b.n	8007f36 <vPortEnterCritical+0x4a>
	}
}
 8007f38:	bf00      	nop
 8007f3a:	370c      	adds	r7, #12
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bc80      	pop	{r7}
 8007f40:	4770      	bx	lr
 8007f42:	bf00      	nop
 8007f44:	2000000c 	.word	0x2000000c
 8007f48:	e000ed04 	.word	0xe000ed04

08007f4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007f52:	4b11      	ldr	r3, [pc, #68]	; (8007f98 <vPortExitCritical+0x4c>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d10a      	bne.n	8007f70 <vPortExitCritical+0x24>
	__asm volatile
 8007f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f5e:	f383 8811 	msr	BASEPRI, r3
 8007f62:	f3bf 8f6f 	isb	sy
 8007f66:	f3bf 8f4f 	dsb	sy
 8007f6a:	607b      	str	r3, [r7, #4]
}
 8007f6c:	bf00      	nop
 8007f6e:	e7fe      	b.n	8007f6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007f70:	4b09      	ldr	r3, [pc, #36]	; (8007f98 <vPortExitCritical+0x4c>)
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	3b01      	subs	r3, #1
 8007f76:	4a08      	ldr	r2, [pc, #32]	; (8007f98 <vPortExitCritical+0x4c>)
 8007f78:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007f7a:	4b07      	ldr	r3, [pc, #28]	; (8007f98 <vPortExitCritical+0x4c>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d105      	bne.n	8007f8e <vPortExitCritical+0x42>
 8007f82:	2300      	movs	r3, #0
 8007f84:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	f383 8811 	msr	BASEPRI, r3
}
 8007f8c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007f8e:	bf00      	nop
 8007f90:	370c      	adds	r7, #12
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bc80      	pop	{r7}
 8007f96:	4770      	bx	lr
 8007f98:	2000000c 	.word	0x2000000c
 8007f9c:	00000000 	.word	0x00000000

08007fa0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007fa0:	f3ef 8009 	mrs	r0, PSP
 8007fa4:	f3bf 8f6f 	isb	sy
 8007fa8:	4b0d      	ldr	r3, [pc, #52]	; (8007fe0 <pxCurrentTCBConst>)
 8007faa:	681a      	ldr	r2, [r3, #0]
 8007fac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007fb0:	6010      	str	r0, [r2, #0]
 8007fb2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007fb6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007fba:	f380 8811 	msr	BASEPRI, r0
 8007fbe:	f7ff fa39 	bl	8007434 <vTaskSwitchContext>
 8007fc2:	f04f 0000 	mov.w	r0, #0
 8007fc6:	f380 8811 	msr	BASEPRI, r0
 8007fca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007fce:	6819      	ldr	r1, [r3, #0]
 8007fd0:	6808      	ldr	r0, [r1, #0]
 8007fd2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007fd6:	f380 8809 	msr	PSP, r0
 8007fda:	f3bf 8f6f 	isb	sy
 8007fde:	4770      	bx	lr

08007fe0 <pxCurrentTCBConst>:
 8007fe0:	20000398 	.word	0x20000398
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007fe4:	bf00      	nop
 8007fe6:	bf00      	nop

08007fe8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b082      	sub	sp, #8
 8007fec:	af00      	add	r7, sp, #0
	__asm volatile
 8007fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ff2:	f383 8811 	msr	BASEPRI, r3
 8007ff6:	f3bf 8f6f 	isb	sy
 8007ffa:	f3bf 8f4f 	dsb	sy
 8007ffe:	607b      	str	r3, [r7, #4]
}
 8008000:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008002:	f7ff f95f 	bl	80072c4 <xTaskIncrementTick>
 8008006:	4603      	mov	r3, r0
 8008008:	2b00      	cmp	r3, #0
 800800a:	d003      	beq.n	8008014 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800800c:	4b06      	ldr	r3, [pc, #24]	; (8008028 <SysTick_Handler+0x40>)
 800800e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008012:	601a      	str	r2, [r3, #0]
 8008014:	2300      	movs	r3, #0
 8008016:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	f383 8811 	msr	BASEPRI, r3
}
 800801e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008020:	bf00      	nop
 8008022:	3708      	adds	r7, #8
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}
 8008028:	e000ed04 	.word	0xe000ed04

0800802c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800802c:	b480      	push	{r7}
 800802e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008030:	4b0a      	ldr	r3, [pc, #40]	; (800805c <vPortSetupTimerInterrupt+0x30>)
 8008032:	2200      	movs	r2, #0
 8008034:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008036:	4b0a      	ldr	r3, [pc, #40]	; (8008060 <vPortSetupTimerInterrupt+0x34>)
 8008038:	2200      	movs	r2, #0
 800803a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800803c:	4b09      	ldr	r3, [pc, #36]	; (8008064 <vPortSetupTimerInterrupt+0x38>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a09      	ldr	r2, [pc, #36]	; (8008068 <vPortSetupTimerInterrupt+0x3c>)
 8008042:	fba2 2303 	umull	r2, r3, r2, r3
 8008046:	099b      	lsrs	r3, r3, #6
 8008048:	4a08      	ldr	r2, [pc, #32]	; (800806c <vPortSetupTimerInterrupt+0x40>)
 800804a:	3b01      	subs	r3, #1
 800804c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800804e:	4b03      	ldr	r3, [pc, #12]	; (800805c <vPortSetupTimerInterrupt+0x30>)
 8008050:	2207      	movs	r2, #7
 8008052:	601a      	str	r2, [r3, #0]
}
 8008054:	bf00      	nop
 8008056:	46bd      	mov	sp, r7
 8008058:	bc80      	pop	{r7}
 800805a:	4770      	bx	lr
 800805c:	e000e010 	.word	0xe000e010
 8008060:	e000e018 	.word	0xe000e018
 8008064:	20000000 	.word	0x20000000
 8008068:	10624dd3 	.word	0x10624dd3
 800806c:	e000e014 	.word	0xe000e014

08008070 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008070:	b480      	push	{r7}
 8008072:	b085      	sub	sp, #20
 8008074:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008076:	f3ef 8305 	mrs	r3, IPSR
 800807a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2b0f      	cmp	r3, #15
 8008080:	d914      	bls.n	80080ac <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008082:	4a16      	ldr	r2, [pc, #88]	; (80080dc <vPortValidateInterruptPriority+0x6c>)
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	4413      	add	r3, r2
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800808c:	4b14      	ldr	r3, [pc, #80]	; (80080e0 <vPortValidateInterruptPriority+0x70>)
 800808e:	781b      	ldrb	r3, [r3, #0]
 8008090:	7afa      	ldrb	r2, [r7, #11]
 8008092:	429a      	cmp	r2, r3
 8008094:	d20a      	bcs.n	80080ac <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800809a:	f383 8811 	msr	BASEPRI, r3
 800809e:	f3bf 8f6f 	isb	sy
 80080a2:	f3bf 8f4f 	dsb	sy
 80080a6:	607b      	str	r3, [r7, #4]
}
 80080a8:	bf00      	nop
 80080aa:	e7fe      	b.n	80080aa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80080ac:	4b0d      	ldr	r3, [pc, #52]	; (80080e4 <vPortValidateInterruptPriority+0x74>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80080b4:	4b0c      	ldr	r3, [pc, #48]	; (80080e8 <vPortValidateInterruptPriority+0x78>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d90a      	bls.n	80080d2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80080bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c0:	f383 8811 	msr	BASEPRI, r3
 80080c4:	f3bf 8f6f 	isb	sy
 80080c8:	f3bf 8f4f 	dsb	sy
 80080cc:	603b      	str	r3, [r7, #0]
}
 80080ce:	bf00      	nop
 80080d0:	e7fe      	b.n	80080d0 <vPortValidateInterruptPriority+0x60>
	}
 80080d2:	bf00      	nop
 80080d4:	3714      	adds	r7, #20
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bc80      	pop	{r7}
 80080da:	4770      	bx	lr
 80080dc:	e000e3f0 	.word	0xe000e3f0
 80080e0:	200004c4 	.word	0x200004c4
 80080e4:	e000ed0c 	.word	0xe000ed0c
 80080e8:	200004c8 	.word	0x200004c8

080080ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b08a      	sub	sp, #40	; 0x28
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80080f4:	2300      	movs	r3, #0
 80080f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80080f8:	f7ff f81a 	bl	8007130 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80080fc:	4b5b      	ldr	r3, [pc, #364]	; (800826c <pvPortMalloc+0x180>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d101      	bne.n	8008108 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008104:	f000 f920 	bl	8008348 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008108:	4b59      	ldr	r3, [pc, #356]	; (8008270 <pvPortMalloc+0x184>)
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4013      	ands	r3, r2
 8008110:	2b00      	cmp	r3, #0
 8008112:	f040 8093 	bne.w	800823c <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d01d      	beq.n	8008158 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800811c:	2208      	movs	r2, #8
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	4413      	add	r3, r2
 8008122:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f003 0307 	and.w	r3, r3, #7
 800812a:	2b00      	cmp	r3, #0
 800812c:	d014      	beq.n	8008158 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f023 0307 	bic.w	r3, r3, #7
 8008134:	3308      	adds	r3, #8
 8008136:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	f003 0307 	and.w	r3, r3, #7
 800813e:	2b00      	cmp	r3, #0
 8008140:	d00a      	beq.n	8008158 <pvPortMalloc+0x6c>
	__asm volatile
 8008142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008146:	f383 8811 	msr	BASEPRI, r3
 800814a:	f3bf 8f6f 	isb	sy
 800814e:	f3bf 8f4f 	dsb	sy
 8008152:	617b      	str	r3, [r7, #20]
}
 8008154:	bf00      	nop
 8008156:	e7fe      	b.n	8008156 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d06e      	beq.n	800823c <pvPortMalloc+0x150>
 800815e:	4b45      	ldr	r3, [pc, #276]	; (8008274 <pvPortMalloc+0x188>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	429a      	cmp	r2, r3
 8008166:	d869      	bhi.n	800823c <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008168:	4b43      	ldr	r3, [pc, #268]	; (8008278 <pvPortMalloc+0x18c>)
 800816a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800816c:	4b42      	ldr	r3, [pc, #264]	; (8008278 <pvPortMalloc+0x18c>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008172:	e004      	b.n	800817e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008176:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800817e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	429a      	cmp	r2, r3
 8008186:	d903      	bls.n	8008190 <pvPortMalloc+0xa4>
 8008188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1f1      	bne.n	8008174 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008190:	4b36      	ldr	r3, [pc, #216]	; (800826c <pvPortMalloc+0x180>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008196:	429a      	cmp	r2, r3
 8008198:	d050      	beq.n	800823c <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800819a:	6a3b      	ldr	r3, [r7, #32]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2208      	movs	r2, #8
 80081a0:	4413      	add	r3, r2
 80081a2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80081a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a6:	681a      	ldr	r2, [r3, #0]
 80081a8:	6a3b      	ldr	r3, [r7, #32]
 80081aa:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80081ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ae:	685a      	ldr	r2, [r3, #4]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	1ad2      	subs	r2, r2, r3
 80081b4:	2308      	movs	r3, #8
 80081b6:	005b      	lsls	r3, r3, #1
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d91f      	bls.n	80081fc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80081bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	4413      	add	r3, r2
 80081c2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80081c4:	69bb      	ldr	r3, [r7, #24]
 80081c6:	f003 0307 	and.w	r3, r3, #7
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00a      	beq.n	80081e4 <pvPortMalloc+0xf8>
	__asm volatile
 80081ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d2:	f383 8811 	msr	BASEPRI, r3
 80081d6:	f3bf 8f6f 	isb	sy
 80081da:	f3bf 8f4f 	dsb	sy
 80081de:	613b      	str	r3, [r7, #16]
}
 80081e0:	bf00      	nop
 80081e2:	e7fe      	b.n	80081e2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80081e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e6:	685a      	ldr	r2, [r3, #4]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	1ad2      	subs	r2, r2, r3
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80081f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80081f6:	69b8      	ldr	r0, [r7, #24]
 80081f8:	f000 f908 	bl	800840c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80081fc:	4b1d      	ldr	r3, [pc, #116]	; (8008274 <pvPortMalloc+0x188>)
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	1ad3      	subs	r3, r2, r3
 8008206:	4a1b      	ldr	r2, [pc, #108]	; (8008274 <pvPortMalloc+0x188>)
 8008208:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800820a:	4b1a      	ldr	r3, [pc, #104]	; (8008274 <pvPortMalloc+0x188>)
 800820c:	681a      	ldr	r2, [r3, #0]
 800820e:	4b1b      	ldr	r3, [pc, #108]	; (800827c <pvPortMalloc+0x190>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	429a      	cmp	r2, r3
 8008214:	d203      	bcs.n	800821e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008216:	4b17      	ldr	r3, [pc, #92]	; (8008274 <pvPortMalloc+0x188>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a18      	ldr	r2, [pc, #96]	; (800827c <pvPortMalloc+0x190>)
 800821c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800821e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008220:	685a      	ldr	r2, [r3, #4]
 8008222:	4b13      	ldr	r3, [pc, #76]	; (8008270 <pvPortMalloc+0x184>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	431a      	orrs	r2, r3
 8008228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800822a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800822c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800822e:	2200      	movs	r2, #0
 8008230:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008232:	4b13      	ldr	r3, [pc, #76]	; (8008280 <pvPortMalloc+0x194>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	3301      	adds	r3, #1
 8008238:	4a11      	ldr	r2, [pc, #68]	; (8008280 <pvPortMalloc+0x194>)
 800823a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800823c:	f7fe ff86 	bl	800714c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	f003 0307 	and.w	r3, r3, #7
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00a      	beq.n	8008260 <pvPortMalloc+0x174>
	__asm volatile
 800824a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800824e:	f383 8811 	msr	BASEPRI, r3
 8008252:	f3bf 8f6f 	isb	sy
 8008256:	f3bf 8f4f 	dsb	sy
 800825a:	60fb      	str	r3, [r7, #12]
}
 800825c:	bf00      	nop
 800825e:	e7fe      	b.n	800825e <pvPortMalloc+0x172>
	return pvReturn;
 8008260:	69fb      	ldr	r3, [r7, #28]
}
 8008262:	4618      	mov	r0, r3
 8008264:	3728      	adds	r7, #40	; 0x28
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
 800826a:	bf00      	nop
 800826c:	200010d4 	.word	0x200010d4
 8008270:	200010e8 	.word	0x200010e8
 8008274:	200010d8 	.word	0x200010d8
 8008278:	200010cc 	.word	0x200010cc
 800827c:	200010dc 	.word	0x200010dc
 8008280:	200010e0 	.word	0x200010e0

08008284 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b086      	sub	sp, #24
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d04d      	beq.n	8008332 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008296:	2308      	movs	r3, #8
 8008298:	425b      	negs	r3, r3
 800829a:	697a      	ldr	r2, [r7, #20]
 800829c:	4413      	add	r3, r2
 800829e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	685a      	ldr	r2, [r3, #4]
 80082a8:	4b24      	ldr	r3, [pc, #144]	; (800833c <vPortFree+0xb8>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4013      	ands	r3, r2
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d10a      	bne.n	80082c8 <vPortFree+0x44>
	__asm volatile
 80082b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b6:	f383 8811 	msr	BASEPRI, r3
 80082ba:	f3bf 8f6f 	isb	sy
 80082be:	f3bf 8f4f 	dsb	sy
 80082c2:	60fb      	str	r3, [r7, #12]
}
 80082c4:	bf00      	nop
 80082c6:	e7fe      	b.n	80082c6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00a      	beq.n	80082e6 <vPortFree+0x62>
	__asm volatile
 80082d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082d4:	f383 8811 	msr	BASEPRI, r3
 80082d8:	f3bf 8f6f 	isb	sy
 80082dc:	f3bf 8f4f 	dsb	sy
 80082e0:	60bb      	str	r3, [r7, #8]
}
 80082e2:	bf00      	nop
 80082e4:	e7fe      	b.n	80082e4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	685a      	ldr	r2, [r3, #4]
 80082ea:	4b14      	ldr	r3, [pc, #80]	; (800833c <vPortFree+0xb8>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4013      	ands	r3, r2
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d01e      	beq.n	8008332 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d11a      	bne.n	8008332 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	685a      	ldr	r2, [r3, #4]
 8008300:	4b0e      	ldr	r3, [pc, #56]	; (800833c <vPortFree+0xb8>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	43db      	mvns	r3, r3
 8008306:	401a      	ands	r2, r3
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800830c:	f7fe ff10 	bl	8007130 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	685a      	ldr	r2, [r3, #4]
 8008314:	4b0a      	ldr	r3, [pc, #40]	; (8008340 <vPortFree+0xbc>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4413      	add	r3, r2
 800831a:	4a09      	ldr	r2, [pc, #36]	; (8008340 <vPortFree+0xbc>)
 800831c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800831e:	6938      	ldr	r0, [r7, #16]
 8008320:	f000 f874 	bl	800840c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008324:	4b07      	ldr	r3, [pc, #28]	; (8008344 <vPortFree+0xc0>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	3301      	adds	r3, #1
 800832a:	4a06      	ldr	r2, [pc, #24]	; (8008344 <vPortFree+0xc0>)
 800832c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800832e:	f7fe ff0d 	bl	800714c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008332:	bf00      	nop
 8008334:	3718      	adds	r7, #24
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
 800833a:	bf00      	nop
 800833c:	200010e8 	.word	0x200010e8
 8008340:	200010d8 	.word	0x200010d8
 8008344:	200010e4 	.word	0x200010e4

08008348 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008348:	b480      	push	{r7}
 800834a:	b085      	sub	sp, #20
 800834c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800834e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008352:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008354:	4b27      	ldr	r3, [pc, #156]	; (80083f4 <prvHeapInit+0xac>)
 8008356:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f003 0307 	and.w	r3, r3, #7
 800835e:	2b00      	cmp	r3, #0
 8008360:	d00c      	beq.n	800837c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	3307      	adds	r3, #7
 8008366:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f023 0307 	bic.w	r3, r3, #7
 800836e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008370:	68ba      	ldr	r2, [r7, #8]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	1ad3      	subs	r3, r2, r3
 8008376:	4a1f      	ldr	r2, [pc, #124]	; (80083f4 <prvHeapInit+0xac>)
 8008378:	4413      	add	r3, r2
 800837a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008380:	4a1d      	ldr	r2, [pc, #116]	; (80083f8 <prvHeapInit+0xb0>)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008386:	4b1c      	ldr	r3, [pc, #112]	; (80083f8 <prvHeapInit+0xb0>)
 8008388:	2200      	movs	r2, #0
 800838a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	68ba      	ldr	r2, [r7, #8]
 8008390:	4413      	add	r3, r2
 8008392:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008394:	2208      	movs	r2, #8
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	1a9b      	subs	r3, r3, r2
 800839a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f023 0307 	bic.w	r3, r3, #7
 80083a2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	4a15      	ldr	r2, [pc, #84]	; (80083fc <prvHeapInit+0xb4>)
 80083a8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80083aa:	4b14      	ldr	r3, [pc, #80]	; (80083fc <prvHeapInit+0xb4>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	2200      	movs	r2, #0
 80083b0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80083b2:	4b12      	ldr	r3, [pc, #72]	; (80083fc <prvHeapInit+0xb4>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2200      	movs	r2, #0
 80083b8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	68fa      	ldr	r2, [r7, #12]
 80083c2:	1ad2      	subs	r2, r2, r3
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80083c8:	4b0c      	ldr	r3, [pc, #48]	; (80083fc <prvHeapInit+0xb4>)
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	4a0a      	ldr	r2, [pc, #40]	; (8008400 <prvHeapInit+0xb8>)
 80083d6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	4a09      	ldr	r2, [pc, #36]	; (8008404 <prvHeapInit+0xbc>)
 80083de:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80083e0:	4b09      	ldr	r3, [pc, #36]	; (8008408 <prvHeapInit+0xc0>)
 80083e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80083e6:	601a      	str	r2, [r3, #0]
}
 80083e8:	bf00      	nop
 80083ea:	3714      	adds	r7, #20
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bc80      	pop	{r7}
 80083f0:	4770      	bx	lr
 80083f2:	bf00      	nop
 80083f4:	200004cc 	.word	0x200004cc
 80083f8:	200010cc 	.word	0x200010cc
 80083fc:	200010d4 	.word	0x200010d4
 8008400:	200010dc 	.word	0x200010dc
 8008404:	200010d8 	.word	0x200010d8
 8008408:	200010e8 	.word	0x200010e8

0800840c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800840c:	b480      	push	{r7}
 800840e:	b085      	sub	sp, #20
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008414:	4b27      	ldr	r3, [pc, #156]	; (80084b4 <prvInsertBlockIntoFreeList+0xa8>)
 8008416:	60fb      	str	r3, [r7, #12]
 8008418:	e002      	b.n	8008420 <prvInsertBlockIntoFreeList+0x14>
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	60fb      	str	r3, [r7, #12]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	429a      	cmp	r2, r3
 8008428:	d8f7      	bhi.n	800841a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	68ba      	ldr	r2, [r7, #8]
 8008434:	4413      	add	r3, r2
 8008436:	687a      	ldr	r2, [r7, #4]
 8008438:	429a      	cmp	r2, r3
 800843a:	d108      	bne.n	800844e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	685a      	ldr	r2, [r3, #4]
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	685b      	ldr	r3, [r3, #4]
 8008444:	441a      	add	r2, r3
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	685b      	ldr	r3, [r3, #4]
 8008456:	68ba      	ldr	r2, [r7, #8]
 8008458:	441a      	add	r2, r3
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	429a      	cmp	r2, r3
 8008460:	d118      	bne.n	8008494 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681a      	ldr	r2, [r3, #0]
 8008466:	4b14      	ldr	r3, [pc, #80]	; (80084b8 <prvInsertBlockIntoFreeList+0xac>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	429a      	cmp	r2, r3
 800846c:	d00d      	beq.n	800848a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	685a      	ldr	r2, [r3, #4]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	441a      	add	r2, r3
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	601a      	str	r2, [r3, #0]
 8008488:	e008      	b.n	800849c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800848a:	4b0b      	ldr	r3, [pc, #44]	; (80084b8 <prvInsertBlockIntoFreeList+0xac>)
 800848c:	681a      	ldr	r2, [r3, #0]
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	601a      	str	r2, [r3, #0]
 8008492:	e003      	b.n	800849c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681a      	ldr	r2, [r3, #0]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800849c:	68fa      	ldr	r2, [r7, #12]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d002      	beq.n	80084aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	687a      	ldr	r2, [r7, #4]
 80084a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80084aa:	bf00      	nop
 80084ac:	3714      	adds	r7, #20
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bc80      	pop	{r7}
 80084b2:	4770      	bx	lr
 80084b4:	200010cc 	.word	0x200010cc
 80084b8:	200010d4 	.word	0x200010d4

080084bc <__errno>:
 80084bc:	4b01      	ldr	r3, [pc, #4]	; (80084c4 <__errno+0x8>)
 80084be:	6818      	ldr	r0, [r3, #0]
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop
 80084c4:	20000010 	.word	0x20000010

080084c8 <__libc_init_array>:
 80084c8:	b570      	push	{r4, r5, r6, lr}
 80084ca:	2600      	movs	r6, #0
 80084cc:	4d0c      	ldr	r5, [pc, #48]	; (8008500 <__libc_init_array+0x38>)
 80084ce:	4c0d      	ldr	r4, [pc, #52]	; (8008504 <__libc_init_array+0x3c>)
 80084d0:	1b64      	subs	r4, r4, r5
 80084d2:	10a4      	asrs	r4, r4, #2
 80084d4:	42a6      	cmp	r6, r4
 80084d6:	d109      	bne.n	80084ec <__libc_init_array+0x24>
 80084d8:	f000 fd12 	bl	8008f00 <_init>
 80084dc:	2600      	movs	r6, #0
 80084de:	4d0a      	ldr	r5, [pc, #40]	; (8008508 <__libc_init_array+0x40>)
 80084e0:	4c0a      	ldr	r4, [pc, #40]	; (800850c <__libc_init_array+0x44>)
 80084e2:	1b64      	subs	r4, r4, r5
 80084e4:	10a4      	asrs	r4, r4, #2
 80084e6:	42a6      	cmp	r6, r4
 80084e8:	d105      	bne.n	80084f6 <__libc_init_array+0x2e>
 80084ea:	bd70      	pop	{r4, r5, r6, pc}
 80084ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80084f0:	4798      	blx	r3
 80084f2:	3601      	adds	r6, #1
 80084f4:	e7ee      	b.n	80084d4 <__libc_init_array+0xc>
 80084f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80084fa:	4798      	blx	r3
 80084fc:	3601      	adds	r6, #1
 80084fe:	e7f2      	b.n	80084e6 <__libc_init_array+0x1e>
 8008500:	080093f0 	.word	0x080093f0
 8008504:	080093f0 	.word	0x080093f0
 8008508:	080093f0 	.word	0x080093f0
 800850c:	080093f4 	.word	0x080093f4

08008510 <__retarget_lock_acquire_recursive>:
 8008510:	4770      	bx	lr

08008512 <__retarget_lock_release_recursive>:
 8008512:	4770      	bx	lr

08008514 <memcpy>:
 8008514:	440a      	add	r2, r1
 8008516:	4291      	cmp	r1, r2
 8008518:	f100 33ff 	add.w	r3, r0, #4294967295
 800851c:	d100      	bne.n	8008520 <memcpy+0xc>
 800851e:	4770      	bx	lr
 8008520:	b510      	push	{r4, lr}
 8008522:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008526:	4291      	cmp	r1, r2
 8008528:	f803 4f01 	strb.w	r4, [r3, #1]!
 800852c:	d1f9      	bne.n	8008522 <memcpy+0xe>
 800852e:	bd10      	pop	{r4, pc}

08008530 <memset>:
 8008530:	4603      	mov	r3, r0
 8008532:	4402      	add	r2, r0
 8008534:	4293      	cmp	r3, r2
 8008536:	d100      	bne.n	800853a <memset+0xa>
 8008538:	4770      	bx	lr
 800853a:	f803 1b01 	strb.w	r1, [r3], #1
 800853e:	e7f9      	b.n	8008534 <memset+0x4>

08008540 <_malloc_r>:
 8008540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008542:	1ccd      	adds	r5, r1, #3
 8008544:	f025 0503 	bic.w	r5, r5, #3
 8008548:	3508      	adds	r5, #8
 800854a:	2d0c      	cmp	r5, #12
 800854c:	bf38      	it	cc
 800854e:	250c      	movcc	r5, #12
 8008550:	2d00      	cmp	r5, #0
 8008552:	4606      	mov	r6, r0
 8008554:	db01      	blt.n	800855a <_malloc_r+0x1a>
 8008556:	42a9      	cmp	r1, r5
 8008558:	d903      	bls.n	8008562 <_malloc_r+0x22>
 800855a:	230c      	movs	r3, #12
 800855c:	6033      	str	r3, [r6, #0]
 800855e:	2000      	movs	r0, #0
 8008560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008562:	f000 f92d 	bl	80087c0 <__malloc_lock>
 8008566:	4921      	ldr	r1, [pc, #132]	; (80085ec <_malloc_r+0xac>)
 8008568:	680a      	ldr	r2, [r1, #0]
 800856a:	4614      	mov	r4, r2
 800856c:	b99c      	cbnz	r4, 8008596 <_malloc_r+0x56>
 800856e:	4f20      	ldr	r7, [pc, #128]	; (80085f0 <_malloc_r+0xb0>)
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	b923      	cbnz	r3, 800857e <_malloc_r+0x3e>
 8008574:	4621      	mov	r1, r4
 8008576:	4630      	mov	r0, r6
 8008578:	f000 f8a6 	bl	80086c8 <_sbrk_r>
 800857c:	6038      	str	r0, [r7, #0]
 800857e:	4629      	mov	r1, r5
 8008580:	4630      	mov	r0, r6
 8008582:	f000 f8a1 	bl	80086c8 <_sbrk_r>
 8008586:	1c43      	adds	r3, r0, #1
 8008588:	d123      	bne.n	80085d2 <_malloc_r+0x92>
 800858a:	230c      	movs	r3, #12
 800858c:	4630      	mov	r0, r6
 800858e:	6033      	str	r3, [r6, #0]
 8008590:	f000 f91c 	bl	80087cc <__malloc_unlock>
 8008594:	e7e3      	b.n	800855e <_malloc_r+0x1e>
 8008596:	6823      	ldr	r3, [r4, #0]
 8008598:	1b5b      	subs	r3, r3, r5
 800859a:	d417      	bmi.n	80085cc <_malloc_r+0x8c>
 800859c:	2b0b      	cmp	r3, #11
 800859e:	d903      	bls.n	80085a8 <_malloc_r+0x68>
 80085a0:	6023      	str	r3, [r4, #0]
 80085a2:	441c      	add	r4, r3
 80085a4:	6025      	str	r5, [r4, #0]
 80085a6:	e004      	b.n	80085b2 <_malloc_r+0x72>
 80085a8:	6863      	ldr	r3, [r4, #4]
 80085aa:	42a2      	cmp	r2, r4
 80085ac:	bf0c      	ite	eq
 80085ae:	600b      	streq	r3, [r1, #0]
 80085b0:	6053      	strne	r3, [r2, #4]
 80085b2:	4630      	mov	r0, r6
 80085b4:	f000 f90a 	bl	80087cc <__malloc_unlock>
 80085b8:	f104 000b 	add.w	r0, r4, #11
 80085bc:	1d23      	adds	r3, r4, #4
 80085be:	f020 0007 	bic.w	r0, r0, #7
 80085c2:	1ac2      	subs	r2, r0, r3
 80085c4:	d0cc      	beq.n	8008560 <_malloc_r+0x20>
 80085c6:	1a1b      	subs	r3, r3, r0
 80085c8:	50a3      	str	r3, [r4, r2]
 80085ca:	e7c9      	b.n	8008560 <_malloc_r+0x20>
 80085cc:	4622      	mov	r2, r4
 80085ce:	6864      	ldr	r4, [r4, #4]
 80085d0:	e7cc      	b.n	800856c <_malloc_r+0x2c>
 80085d2:	1cc4      	adds	r4, r0, #3
 80085d4:	f024 0403 	bic.w	r4, r4, #3
 80085d8:	42a0      	cmp	r0, r4
 80085da:	d0e3      	beq.n	80085a4 <_malloc_r+0x64>
 80085dc:	1a21      	subs	r1, r4, r0
 80085de:	4630      	mov	r0, r6
 80085e0:	f000 f872 	bl	80086c8 <_sbrk_r>
 80085e4:	3001      	adds	r0, #1
 80085e6:	d1dd      	bne.n	80085a4 <_malloc_r+0x64>
 80085e8:	e7cf      	b.n	800858a <_malloc_r+0x4a>
 80085ea:	bf00      	nop
 80085ec:	200010ec 	.word	0x200010ec
 80085f0:	200010f0 	.word	0x200010f0

080085f4 <cleanup_glue>:
 80085f4:	b538      	push	{r3, r4, r5, lr}
 80085f6:	460c      	mov	r4, r1
 80085f8:	6809      	ldr	r1, [r1, #0]
 80085fa:	4605      	mov	r5, r0
 80085fc:	b109      	cbz	r1, 8008602 <cleanup_glue+0xe>
 80085fe:	f7ff fff9 	bl	80085f4 <cleanup_glue>
 8008602:	4621      	mov	r1, r4
 8008604:	4628      	mov	r0, r5
 8008606:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800860a:	f000 b8e5 	b.w	80087d8 <_free_r>
	...

08008610 <_reclaim_reent>:
 8008610:	4b2c      	ldr	r3, [pc, #176]	; (80086c4 <_reclaim_reent+0xb4>)
 8008612:	b570      	push	{r4, r5, r6, lr}
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4604      	mov	r4, r0
 8008618:	4283      	cmp	r3, r0
 800861a:	d051      	beq.n	80086c0 <_reclaim_reent+0xb0>
 800861c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800861e:	b143      	cbz	r3, 8008632 <_reclaim_reent+0x22>
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d14a      	bne.n	80086bc <_reclaim_reent+0xac>
 8008626:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008628:	6819      	ldr	r1, [r3, #0]
 800862a:	b111      	cbz	r1, 8008632 <_reclaim_reent+0x22>
 800862c:	4620      	mov	r0, r4
 800862e:	f000 f8d3 	bl	80087d8 <_free_r>
 8008632:	6961      	ldr	r1, [r4, #20]
 8008634:	b111      	cbz	r1, 800863c <_reclaim_reent+0x2c>
 8008636:	4620      	mov	r0, r4
 8008638:	f000 f8ce 	bl	80087d8 <_free_r>
 800863c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800863e:	b111      	cbz	r1, 8008646 <_reclaim_reent+0x36>
 8008640:	4620      	mov	r0, r4
 8008642:	f000 f8c9 	bl	80087d8 <_free_r>
 8008646:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008648:	b111      	cbz	r1, 8008650 <_reclaim_reent+0x40>
 800864a:	4620      	mov	r0, r4
 800864c:	f000 f8c4 	bl	80087d8 <_free_r>
 8008650:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008652:	b111      	cbz	r1, 800865a <_reclaim_reent+0x4a>
 8008654:	4620      	mov	r0, r4
 8008656:	f000 f8bf 	bl	80087d8 <_free_r>
 800865a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800865c:	b111      	cbz	r1, 8008664 <_reclaim_reent+0x54>
 800865e:	4620      	mov	r0, r4
 8008660:	f000 f8ba 	bl	80087d8 <_free_r>
 8008664:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008666:	b111      	cbz	r1, 800866e <_reclaim_reent+0x5e>
 8008668:	4620      	mov	r0, r4
 800866a:	f000 f8b5 	bl	80087d8 <_free_r>
 800866e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008670:	b111      	cbz	r1, 8008678 <_reclaim_reent+0x68>
 8008672:	4620      	mov	r0, r4
 8008674:	f000 f8b0 	bl	80087d8 <_free_r>
 8008678:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800867a:	b111      	cbz	r1, 8008682 <_reclaim_reent+0x72>
 800867c:	4620      	mov	r0, r4
 800867e:	f000 f8ab 	bl	80087d8 <_free_r>
 8008682:	69a3      	ldr	r3, [r4, #24]
 8008684:	b1e3      	cbz	r3, 80086c0 <_reclaim_reent+0xb0>
 8008686:	4620      	mov	r0, r4
 8008688:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800868a:	4798      	blx	r3
 800868c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800868e:	b1b9      	cbz	r1, 80086c0 <_reclaim_reent+0xb0>
 8008690:	4620      	mov	r0, r4
 8008692:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008696:	f7ff bfad 	b.w	80085f4 <cleanup_glue>
 800869a:	5949      	ldr	r1, [r1, r5]
 800869c:	b941      	cbnz	r1, 80086b0 <_reclaim_reent+0xa0>
 800869e:	3504      	adds	r5, #4
 80086a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086a2:	2d80      	cmp	r5, #128	; 0x80
 80086a4:	68d9      	ldr	r1, [r3, #12]
 80086a6:	d1f8      	bne.n	800869a <_reclaim_reent+0x8a>
 80086a8:	4620      	mov	r0, r4
 80086aa:	f000 f895 	bl	80087d8 <_free_r>
 80086ae:	e7ba      	b.n	8008626 <_reclaim_reent+0x16>
 80086b0:	680e      	ldr	r6, [r1, #0]
 80086b2:	4620      	mov	r0, r4
 80086b4:	f000 f890 	bl	80087d8 <_free_r>
 80086b8:	4631      	mov	r1, r6
 80086ba:	e7ef      	b.n	800869c <_reclaim_reent+0x8c>
 80086bc:	2500      	movs	r5, #0
 80086be:	e7ef      	b.n	80086a0 <_reclaim_reent+0x90>
 80086c0:	bd70      	pop	{r4, r5, r6, pc}
 80086c2:	bf00      	nop
 80086c4:	20000010 	.word	0x20000010

080086c8 <_sbrk_r>:
 80086c8:	b538      	push	{r3, r4, r5, lr}
 80086ca:	2300      	movs	r3, #0
 80086cc:	4d05      	ldr	r5, [pc, #20]	; (80086e4 <_sbrk_r+0x1c>)
 80086ce:	4604      	mov	r4, r0
 80086d0:	4608      	mov	r0, r1
 80086d2:	602b      	str	r3, [r5, #0]
 80086d4:	f7f8 ff60 	bl	8001598 <_sbrk>
 80086d8:	1c43      	adds	r3, r0, #1
 80086da:	d102      	bne.n	80086e2 <_sbrk_r+0x1a>
 80086dc:	682b      	ldr	r3, [r5, #0]
 80086de:	b103      	cbz	r3, 80086e2 <_sbrk_r+0x1a>
 80086e0:	6023      	str	r3, [r4, #0]
 80086e2:	bd38      	pop	{r3, r4, r5, pc}
 80086e4:	200012d4 	.word	0x200012d4

080086e8 <siprintf>:
 80086e8:	b40e      	push	{r1, r2, r3}
 80086ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80086ee:	b500      	push	{lr}
 80086f0:	b09c      	sub	sp, #112	; 0x70
 80086f2:	ab1d      	add	r3, sp, #116	; 0x74
 80086f4:	9002      	str	r0, [sp, #8]
 80086f6:	9006      	str	r0, [sp, #24]
 80086f8:	9107      	str	r1, [sp, #28]
 80086fa:	9104      	str	r1, [sp, #16]
 80086fc:	4808      	ldr	r0, [pc, #32]	; (8008720 <siprintf+0x38>)
 80086fe:	4909      	ldr	r1, [pc, #36]	; (8008724 <siprintf+0x3c>)
 8008700:	f853 2b04 	ldr.w	r2, [r3], #4
 8008704:	9105      	str	r1, [sp, #20]
 8008706:	6800      	ldr	r0, [r0, #0]
 8008708:	a902      	add	r1, sp, #8
 800870a:	9301      	str	r3, [sp, #4]
 800870c:	f000 f90c 	bl	8008928 <_svfiprintf_r>
 8008710:	2200      	movs	r2, #0
 8008712:	9b02      	ldr	r3, [sp, #8]
 8008714:	701a      	strb	r2, [r3, #0]
 8008716:	b01c      	add	sp, #112	; 0x70
 8008718:	f85d eb04 	ldr.w	lr, [sp], #4
 800871c:	b003      	add	sp, #12
 800871e:	4770      	bx	lr
 8008720:	20000010 	.word	0x20000010
 8008724:	ffff0208 	.word	0xffff0208

08008728 <strncmp>:
 8008728:	b510      	push	{r4, lr}
 800872a:	b16a      	cbz	r2, 8008748 <strncmp+0x20>
 800872c:	3901      	subs	r1, #1
 800872e:	1884      	adds	r4, r0, r2
 8008730:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008734:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008738:	4293      	cmp	r3, r2
 800873a:	d103      	bne.n	8008744 <strncmp+0x1c>
 800873c:	42a0      	cmp	r0, r4
 800873e:	d001      	beq.n	8008744 <strncmp+0x1c>
 8008740:	2b00      	cmp	r3, #0
 8008742:	d1f5      	bne.n	8008730 <strncmp+0x8>
 8008744:	1a98      	subs	r0, r3, r2
 8008746:	bd10      	pop	{r4, pc}
 8008748:	4610      	mov	r0, r2
 800874a:	e7fc      	b.n	8008746 <strncmp+0x1e>

0800874c <_vsniprintf_r>:
 800874c:	b530      	push	{r4, r5, lr}
 800874e:	1e14      	subs	r4, r2, #0
 8008750:	4605      	mov	r5, r0
 8008752:	b09b      	sub	sp, #108	; 0x6c
 8008754:	4618      	mov	r0, r3
 8008756:	da05      	bge.n	8008764 <_vsniprintf_r+0x18>
 8008758:	238b      	movs	r3, #139	; 0x8b
 800875a:	f04f 30ff 	mov.w	r0, #4294967295
 800875e:	602b      	str	r3, [r5, #0]
 8008760:	b01b      	add	sp, #108	; 0x6c
 8008762:	bd30      	pop	{r4, r5, pc}
 8008764:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008768:	f8ad 300c 	strh.w	r3, [sp, #12]
 800876c:	bf0c      	ite	eq
 800876e:	4623      	moveq	r3, r4
 8008770:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008774:	9302      	str	r3, [sp, #8]
 8008776:	9305      	str	r3, [sp, #20]
 8008778:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800877c:	4602      	mov	r2, r0
 800877e:	9100      	str	r1, [sp, #0]
 8008780:	9104      	str	r1, [sp, #16]
 8008782:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008786:	4669      	mov	r1, sp
 8008788:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800878a:	4628      	mov	r0, r5
 800878c:	f000 f8cc 	bl	8008928 <_svfiprintf_r>
 8008790:	1c43      	adds	r3, r0, #1
 8008792:	bfbc      	itt	lt
 8008794:	238b      	movlt	r3, #139	; 0x8b
 8008796:	602b      	strlt	r3, [r5, #0]
 8008798:	2c00      	cmp	r4, #0
 800879a:	d0e1      	beq.n	8008760 <_vsniprintf_r+0x14>
 800879c:	2200      	movs	r2, #0
 800879e:	9b00      	ldr	r3, [sp, #0]
 80087a0:	701a      	strb	r2, [r3, #0]
 80087a2:	e7dd      	b.n	8008760 <_vsniprintf_r+0x14>

080087a4 <vsniprintf>:
 80087a4:	b507      	push	{r0, r1, r2, lr}
 80087a6:	9300      	str	r3, [sp, #0]
 80087a8:	4613      	mov	r3, r2
 80087aa:	460a      	mov	r2, r1
 80087ac:	4601      	mov	r1, r0
 80087ae:	4803      	ldr	r0, [pc, #12]	; (80087bc <vsniprintf+0x18>)
 80087b0:	6800      	ldr	r0, [r0, #0]
 80087b2:	f7ff ffcb 	bl	800874c <_vsniprintf_r>
 80087b6:	b003      	add	sp, #12
 80087b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80087bc:	20000010 	.word	0x20000010

080087c0 <__malloc_lock>:
 80087c0:	4801      	ldr	r0, [pc, #4]	; (80087c8 <__malloc_lock+0x8>)
 80087c2:	f7ff bea5 	b.w	8008510 <__retarget_lock_acquire_recursive>
 80087c6:	bf00      	nop
 80087c8:	200012cc 	.word	0x200012cc

080087cc <__malloc_unlock>:
 80087cc:	4801      	ldr	r0, [pc, #4]	; (80087d4 <__malloc_unlock+0x8>)
 80087ce:	f7ff bea0 	b.w	8008512 <__retarget_lock_release_recursive>
 80087d2:	bf00      	nop
 80087d4:	200012cc 	.word	0x200012cc

080087d8 <_free_r>:
 80087d8:	b538      	push	{r3, r4, r5, lr}
 80087da:	4605      	mov	r5, r0
 80087dc:	2900      	cmp	r1, #0
 80087de:	d043      	beq.n	8008868 <_free_r+0x90>
 80087e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087e4:	1f0c      	subs	r4, r1, #4
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	bfb8      	it	lt
 80087ea:	18e4      	addlt	r4, r4, r3
 80087ec:	f7ff ffe8 	bl	80087c0 <__malloc_lock>
 80087f0:	4a1e      	ldr	r2, [pc, #120]	; (800886c <_free_r+0x94>)
 80087f2:	6813      	ldr	r3, [r2, #0]
 80087f4:	4610      	mov	r0, r2
 80087f6:	b933      	cbnz	r3, 8008806 <_free_r+0x2e>
 80087f8:	6063      	str	r3, [r4, #4]
 80087fa:	6014      	str	r4, [r2, #0]
 80087fc:	4628      	mov	r0, r5
 80087fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008802:	f7ff bfe3 	b.w	80087cc <__malloc_unlock>
 8008806:	42a3      	cmp	r3, r4
 8008808:	d90a      	bls.n	8008820 <_free_r+0x48>
 800880a:	6821      	ldr	r1, [r4, #0]
 800880c:	1862      	adds	r2, r4, r1
 800880e:	4293      	cmp	r3, r2
 8008810:	bf01      	itttt	eq
 8008812:	681a      	ldreq	r2, [r3, #0]
 8008814:	685b      	ldreq	r3, [r3, #4]
 8008816:	1852      	addeq	r2, r2, r1
 8008818:	6022      	streq	r2, [r4, #0]
 800881a:	6063      	str	r3, [r4, #4]
 800881c:	6004      	str	r4, [r0, #0]
 800881e:	e7ed      	b.n	80087fc <_free_r+0x24>
 8008820:	461a      	mov	r2, r3
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	b10b      	cbz	r3, 800882a <_free_r+0x52>
 8008826:	42a3      	cmp	r3, r4
 8008828:	d9fa      	bls.n	8008820 <_free_r+0x48>
 800882a:	6811      	ldr	r1, [r2, #0]
 800882c:	1850      	adds	r0, r2, r1
 800882e:	42a0      	cmp	r0, r4
 8008830:	d10b      	bne.n	800884a <_free_r+0x72>
 8008832:	6820      	ldr	r0, [r4, #0]
 8008834:	4401      	add	r1, r0
 8008836:	1850      	adds	r0, r2, r1
 8008838:	4283      	cmp	r3, r0
 800883a:	6011      	str	r1, [r2, #0]
 800883c:	d1de      	bne.n	80087fc <_free_r+0x24>
 800883e:	6818      	ldr	r0, [r3, #0]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	4401      	add	r1, r0
 8008844:	6011      	str	r1, [r2, #0]
 8008846:	6053      	str	r3, [r2, #4]
 8008848:	e7d8      	b.n	80087fc <_free_r+0x24>
 800884a:	d902      	bls.n	8008852 <_free_r+0x7a>
 800884c:	230c      	movs	r3, #12
 800884e:	602b      	str	r3, [r5, #0]
 8008850:	e7d4      	b.n	80087fc <_free_r+0x24>
 8008852:	6820      	ldr	r0, [r4, #0]
 8008854:	1821      	adds	r1, r4, r0
 8008856:	428b      	cmp	r3, r1
 8008858:	bf01      	itttt	eq
 800885a:	6819      	ldreq	r1, [r3, #0]
 800885c:	685b      	ldreq	r3, [r3, #4]
 800885e:	1809      	addeq	r1, r1, r0
 8008860:	6021      	streq	r1, [r4, #0]
 8008862:	6063      	str	r3, [r4, #4]
 8008864:	6054      	str	r4, [r2, #4]
 8008866:	e7c9      	b.n	80087fc <_free_r+0x24>
 8008868:	bd38      	pop	{r3, r4, r5, pc}
 800886a:	bf00      	nop
 800886c:	200010ec 	.word	0x200010ec

08008870 <__ssputs_r>:
 8008870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008874:	688e      	ldr	r6, [r1, #8]
 8008876:	4682      	mov	sl, r0
 8008878:	429e      	cmp	r6, r3
 800887a:	460c      	mov	r4, r1
 800887c:	4690      	mov	r8, r2
 800887e:	461f      	mov	r7, r3
 8008880:	d838      	bhi.n	80088f4 <__ssputs_r+0x84>
 8008882:	898a      	ldrh	r2, [r1, #12]
 8008884:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008888:	d032      	beq.n	80088f0 <__ssputs_r+0x80>
 800888a:	6825      	ldr	r5, [r4, #0]
 800888c:	6909      	ldr	r1, [r1, #16]
 800888e:	3301      	adds	r3, #1
 8008890:	eba5 0901 	sub.w	r9, r5, r1
 8008894:	6965      	ldr	r5, [r4, #20]
 8008896:	444b      	add	r3, r9
 8008898:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800889c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80088a0:	106d      	asrs	r5, r5, #1
 80088a2:	429d      	cmp	r5, r3
 80088a4:	bf38      	it	cc
 80088a6:	461d      	movcc	r5, r3
 80088a8:	0553      	lsls	r3, r2, #21
 80088aa:	d531      	bpl.n	8008910 <__ssputs_r+0xa0>
 80088ac:	4629      	mov	r1, r5
 80088ae:	f7ff fe47 	bl	8008540 <_malloc_r>
 80088b2:	4606      	mov	r6, r0
 80088b4:	b950      	cbnz	r0, 80088cc <__ssputs_r+0x5c>
 80088b6:	230c      	movs	r3, #12
 80088b8:	f04f 30ff 	mov.w	r0, #4294967295
 80088bc:	f8ca 3000 	str.w	r3, [sl]
 80088c0:	89a3      	ldrh	r3, [r4, #12]
 80088c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088c6:	81a3      	strh	r3, [r4, #12]
 80088c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088cc:	464a      	mov	r2, r9
 80088ce:	6921      	ldr	r1, [r4, #16]
 80088d0:	f7ff fe20 	bl	8008514 <memcpy>
 80088d4:	89a3      	ldrh	r3, [r4, #12]
 80088d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80088da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088de:	81a3      	strh	r3, [r4, #12]
 80088e0:	6126      	str	r6, [r4, #16]
 80088e2:	444e      	add	r6, r9
 80088e4:	6026      	str	r6, [r4, #0]
 80088e6:	463e      	mov	r6, r7
 80088e8:	6165      	str	r5, [r4, #20]
 80088ea:	eba5 0509 	sub.w	r5, r5, r9
 80088ee:	60a5      	str	r5, [r4, #8]
 80088f0:	42be      	cmp	r6, r7
 80088f2:	d900      	bls.n	80088f6 <__ssputs_r+0x86>
 80088f4:	463e      	mov	r6, r7
 80088f6:	4632      	mov	r2, r6
 80088f8:	4641      	mov	r1, r8
 80088fa:	6820      	ldr	r0, [r4, #0]
 80088fc:	f000 fab8 	bl	8008e70 <memmove>
 8008900:	68a3      	ldr	r3, [r4, #8]
 8008902:	6822      	ldr	r2, [r4, #0]
 8008904:	1b9b      	subs	r3, r3, r6
 8008906:	4432      	add	r2, r6
 8008908:	2000      	movs	r0, #0
 800890a:	60a3      	str	r3, [r4, #8]
 800890c:	6022      	str	r2, [r4, #0]
 800890e:	e7db      	b.n	80088c8 <__ssputs_r+0x58>
 8008910:	462a      	mov	r2, r5
 8008912:	f000 fac7 	bl	8008ea4 <_realloc_r>
 8008916:	4606      	mov	r6, r0
 8008918:	2800      	cmp	r0, #0
 800891a:	d1e1      	bne.n	80088e0 <__ssputs_r+0x70>
 800891c:	4650      	mov	r0, sl
 800891e:	6921      	ldr	r1, [r4, #16]
 8008920:	f7ff ff5a 	bl	80087d8 <_free_r>
 8008924:	e7c7      	b.n	80088b6 <__ssputs_r+0x46>
	...

08008928 <_svfiprintf_r>:
 8008928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800892c:	4698      	mov	r8, r3
 800892e:	898b      	ldrh	r3, [r1, #12]
 8008930:	4607      	mov	r7, r0
 8008932:	061b      	lsls	r3, r3, #24
 8008934:	460d      	mov	r5, r1
 8008936:	4614      	mov	r4, r2
 8008938:	b09d      	sub	sp, #116	; 0x74
 800893a:	d50e      	bpl.n	800895a <_svfiprintf_r+0x32>
 800893c:	690b      	ldr	r3, [r1, #16]
 800893e:	b963      	cbnz	r3, 800895a <_svfiprintf_r+0x32>
 8008940:	2140      	movs	r1, #64	; 0x40
 8008942:	f7ff fdfd 	bl	8008540 <_malloc_r>
 8008946:	6028      	str	r0, [r5, #0]
 8008948:	6128      	str	r0, [r5, #16]
 800894a:	b920      	cbnz	r0, 8008956 <_svfiprintf_r+0x2e>
 800894c:	230c      	movs	r3, #12
 800894e:	603b      	str	r3, [r7, #0]
 8008950:	f04f 30ff 	mov.w	r0, #4294967295
 8008954:	e0d1      	b.n	8008afa <_svfiprintf_r+0x1d2>
 8008956:	2340      	movs	r3, #64	; 0x40
 8008958:	616b      	str	r3, [r5, #20]
 800895a:	2300      	movs	r3, #0
 800895c:	9309      	str	r3, [sp, #36]	; 0x24
 800895e:	2320      	movs	r3, #32
 8008960:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008964:	2330      	movs	r3, #48	; 0x30
 8008966:	f04f 0901 	mov.w	r9, #1
 800896a:	f8cd 800c 	str.w	r8, [sp, #12]
 800896e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008b14 <_svfiprintf_r+0x1ec>
 8008972:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008976:	4623      	mov	r3, r4
 8008978:	469a      	mov	sl, r3
 800897a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800897e:	b10a      	cbz	r2, 8008984 <_svfiprintf_r+0x5c>
 8008980:	2a25      	cmp	r2, #37	; 0x25
 8008982:	d1f9      	bne.n	8008978 <_svfiprintf_r+0x50>
 8008984:	ebba 0b04 	subs.w	fp, sl, r4
 8008988:	d00b      	beq.n	80089a2 <_svfiprintf_r+0x7a>
 800898a:	465b      	mov	r3, fp
 800898c:	4622      	mov	r2, r4
 800898e:	4629      	mov	r1, r5
 8008990:	4638      	mov	r0, r7
 8008992:	f7ff ff6d 	bl	8008870 <__ssputs_r>
 8008996:	3001      	adds	r0, #1
 8008998:	f000 80aa 	beq.w	8008af0 <_svfiprintf_r+0x1c8>
 800899c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800899e:	445a      	add	r2, fp
 80089a0:	9209      	str	r2, [sp, #36]	; 0x24
 80089a2:	f89a 3000 	ldrb.w	r3, [sl]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	f000 80a2 	beq.w	8008af0 <_svfiprintf_r+0x1c8>
 80089ac:	2300      	movs	r3, #0
 80089ae:	f04f 32ff 	mov.w	r2, #4294967295
 80089b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089b6:	f10a 0a01 	add.w	sl, sl, #1
 80089ba:	9304      	str	r3, [sp, #16]
 80089bc:	9307      	str	r3, [sp, #28]
 80089be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80089c2:	931a      	str	r3, [sp, #104]	; 0x68
 80089c4:	4654      	mov	r4, sl
 80089c6:	2205      	movs	r2, #5
 80089c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089cc:	4851      	ldr	r0, [pc, #324]	; (8008b14 <_svfiprintf_r+0x1ec>)
 80089ce:	f000 fa41 	bl	8008e54 <memchr>
 80089d2:	9a04      	ldr	r2, [sp, #16]
 80089d4:	b9d8      	cbnz	r0, 8008a0e <_svfiprintf_r+0xe6>
 80089d6:	06d0      	lsls	r0, r2, #27
 80089d8:	bf44      	itt	mi
 80089da:	2320      	movmi	r3, #32
 80089dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80089e0:	0711      	lsls	r1, r2, #28
 80089e2:	bf44      	itt	mi
 80089e4:	232b      	movmi	r3, #43	; 0x2b
 80089e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80089ea:	f89a 3000 	ldrb.w	r3, [sl]
 80089ee:	2b2a      	cmp	r3, #42	; 0x2a
 80089f0:	d015      	beq.n	8008a1e <_svfiprintf_r+0xf6>
 80089f2:	4654      	mov	r4, sl
 80089f4:	2000      	movs	r0, #0
 80089f6:	f04f 0c0a 	mov.w	ip, #10
 80089fa:	9a07      	ldr	r2, [sp, #28]
 80089fc:	4621      	mov	r1, r4
 80089fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a02:	3b30      	subs	r3, #48	; 0x30
 8008a04:	2b09      	cmp	r3, #9
 8008a06:	d94e      	bls.n	8008aa6 <_svfiprintf_r+0x17e>
 8008a08:	b1b0      	cbz	r0, 8008a38 <_svfiprintf_r+0x110>
 8008a0a:	9207      	str	r2, [sp, #28]
 8008a0c:	e014      	b.n	8008a38 <_svfiprintf_r+0x110>
 8008a0e:	eba0 0308 	sub.w	r3, r0, r8
 8008a12:	fa09 f303 	lsl.w	r3, r9, r3
 8008a16:	4313      	orrs	r3, r2
 8008a18:	46a2      	mov	sl, r4
 8008a1a:	9304      	str	r3, [sp, #16]
 8008a1c:	e7d2      	b.n	80089c4 <_svfiprintf_r+0x9c>
 8008a1e:	9b03      	ldr	r3, [sp, #12]
 8008a20:	1d19      	adds	r1, r3, #4
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	9103      	str	r1, [sp, #12]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	bfbb      	ittet	lt
 8008a2a:	425b      	neglt	r3, r3
 8008a2c:	f042 0202 	orrlt.w	r2, r2, #2
 8008a30:	9307      	strge	r3, [sp, #28]
 8008a32:	9307      	strlt	r3, [sp, #28]
 8008a34:	bfb8      	it	lt
 8008a36:	9204      	strlt	r2, [sp, #16]
 8008a38:	7823      	ldrb	r3, [r4, #0]
 8008a3a:	2b2e      	cmp	r3, #46	; 0x2e
 8008a3c:	d10c      	bne.n	8008a58 <_svfiprintf_r+0x130>
 8008a3e:	7863      	ldrb	r3, [r4, #1]
 8008a40:	2b2a      	cmp	r3, #42	; 0x2a
 8008a42:	d135      	bne.n	8008ab0 <_svfiprintf_r+0x188>
 8008a44:	9b03      	ldr	r3, [sp, #12]
 8008a46:	3402      	adds	r4, #2
 8008a48:	1d1a      	adds	r2, r3, #4
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	9203      	str	r2, [sp, #12]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	bfb8      	it	lt
 8008a52:	f04f 33ff 	movlt.w	r3, #4294967295
 8008a56:	9305      	str	r3, [sp, #20]
 8008a58:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008b24 <_svfiprintf_r+0x1fc>
 8008a5c:	2203      	movs	r2, #3
 8008a5e:	4650      	mov	r0, sl
 8008a60:	7821      	ldrb	r1, [r4, #0]
 8008a62:	f000 f9f7 	bl	8008e54 <memchr>
 8008a66:	b140      	cbz	r0, 8008a7a <_svfiprintf_r+0x152>
 8008a68:	2340      	movs	r3, #64	; 0x40
 8008a6a:	eba0 000a 	sub.w	r0, r0, sl
 8008a6e:	fa03 f000 	lsl.w	r0, r3, r0
 8008a72:	9b04      	ldr	r3, [sp, #16]
 8008a74:	3401      	adds	r4, #1
 8008a76:	4303      	orrs	r3, r0
 8008a78:	9304      	str	r3, [sp, #16]
 8008a7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a7e:	2206      	movs	r2, #6
 8008a80:	4825      	ldr	r0, [pc, #148]	; (8008b18 <_svfiprintf_r+0x1f0>)
 8008a82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a86:	f000 f9e5 	bl	8008e54 <memchr>
 8008a8a:	2800      	cmp	r0, #0
 8008a8c:	d038      	beq.n	8008b00 <_svfiprintf_r+0x1d8>
 8008a8e:	4b23      	ldr	r3, [pc, #140]	; (8008b1c <_svfiprintf_r+0x1f4>)
 8008a90:	bb1b      	cbnz	r3, 8008ada <_svfiprintf_r+0x1b2>
 8008a92:	9b03      	ldr	r3, [sp, #12]
 8008a94:	3307      	adds	r3, #7
 8008a96:	f023 0307 	bic.w	r3, r3, #7
 8008a9a:	3308      	adds	r3, #8
 8008a9c:	9303      	str	r3, [sp, #12]
 8008a9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008aa0:	4433      	add	r3, r6
 8008aa2:	9309      	str	r3, [sp, #36]	; 0x24
 8008aa4:	e767      	b.n	8008976 <_svfiprintf_r+0x4e>
 8008aa6:	460c      	mov	r4, r1
 8008aa8:	2001      	movs	r0, #1
 8008aaa:	fb0c 3202 	mla	r2, ip, r2, r3
 8008aae:	e7a5      	b.n	80089fc <_svfiprintf_r+0xd4>
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	f04f 0c0a 	mov.w	ip, #10
 8008ab6:	4619      	mov	r1, r3
 8008ab8:	3401      	adds	r4, #1
 8008aba:	9305      	str	r3, [sp, #20]
 8008abc:	4620      	mov	r0, r4
 8008abe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ac2:	3a30      	subs	r2, #48	; 0x30
 8008ac4:	2a09      	cmp	r2, #9
 8008ac6:	d903      	bls.n	8008ad0 <_svfiprintf_r+0x1a8>
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d0c5      	beq.n	8008a58 <_svfiprintf_r+0x130>
 8008acc:	9105      	str	r1, [sp, #20]
 8008ace:	e7c3      	b.n	8008a58 <_svfiprintf_r+0x130>
 8008ad0:	4604      	mov	r4, r0
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ad8:	e7f0      	b.n	8008abc <_svfiprintf_r+0x194>
 8008ada:	ab03      	add	r3, sp, #12
 8008adc:	9300      	str	r3, [sp, #0]
 8008ade:	462a      	mov	r2, r5
 8008ae0:	4638      	mov	r0, r7
 8008ae2:	4b0f      	ldr	r3, [pc, #60]	; (8008b20 <_svfiprintf_r+0x1f8>)
 8008ae4:	a904      	add	r1, sp, #16
 8008ae6:	f3af 8000 	nop.w
 8008aea:	1c42      	adds	r2, r0, #1
 8008aec:	4606      	mov	r6, r0
 8008aee:	d1d6      	bne.n	8008a9e <_svfiprintf_r+0x176>
 8008af0:	89ab      	ldrh	r3, [r5, #12]
 8008af2:	065b      	lsls	r3, r3, #25
 8008af4:	f53f af2c 	bmi.w	8008950 <_svfiprintf_r+0x28>
 8008af8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008afa:	b01d      	add	sp, #116	; 0x74
 8008afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b00:	ab03      	add	r3, sp, #12
 8008b02:	9300      	str	r3, [sp, #0]
 8008b04:	462a      	mov	r2, r5
 8008b06:	4638      	mov	r0, r7
 8008b08:	4b05      	ldr	r3, [pc, #20]	; (8008b20 <_svfiprintf_r+0x1f8>)
 8008b0a:	a904      	add	r1, sp, #16
 8008b0c:	f000 f87c 	bl	8008c08 <_printf_i>
 8008b10:	e7eb      	b.n	8008aea <_svfiprintf_r+0x1c2>
 8008b12:	bf00      	nop
 8008b14:	080093bc 	.word	0x080093bc
 8008b18:	080093c6 	.word	0x080093c6
 8008b1c:	00000000 	.word	0x00000000
 8008b20:	08008871 	.word	0x08008871
 8008b24:	080093c2 	.word	0x080093c2

08008b28 <_printf_common>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	4616      	mov	r6, r2
 8008b2e:	4699      	mov	r9, r3
 8008b30:	688a      	ldr	r2, [r1, #8]
 8008b32:	690b      	ldr	r3, [r1, #16]
 8008b34:	4607      	mov	r7, r0
 8008b36:	4293      	cmp	r3, r2
 8008b38:	bfb8      	it	lt
 8008b3a:	4613      	movlt	r3, r2
 8008b3c:	6033      	str	r3, [r6, #0]
 8008b3e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008b42:	460c      	mov	r4, r1
 8008b44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008b48:	b10a      	cbz	r2, 8008b4e <_printf_common+0x26>
 8008b4a:	3301      	adds	r3, #1
 8008b4c:	6033      	str	r3, [r6, #0]
 8008b4e:	6823      	ldr	r3, [r4, #0]
 8008b50:	0699      	lsls	r1, r3, #26
 8008b52:	bf42      	ittt	mi
 8008b54:	6833      	ldrmi	r3, [r6, #0]
 8008b56:	3302      	addmi	r3, #2
 8008b58:	6033      	strmi	r3, [r6, #0]
 8008b5a:	6825      	ldr	r5, [r4, #0]
 8008b5c:	f015 0506 	ands.w	r5, r5, #6
 8008b60:	d106      	bne.n	8008b70 <_printf_common+0x48>
 8008b62:	f104 0a19 	add.w	sl, r4, #25
 8008b66:	68e3      	ldr	r3, [r4, #12]
 8008b68:	6832      	ldr	r2, [r6, #0]
 8008b6a:	1a9b      	subs	r3, r3, r2
 8008b6c:	42ab      	cmp	r3, r5
 8008b6e:	dc28      	bgt.n	8008bc2 <_printf_common+0x9a>
 8008b70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008b74:	1e13      	subs	r3, r2, #0
 8008b76:	6822      	ldr	r2, [r4, #0]
 8008b78:	bf18      	it	ne
 8008b7a:	2301      	movne	r3, #1
 8008b7c:	0692      	lsls	r2, r2, #26
 8008b7e:	d42d      	bmi.n	8008bdc <_printf_common+0xb4>
 8008b80:	4649      	mov	r1, r9
 8008b82:	4638      	mov	r0, r7
 8008b84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b88:	47c0      	blx	r8
 8008b8a:	3001      	adds	r0, #1
 8008b8c:	d020      	beq.n	8008bd0 <_printf_common+0xa8>
 8008b8e:	6823      	ldr	r3, [r4, #0]
 8008b90:	68e5      	ldr	r5, [r4, #12]
 8008b92:	f003 0306 	and.w	r3, r3, #6
 8008b96:	2b04      	cmp	r3, #4
 8008b98:	bf18      	it	ne
 8008b9a:	2500      	movne	r5, #0
 8008b9c:	6832      	ldr	r2, [r6, #0]
 8008b9e:	f04f 0600 	mov.w	r6, #0
 8008ba2:	68a3      	ldr	r3, [r4, #8]
 8008ba4:	bf08      	it	eq
 8008ba6:	1aad      	subeq	r5, r5, r2
 8008ba8:	6922      	ldr	r2, [r4, #16]
 8008baa:	bf08      	it	eq
 8008bac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	bfc4      	itt	gt
 8008bb4:	1a9b      	subgt	r3, r3, r2
 8008bb6:	18ed      	addgt	r5, r5, r3
 8008bb8:	341a      	adds	r4, #26
 8008bba:	42b5      	cmp	r5, r6
 8008bbc:	d11a      	bne.n	8008bf4 <_printf_common+0xcc>
 8008bbe:	2000      	movs	r0, #0
 8008bc0:	e008      	b.n	8008bd4 <_printf_common+0xac>
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	4652      	mov	r2, sl
 8008bc6:	4649      	mov	r1, r9
 8008bc8:	4638      	mov	r0, r7
 8008bca:	47c0      	blx	r8
 8008bcc:	3001      	adds	r0, #1
 8008bce:	d103      	bne.n	8008bd8 <_printf_common+0xb0>
 8008bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8008bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bd8:	3501      	adds	r5, #1
 8008bda:	e7c4      	b.n	8008b66 <_printf_common+0x3e>
 8008bdc:	2030      	movs	r0, #48	; 0x30
 8008bde:	18e1      	adds	r1, r4, r3
 8008be0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008be4:	1c5a      	adds	r2, r3, #1
 8008be6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008bea:	4422      	add	r2, r4
 8008bec:	3302      	adds	r3, #2
 8008bee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008bf2:	e7c5      	b.n	8008b80 <_printf_common+0x58>
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	4622      	mov	r2, r4
 8008bf8:	4649      	mov	r1, r9
 8008bfa:	4638      	mov	r0, r7
 8008bfc:	47c0      	blx	r8
 8008bfe:	3001      	adds	r0, #1
 8008c00:	d0e6      	beq.n	8008bd0 <_printf_common+0xa8>
 8008c02:	3601      	adds	r6, #1
 8008c04:	e7d9      	b.n	8008bba <_printf_common+0x92>
	...

08008c08 <_printf_i>:
 8008c08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c0c:	460c      	mov	r4, r1
 8008c0e:	7e27      	ldrb	r7, [r4, #24]
 8008c10:	4691      	mov	r9, r2
 8008c12:	2f78      	cmp	r7, #120	; 0x78
 8008c14:	4680      	mov	r8, r0
 8008c16:	469a      	mov	sl, r3
 8008c18:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008c1a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008c1e:	d807      	bhi.n	8008c30 <_printf_i+0x28>
 8008c20:	2f62      	cmp	r7, #98	; 0x62
 8008c22:	d80a      	bhi.n	8008c3a <_printf_i+0x32>
 8008c24:	2f00      	cmp	r7, #0
 8008c26:	f000 80d9 	beq.w	8008ddc <_printf_i+0x1d4>
 8008c2a:	2f58      	cmp	r7, #88	; 0x58
 8008c2c:	f000 80a4 	beq.w	8008d78 <_printf_i+0x170>
 8008c30:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008c34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008c38:	e03a      	b.n	8008cb0 <_printf_i+0xa8>
 8008c3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008c3e:	2b15      	cmp	r3, #21
 8008c40:	d8f6      	bhi.n	8008c30 <_printf_i+0x28>
 8008c42:	a001      	add	r0, pc, #4	; (adr r0, 8008c48 <_printf_i+0x40>)
 8008c44:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008c48:	08008ca1 	.word	0x08008ca1
 8008c4c:	08008cb5 	.word	0x08008cb5
 8008c50:	08008c31 	.word	0x08008c31
 8008c54:	08008c31 	.word	0x08008c31
 8008c58:	08008c31 	.word	0x08008c31
 8008c5c:	08008c31 	.word	0x08008c31
 8008c60:	08008cb5 	.word	0x08008cb5
 8008c64:	08008c31 	.word	0x08008c31
 8008c68:	08008c31 	.word	0x08008c31
 8008c6c:	08008c31 	.word	0x08008c31
 8008c70:	08008c31 	.word	0x08008c31
 8008c74:	08008dc3 	.word	0x08008dc3
 8008c78:	08008ce5 	.word	0x08008ce5
 8008c7c:	08008da5 	.word	0x08008da5
 8008c80:	08008c31 	.word	0x08008c31
 8008c84:	08008c31 	.word	0x08008c31
 8008c88:	08008de5 	.word	0x08008de5
 8008c8c:	08008c31 	.word	0x08008c31
 8008c90:	08008ce5 	.word	0x08008ce5
 8008c94:	08008c31 	.word	0x08008c31
 8008c98:	08008c31 	.word	0x08008c31
 8008c9c:	08008dad 	.word	0x08008dad
 8008ca0:	680b      	ldr	r3, [r1, #0]
 8008ca2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008ca6:	1d1a      	adds	r2, r3, #4
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	600a      	str	r2, [r1, #0]
 8008cac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	e0a4      	b.n	8008dfe <_printf_i+0x1f6>
 8008cb4:	6825      	ldr	r5, [r4, #0]
 8008cb6:	6808      	ldr	r0, [r1, #0]
 8008cb8:	062e      	lsls	r6, r5, #24
 8008cba:	f100 0304 	add.w	r3, r0, #4
 8008cbe:	d50a      	bpl.n	8008cd6 <_printf_i+0xce>
 8008cc0:	6805      	ldr	r5, [r0, #0]
 8008cc2:	600b      	str	r3, [r1, #0]
 8008cc4:	2d00      	cmp	r5, #0
 8008cc6:	da03      	bge.n	8008cd0 <_printf_i+0xc8>
 8008cc8:	232d      	movs	r3, #45	; 0x2d
 8008cca:	426d      	negs	r5, r5
 8008ccc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cd0:	230a      	movs	r3, #10
 8008cd2:	485e      	ldr	r0, [pc, #376]	; (8008e4c <_printf_i+0x244>)
 8008cd4:	e019      	b.n	8008d0a <_printf_i+0x102>
 8008cd6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008cda:	6805      	ldr	r5, [r0, #0]
 8008cdc:	600b      	str	r3, [r1, #0]
 8008cde:	bf18      	it	ne
 8008ce0:	b22d      	sxthne	r5, r5
 8008ce2:	e7ef      	b.n	8008cc4 <_printf_i+0xbc>
 8008ce4:	680b      	ldr	r3, [r1, #0]
 8008ce6:	6825      	ldr	r5, [r4, #0]
 8008ce8:	1d18      	adds	r0, r3, #4
 8008cea:	6008      	str	r0, [r1, #0]
 8008cec:	0628      	lsls	r0, r5, #24
 8008cee:	d501      	bpl.n	8008cf4 <_printf_i+0xec>
 8008cf0:	681d      	ldr	r5, [r3, #0]
 8008cf2:	e002      	b.n	8008cfa <_printf_i+0xf2>
 8008cf4:	0669      	lsls	r1, r5, #25
 8008cf6:	d5fb      	bpl.n	8008cf0 <_printf_i+0xe8>
 8008cf8:	881d      	ldrh	r5, [r3, #0]
 8008cfa:	2f6f      	cmp	r7, #111	; 0x6f
 8008cfc:	bf0c      	ite	eq
 8008cfe:	2308      	moveq	r3, #8
 8008d00:	230a      	movne	r3, #10
 8008d02:	4852      	ldr	r0, [pc, #328]	; (8008e4c <_printf_i+0x244>)
 8008d04:	2100      	movs	r1, #0
 8008d06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008d0a:	6866      	ldr	r6, [r4, #4]
 8008d0c:	2e00      	cmp	r6, #0
 8008d0e:	bfa8      	it	ge
 8008d10:	6821      	ldrge	r1, [r4, #0]
 8008d12:	60a6      	str	r6, [r4, #8]
 8008d14:	bfa4      	itt	ge
 8008d16:	f021 0104 	bicge.w	r1, r1, #4
 8008d1a:	6021      	strge	r1, [r4, #0]
 8008d1c:	b90d      	cbnz	r5, 8008d22 <_printf_i+0x11a>
 8008d1e:	2e00      	cmp	r6, #0
 8008d20:	d04d      	beq.n	8008dbe <_printf_i+0x1b6>
 8008d22:	4616      	mov	r6, r2
 8008d24:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d28:	fb03 5711 	mls	r7, r3, r1, r5
 8008d2c:	5dc7      	ldrb	r7, [r0, r7]
 8008d2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d32:	462f      	mov	r7, r5
 8008d34:	42bb      	cmp	r3, r7
 8008d36:	460d      	mov	r5, r1
 8008d38:	d9f4      	bls.n	8008d24 <_printf_i+0x11c>
 8008d3a:	2b08      	cmp	r3, #8
 8008d3c:	d10b      	bne.n	8008d56 <_printf_i+0x14e>
 8008d3e:	6823      	ldr	r3, [r4, #0]
 8008d40:	07df      	lsls	r7, r3, #31
 8008d42:	d508      	bpl.n	8008d56 <_printf_i+0x14e>
 8008d44:	6923      	ldr	r3, [r4, #16]
 8008d46:	6861      	ldr	r1, [r4, #4]
 8008d48:	4299      	cmp	r1, r3
 8008d4a:	bfde      	ittt	le
 8008d4c:	2330      	movle	r3, #48	; 0x30
 8008d4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d52:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d56:	1b92      	subs	r2, r2, r6
 8008d58:	6122      	str	r2, [r4, #16]
 8008d5a:	464b      	mov	r3, r9
 8008d5c:	4621      	mov	r1, r4
 8008d5e:	4640      	mov	r0, r8
 8008d60:	f8cd a000 	str.w	sl, [sp]
 8008d64:	aa03      	add	r2, sp, #12
 8008d66:	f7ff fedf 	bl	8008b28 <_printf_common>
 8008d6a:	3001      	adds	r0, #1
 8008d6c:	d14c      	bne.n	8008e08 <_printf_i+0x200>
 8008d6e:	f04f 30ff 	mov.w	r0, #4294967295
 8008d72:	b004      	add	sp, #16
 8008d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d78:	4834      	ldr	r0, [pc, #208]	; (8008e4c <_printf_i+0x244>)
 8008d7a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008d7e:	680e      	ldr	r6, [r1, #0]
 8008d80:	6823      	ldr	r3, [r4, #0]
 8008d82:	f856 5b04 	ldr.w	r5, [r6], #4
 8008d86:	061f      	lsls	r7, r3, #24
 8008d88:	600e      	str	r6, [r1, #0]
 8008d8a:	d514      	bpl.n	8008db6 <_printf_i+0x1ae>
 8008d8c:	07d9      	lsls	r1, r3, #31
 8008d8e:	bf44      	itt	mi
 8008d90:	f043 0320 	orrmi.w	r3, r3, #32
 8008d94:	6023      	strmi	r3, [r4, #0]
 8008d96:	b91d      	cbnz	r5, 8008da0 <_printf_i+0x198>
 8008d98:	6823      	ldr	r3, [r4, #0]
 8008d9a:	f023 0320 	bic.w	r3, r3, #32
 8008d9e:	6023      	str	r3, [r4, #0]
 8008da0:	2310      	movs	r3, #16
 8008da2:	e7af      	b.n	8008d04 <_printf_i+0xfc>
 8008da4:	6823      	ldr	r3, [r4, #0]
 8008da6:	f043 0320 	orr.w	r3, r3, #32
 8008daa:	6023      	str	r3, [r4, #0]
 8008dac:	2378      	movs	r3, #120	; 0x78
 8008dae:	4828      	ldr	r0, [pc, #160]	; (8008e50 <_printf_i+0x248>)
 8008db0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008db4:	e7e3      	b.n	8008d7e <_printf_i+0x176>
 8008db6:	065e      	lsls	r6, r3, #25
 8008db8:	bf48      	it	mi
 8008dba:	b2ad      	uxthmi	r5, r5
 8008dbc:	e7e6      	b.n	8008d8c <_printf_i+0x184>
 8008dbe:	4616      	mov	r6, r2
 8008dc0:	e7bb      	b.n	8008d3a <_printf_i+0x132>
 8008dc2:	680b      	ldr	r3, [r1, #0]
 8008dc4:	6826      	ldr	r6, [r4, #0]
 8008dc6:	1d1d      	adds	r5, r3, #4
 8008dc8:	6960      	ldr	r0, [r4, #20]
 8008dca:	600d      	str	r5, [r1, #0]
 8008dcc:	0635      	lsls	r5, r6, #24
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	d501      	bpl.n	8008dd6 <_printf_i+0x1ce>
 8008dd2:	6018      	str	r0, [r3, #0]
 8008dd4:	e002      	b.n	8008ddc <_printf_i+0x1d4>
 8008dd6:	0671      	lsls	r1, r6, #25
 8008dd8:	d5fb      	bpl.n	8008dd2 <_printf_i+0x1ca>
 8008dda:	8018      	strh	r0, [r3, #0]
 8008ddc:	2300      	movs	r3, #0
 8008dde:	4616      	mov	r6, r2
 8008de0:	6123      	str	r3, [r4, #16]
 8008de2:	e7ba      	b.n	8008d5a <_printf_i+0x152>
 8008de4:	680b      	ldr	r3, [r1, #0]
 8008de6:	1d1a      	adds	r2, r3, #4
 8008de8:	600a      	str	r2, [r1, #0]
 8008dea:	681e      	ldr	r6, [r3, #0]
 8008dec:	2100      	movs	r1, #0
 8008dee:	4630      	mov	r0, r6
 8008df0:	6862      	ldr	r2, [r4, #4]
 8008df2:	f000 f82f 	bl	8008e54 <memchr>
 8008df6:	b108      	cbz	r0, 8008dfc <_printf_i+0x1f4>
 8008df8:	1b80      	subs	r0, r0, r6
 8008dfa:	6060      	str	r0, [r4, #4]
 8008dfc:	6863      	ldr	r3, [r4, #4]
 8008dfe:	6123      	str	r3, [r4, #16]
 8008e00:	2300      	movs	r3, #0
 8008e02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e06:	e7a8      	b.n	8008d5a <_printf_i+0x152>
 8008e08:	4632      	mov	r2, r6
 8008e0a:	4649      	mov	r1, r9
 8008e0c:	4640      	mov	r0, r8
 8008e0e:	6923      	ldr	r3, [r4, #16]
 8008e10:	47d0      	blx	sl
 8008e12:	3001      	adds	r0, #1
 8008e14:	d0ab      	beq.n	8008d6e <_printf_i+0x166>
 8008e16:	6823      	ldr	r3, [r4, #0]
 8008e18:	079b      	lsls	r3, r3, #30
 8008e1a:	d413      	bmi.n	8008e44 <_printf_i+0x23c>
 8008e1c:	68e0      	ldr	r0, [r4, #12]
 8008e1e:	9b03      	ldr	r3, [sp, #12]
 8008e20:	4298      	cmp	r0, r3
 8008e22:	bfb8      	it	lt
 8008e24:	4618      	movlt	r0, r3
 8008e26:	e7a4      	b.n	8008d72 <_printf_i+0x16a>
 8008e28:	2301      	movs	r3, #1
 8008e2a:	4632      	mov	r2, r6
 8008e2c:	4649      	mov	r1, r9
 8008e2e:	4640      	mov	r0, r8
 8008e30:	47d0      	blx	sl
 8008e32:	3001      	adds	r0, #1
 8008e34:	d09b      	beq.n	8008d6e <_printf_i+0x166>
 8008e36:	3501      	adds	r5, #1
 8008e38:	68e3      	ldr	r3, [r4, #12]
 8008e3a:	9903      	ldr	r1, [sp, #12]
 8008e3c:	1a5b      	subs	r3, r3, r1
 8008e3e:	42ab      	cmp	r3, r5
 8008e40:	dcf2      	bgt.n	8008e28 <_printf_i+0x220>
 8008e42:	e7eb      	b.n	8008e1c <_printf_i+0x214>
 8008e44:	2500      	movs	r5, #0
 8008e46:	f104 0619 	add.w	r6, r4, #25
 8008e4a:	e7f5      	b.n	8008e38 <_printf_i+0x230>
 8008e4c:	080093cd 	.word	0x080093cd
 8008e50:	080093de 	.word	0x080093de

08008e54 <memchr>:
 8008e54:	4603      	mov	r3, r0
 8008e56:	b510      	push	{r4, lr}
 8008e58:	b2c9      	uxtb	r1, r1
 8008e5a:	4402      	add	r2, r0
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	4618      	mov	r0, r3
 8008e60:	d101      	bne.n	8008e66 <memchr+0x12>
 8008e62:	2000      	movs	r0, #0
 8008e64:	e003      	b.n	8008e6e <memchr+0x1a>
 8008e66:	7804      	ldrb	r4, [r0, #0]
 8008e68:	3301      	adds	r3, #1
 8008e6a:	428c      	cmp	r4, r1
 8008e6c:	d1f6      	bne.n	8008e5c <memchr+0x8>
 8008e6e:	bd10      	pop	{r4, pc}

08008e70 <memmove>:
 8008e70:	4288      	cmp	r0, r1
 8008e72:	b510      	push	{r4, lr}
 8008e74:	eb01 0402 	add.w	r4, r1, r2
 8008e78:	d902      	bls.n	8008e80 <memmove+0x10>
 8008e7a:	4284      	cmp	r4, r0
 8008e7c:	4623      	mov	r3, r4
 8008e7e:	d807      	bhi.n	8008e90 <memmove+0x20>
 8008e80:	1e43      	subs	r3, r0, #1
 8008e82:	42a1      	cmp	r1, r4
 8008e84:	d008      	beq.n	8008e98 <memmove+0x28>
 8008e86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e8e:	e7f8      	b.n	8008e82 <memmove+0x12>
 8008e90:	4601      	mov	r1, r0
 8008e92:	4402      	add	r2, r0
 8008e94:	428a      	cmp	r2, r1
 8008e96:	d100      	bne.n	8008e9a <memmove+0x2a>
 8008e98:	bd10      	pop	{r4, pc}
 8008e9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ea2:	e7f7      	b.n	8008e94 <memmove+0x24>

08008ea4 <_realloc_r>:
 8008ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ea6:	4607      	mov	r7, r0
 8008ea8:	4614      	mov	r4, r2
 8008eaa:	460e      	mov	r6, r1
 8008eac:	b921      	cbnz	r1, 8008eb8 <_realloc_r+0x14>
 8008eae:	4611      	mov	r1, r2
 8008eb0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008eb4:	f7ff bb44 	b.w	8008540 <_malloc_r>
 8008eb8:	b922      	cbnz	r2, 8008ec4 <_realloc_r+0x20>
 8008eba:	f7ff fc8d 	bl	80087d8 <_free_r>
 8008ebe:	4625      	mov	r5, r4
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ec4:	f000 f814 	bl	8008ef0 <_malloc_usable_size_r>
 8008ec8:	42a0      	cmp	r0, r4
 8008eca:	d20f      	bcs.n	8008eec <_realloc_r+0x48>
 8008ecc:	4621      	mov	r1, r4
 8008ece:	4638      	mov	r0, r7
 8008ed0:	f7ff fb36 	bl	8008540 <_malloc_r>
 8008ed4:	4605      	mov	r5, r0
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	d0f2      	beq.n	8008ec0 <_realloc_r+0x1c>
 8008eda:	4631      	mov	r1, r6
 8008edc:	4622      	mov	r2, r4
 8008ede:	f7ff fb19 	bl	8008514 <memcpy>
 8008ee2:	4631      	mov	r1, r6
 8008ee4:	4638      	mov	r0, r7
 8008ee6:	f7ff fc77 	bl	80087d8 <_free_r>
 8008eea:	e7e9      	b.n	8008ec0 <_realloc_r+0x1c>
 8008eec:	4635      	mov	r5, r6
 8008eee:	e7e7      	b.n	8008ec0 <_realloc_r+0x1c>

08008ef0 <_malloc_usable_size_r>:
 8008ef0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ef4:	1f18      	subs	r0, r3, #4
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	bfbc      	itt	lt
 8008efa:	580b      	ldrlt	r3, [r1, r0]
 8008efc:	18c0      	addlt	r0, r0, r3
 8008efe:	4770      	bx	lr

08008f00 <_init>:
 8008f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f02:	bf00      	nop
 8008f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f06:	bc08      	pop	{r3}
 8008f08:	469e      	mov	lr, r3
 8008f0a:	4770      	bx	lr

08008f0c <_fini>:
 8008f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f0e:	bf00      	nop
 8008f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f12:	bc08      	pop	{r3}
 8008f14:	469e      	mov	lr, r3
 8008f16:	4770      	bx	lr
