Test network:
.
.PS
copy "gr_circ.pic"

# Test

right;
terminal("V1"); wire(2)
junc
R1: resistor("R1", "1G", "r")
junc
{ right
  wire(3);capacitor("C1", "1n", "r");wire(1)
  junc
  {wire(2);terminal("V2")}
  down
  wire(1);capacitor("C2", "10n", "d");wire(1)
  junc;
  {right;wire(2);terminal("V4")}
  left;
  wire(1);capacitor("C3", "1u", "l");wire(3)
  }
R2: resistor("R2", "1M",  "d")
junc
R3: resistor("R3", "1k", "l")
junc
{wire(2);terminal("V3")}
R4: resistor("R4", "1\(*W", "ul")

.PE

A small RC network:
.
.PS

right
terminal("")
wire(2)
junc
{ up
  wire(4)
  right
  resistor("R1","","r")
  wire(2)
  capacitor("C1","","r")
  down
  wire(4)
}
{ down
  wire(4)
  right
  wire(1)
  capacitor("C2","","r")
  wire(9)
  up
  wire(4)
}
wire(5)
resistor("R2","","r")
wire(3)
junc
wire(2)
terminal("")

.PE

