{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624039662316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624039662330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 19:07:42 2021 " "Processing started: Fri Jun 18 19:07:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624039662330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039662330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timern3Demo -c Timern3Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timern3Demo -c Timern3Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039662330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624039662927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624039662927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timern3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timern3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN3-v1 " "Found design unit 1: TimerN3-v1" {  } { { "TimerN3.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/TimerN3/TimerN3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039676084 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN3 " "Found entity 1: TimerN3" {  } { { "TimerN3.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/TimerN3/TimerN3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039676084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039676084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TimerN3 " "Elaborating entity \"TimerN3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624039676124 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "timerOut TimerN3.vhd(17) " "Can't infer register for \"timerOut\" at TimerN3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "TimerN3.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/TimerN3/TimerN3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624039676126 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerOut TimerN3.vhd(15) " "Inferred latch for \"timerOut\" at TimerN3.vhd(15)" {  } { { "TimerN3.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/TimerN3/TimerN3.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039676126 "|TimerN3"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "TimerN3.vhd(17) " "HDL error at TimerN3.vhd(17): couldn't implement registers for assignments on this clock edge" {  } { { "TimerN3.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/TimerN3/TimerN3.vhd" 17 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1624039676127 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624039676128 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624039676237 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 18 19:07:56 2021 " "Processing ended: Fri Jun 18 19:07:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624039676237 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624039676237 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624039676237 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039676237 ""}
