#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x59aac7c2a4f0 .scope module, "axioma_cpu_v3_tb" "axioma_cpu_v3_tb" 2 3;
 .timescale -9 -12;
v0x59aac7c5b470_0 .var "bootloader_enable", 0 0;
v0x59aac7c5b530_0 .var "clk_32khz", 0 0;
v0x59aac7c5b640_0 .var "clk_ext", 0 0;
v0x59aac7c5b730_0 .var "clock_prescaler", 3 0;
v0x59aac7c5b820_0 .var "clock_select", 3 0;
v0x59aac7c5b960_0 .net "cpu_halted", 0 0, L_0x59aac7c72180;  1 drivers
v0x59aac7c5ba50_0 .var/i "cycle_count", 31 0;
v0x59aac7c5bb30_0 .net "debug_instruction", 15 0, L_0x59aac7c72300;  1 drivers
v0x59aac7c5bc40_0 .net "debug_interrupt_active", 0 0, L_0x59aac7c724a0;  1 drivers
v0x59aac7c5bce0_0 .net "debug_pc", 15 0, L_0x59aac7c72290;  1 drivers
v0x59aac7c5bdf0_0 .net "debug_sreg", 7 0, L_0x59aac7c72430;  1 drivers
v0x59aac7c5bf00_0 .net "debug_stack_pointer", 15 0, L_0x59aac7c72370;  1 drivers
v0x59aac7c5c010_0 .var "int0_pin", 0 0;
v0x59aac7c5c0b0_0 .var "int1_pin", 0 0;
v0x59aac7c5c150_0 .net "mcusr_reg", 7 0, L_0x59aac7c20f60;  1 drivers
v0x59aac7c5c260_0 .net "oc0a_pin", 0 0, L_0x59aac7c7c7f0;  1 drivers
v0x59aac7c5c350_0 .net "oc0b_pin", 0 0, L_0x59aac7c7ca00;  1 drivers
L_0x77bf244d12a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c5c440_0 .net "portb_ddr", 7 0, L_0x77bf244d12a8;  1 drivers
L_0x77bf244d1260 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c5c550_0 .net "portb_out", 7 0, L_0x77bf244d1260;  1 drivers
v0x59aac7c5c660_0 .var "portb_pin", 7 0;
v0x59aac7c5c720_0 .net "portc_ddr", 6 0, L_0x59aac7c7e1c0;  1 drivers
v0x59aac7c5c7e0_0 .net "portc_out", 6 0, L_0x59aac7c7e120;  1 drivers
v0x59aac7c5c880_0 .var "portc_pin", 6 0;
L_0x77bf244d13c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c5c970_0 .net "portd_ddr", 7 0, L_0x77bf244d13c8;  1 drivers
L_0x77bf244d1380 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c5ca80_0 .net "portd_out", 7 0, L_0x77bf244d1380;  1 drivers
v0x59aac7c5cb90_0 .var "portd_pin", 7 0;
v0x59aac7c5cc50_0 .var "power_on_reset_n", 0 0;
v0x59aac7c5cd40_0 .var "reset_ext_n", 0 0;
v0x59aac7c5ce30_0 .net "status_reg", 7 0, L_0x59aac7c72220;  1 drivers
v0x59aac7c5cf40_0 .net "system_clock_ready", 0 0, L_0x59aac7c5d6e0;  1 drivers
v0x59aac7c5d030_0 .var/i "test_phase", 31 0;
v0x59aac7c5d110_0 .var "uart_rx", 0 0;
L_0x77bf244d1410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x77bf24833db8 .resolv tri, L_0x77bf244d1410, v0x59aac7c556b0_0;
v0x59aac7c5d1b0_0 .net8 "uart_tx", 0 0, RS_0x77bf24833db8;  2 drivers
v0x59aac7c5d250_0 .var "vcc_voltage_ok", 0 0;
E_0x59aac79472a0 .event posedge, v0x59aac7bd7260_0;
E_0x59aac7946c00 .event edge, v0x59aac7c126b0_0;
S_0x59aac7af2e50 .scope module, "dut" "axioma_cpu_v3" 2 42, 3 7 0, S_0x59aac7c2a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_ext";
    .port_info 1 /INPUT 1 "reset_ext_n";
    .port_info 2 /INPUT 8 "portb_pin";
    .port_info 3 /OUTPUT 8 "portb_out";
    .port_info 4 /OUTPUT 8 "portb_ddr";
    .port_info 5 /INPUT 7 "portc_pin";
    .port_info 6 /OUTPUT 7 "portc_out";
    .port_info 7 /OUTPUT 7 "portc_ddr";
    .port_info 8 /INPUT 8 "portd_pin";
    .port_info 9 /OUTPUT 8 "portd_out";
    .port_info 10 /OUTPUT 8 "portd_ddr";
    .port_info 11 /INPUT 1 "uart_rx";
    .port_info 12 /OUTPUT 1 "uart_tx";
    .port_info 13 /OUTPUT 1 "oc0a_pin";
    .port_info 14 /OUTPUT 1 "oc0b_pin";
    .port_info 15 /INPUT 1 "int0_pin";
    .port_info 16 /INPUT 1 "int1_pin";
    .port_info 17 /INPUT 1 "clk_32khz";
    .port_info 18 /INPUT 1 "power_on_reset_n";
    .port_info 19 /INPUT 1 "vcc_voltage_ok";
    .port_info 20 /INPUT 4 "clock_select";
    .port_info 21 /INPUT 4 "clock_prescaler";
    .port_info 22 /INPUT 1 "bootloader_enable";
    .port_info 23 /OUTPUT 1 "cpu_halted";
    .port_info 24 /OUTPUT 8 "status_reg";
    .port_info 25 /OUTPUT 16 "debug_pc";
    .port_info 26 /OUTPUT 16 "debug_instruction";
    .port_info 27 /OUTPUT 16 "debug_stack_pointer";
    .port_info 28 /OUTPUT 8 "debug_sreg";
    .port_info 29 /OUTPUT 1 "debug_interrupt_active";
    .port_info 30 /OUTPUT 1 "system_clock_ready";
    .port_info 31 /OUTPUT 8 "mcusr_reg";
L_0x77bf244d19b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x59aac7c79b90 .functor AND 1, L_0x77bf244d19b0, L_0x59aac7c7d3f0, C4<1>, C4<1>;
L_0x77bf244d19f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x59aac7c79c30 .functor AND 1, L_0x77bf244d19f8, L_0x59aac7c7d3f0, C4<1>, C4<1>;
L_0x59aac7c7ba70 .functor AND 1, L_0x77bf244d19b0, L_0x59aac7c7d6e0, C4<1>, C4<1>;
L_0x59aac7c7bb60 .functor AND 1, L_0x77bf244d19f8, L_0x59aac7c7d6e0, C4<1>, C4<1>;
L_0x59aac7c7d130 .functor AND 1, L_0x77bf244d19b0, L_0x59aac7c7db30, C4<1>, C4<1>;
L_0x59aac7c7d1a0 .functor AND 1, L_0x77bf244d19f8, L_0x59aac7c7db30, C4<1>, C4<1>;
L_0x59aac7c7d3f0 .functor AND 1, L_0x59aac7c7d260, L_0x59aac7c7d300, C4<1>, C4<1>;
L_0x59aac7c7d6e0 .functor AND 1, L_0x59aac7c7d500, L_0x59aac7c7d5f0, C4<1>, C4<1>;
L_0x59aac7c7db30 .functor AND 1, L_0x59aac7c7d840, L_0x59aac7c7da40, C4<1>, C4<1>;
L_0x77bf244d1578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7c57060_0 .net/2u *"_ivl_14", 0 0, L_0x77bf244d1578;  1 drivers
L_0x77bf244d1728 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x59aac7c57160_0 .net/2u *"_ivl_38", 5 0, L_0x77bf244d1728;  1 drivers
v0x59aac7c57240_0 .net *"_ivl_40", 0 0, L_0x59aac7c7d260;  1 drivers
L_0x77bf244d1770 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x59aac7c572e0_0 .net/2u *"_ivl_42", 5 0, L_0x77bf244d1770;  1 drivers
v0x59aac7c573c0_0 .net *"_ivl_44", 0 0, L_0x59aac7c7d300;  1 drivers
L_0x77bf244d17b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c57480_0 .net/2u *"_ivl_48", 5 0, L_0x77bf244d17b8;  1 drivers
v0x59aac7c57560_0 .net *"_ivl_50", 0 0, L_0x59aac7c7d500;  1 drivers
L_0x77bf244d1800 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x59aac7c57620_0 .net/2u *"_ivl_52", 5 0, L_0x77bf244d1800;  1 drivers
v0x59aac7c57700_0 .net *"_ivl_54", 0 0, L_0x59aac7c7d5f0;  1 drivers
L_0x77bf244d1848 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v0x59aac7c577c0_0 .net/2u *"_ivl_58", 5 0, L_0x77bf244d1848;  1 drivers
v0x59aac7c578a0_0 .net *"_ivl_60", 0 0, L_0x59aac7c7d840;  1 drivers
L_0x77bf244d1890 .functor BUFT 1, C4<101110>, C4<0>, C4<0>, C4<0>;
v0x59aac7c57960_0 .net/2u *"_ivl_62", 5 0, L_0x77bf244d1890;  1 drivers
v0x59aac7c57a40_0 .net *"_ivl_64", 0 0, L_0x59aac7c7da40;  1 drivers
L_0x77bf244d18d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c57b00_0 .net/2u *"_ivl_68", 7 0, L_0x77bf244d18d8;  1 drivers
v0x59aac7c57be0_0 .net *"_ivl_70", 7 0, L_0x59aac7c7dc40;  1 drivers
v0x59aac7c57cc0_0 .net *"_ivl_72", 7 0, L_0x59aac7c7dd80;  1 drivers
v0x59aac7c57da0_0 .net "bootloader_enable", 0 0, v0x59aac7c5b470_0;  1 drivers
v0x59aac7c57e40_0 .net "clk_32khz", 0 0, v0x59aac7c5b530_0;  1 drivers
v0x59aac7c57ee0_0 .net "clk_adc", 0 0, L_0x59aac7bb2710;  1 drivers
v0x59aac7c57f80_0 .net "clk_cpu", 0 0, L_0x59aac7b6deb0;  1 drivers
v0x59aac7c58130_0 .net "clk_ext", 0 0, v0x59aac7c5b640_0;  1 drivers
v0x59aac7c58200_0 .net "clk_io", 0 0, L_0x59aac7bab710;  1 drivers
v0x59aac7c582a0_0 .net "clk_timer_async", 0 0, L_0x59aac7b91080;  1 drivers
v0x59aac7c58370_0 .net "clock_prescaler", 3 0, v0x59aac7c5b730_0;  1 drivers
v0x59aac7c58440_0 .net "clock_select", 3 0, v0x59aac7c5b820_0;  1 drivers
v0x59aac7c58510_0 .net "cpu_halted", 0 0, L_0x59aac7c72180;  alias, 1 drivers
v0x59aac7c585e0_0 .net "debug_instruction", 15 0, L_0x59aac7c72300;  alias, 1 drivers
v0x59aac7c586b0_0 .net "debug_interrupt_active", 0 0, L_0x59aac7c724a0;  alias, 1 drivers
v0x59aac7c58780_0 .net "debug_pc", 15 0, L_0x59aac7c72290;  alias, 1 drivers
v0x59aac7c58850_0 .net "debug_sreg", 7 0, L_0x59aac7c72430;  alias, 1 drivers
v0x59aac7c58920_0 .net "debug_stack_pointer", 15 0, L_0x59aac7c72370;  alias, 1 drivers
v0x59aac7c589f0_0 .net "gpio_data_out", 7 0, v0x59aac7c4db70_0;  1 drivers
v0x59aac7c58ac0_0 .net "gpio_io_active", 0 0, L_0x59aac7c7d3f0;  1 drivers
v0x59aac7c58d70_0 .net "int0_pin", 0 0, v0x59aac7c5c010_0;  1 drivers
v0x59aac7c58e10_0 .net "int1_pin", 0 0, v0x59aac7c5c0b0_0;  1 drivers
L_0x77bf244d1920 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c58f00_0 .net "io_addr_internal", 5 0, L_0x77bf244d1920;  1 drivers
L_0x77bf244d1968 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c58fa0_0 .net "io_data_in_internal", 7 0, L_0x77bf244d1968;  1 drivers
v0x59aac7c59040_0 .net "io_data_out_internal", 7 0, L_0x59aac7c7de70;  1 drivers
v0x59aac7c590e0_0 .net "io_read_internal", 0 0, L_0x77bf244d19b0;  1 drivers
v0x59aac7c59180_0 .net "io_write_internal", 0 0, L_0x77bf244d19f8;  1 drivers
v0x59aac7c59240_0 .net "mcucr_reg", 7 0, L_0x59aac7c21ba0;  1 drivers
v0x59aac7c59300_0 .net "mcusr_reg", 7 0, L_0x59aac7c20f60;  alias, 1 drivers
v0x59aac7c593a0_0 .net "oc0a_pin", 0 0, L_0x59aac7c7c7f0;  alias, 1 drivers
v0x59aac7c59470_0 .net "oc0b_pin", 0 0, L_0x59aac7c7ca00;  alias, 1 drivers
v0x59aac7c59540_0 .net "portb_ddr", 7 0, L_0x77bf244d12a8;  alias, 1 drivers
v0x59aac7c59610_0 .net "portb_out", 7 0, L_0x77bf244d1260;  alias, 1 drivers
v0x59aac7c596e0_0 .net "portb_pin", 7 0, v0x59aac7c5c660_0;  1 drivers
v0x59aac7c597d0_0 .net "portc_ddr", 6 0, L_0x59aac7c7e1c0;  alias, 1 drivers
L_0x77bf244d1338 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c59870_0 .net "portc_ddr_internal", 7 0, L_0x77bf244d1338;  1 drivers
v0x59aac7c59930_0 .net "portc_out", 6 0, L_0x59aac7c7e120;  alias, 1 drivers
L_0x77bf244d12f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c599f0_0 .net "portc_out_internal", 7 0, L_0x77bf244d12f0;  1 drivers
v0x59aac7c59ae0_0 .net "portc_pin", 6 0, v0x59aac7c5c880_0;  1 drivers
v0x59aac7c59bb0_0 .net "portd_ddr", 7 0, L_0x77bf244d13c8;  alias, 1 drivers
v0x59aac7c59c80_0 .net "portd_out", 7 0, L_0x77bf244d1380;  alias, 1 drivers
v0x59aac7c59d50_0 .net "portd_pin", 7 0, v0x59aac7c5cb90_0;  1 drivers
v0x59aac7c59e40_0 .net "power_on_reset_n", 0 0, v0x59aac7c5cc50_0;  1 drivers
v0x59aac7c59ee0_0 .net "reset_bod_n", 0 0, L_0x59aac7c5d560;  1 drivers
v0x59aac7c59fb0_0 .net "reset_ext_n", 0 0, v0x59aac7c5cd40_0;  1 drivers
v0x59aac7c5a080_0 .net "reset_system_n", 0 0, L_0x59aac7c35a20;  1 drivers
v0x59aac7c5a120_0 .net "reset_wdt_n", 0 0, L_0x59aac7c5d4c0;  1 drivers
v0x59aac7c5a1f0_0 .net "status_reg", 7 0, L_0x59aac7c72220;  alias, 1 drivers
v0x59aac7c5a2c0_0 .net "system_clock_ready", 0 0, L_0x59aac7c5d6e0;  alias, 1 drivers
v0x59aac7c5a390_0 .net "timer0_compa", 0 0, L_0x59aac7c7cc00;  1 drivers
v0x59aac7c5a460_0 .net "timer0_compb", 0 0, L_0x59aac7c7cd90;  1 drivers
v0x59aac7c5a530_0 .net "timer0_data_out", 7 0, v0x59aac7c50cc0_0;  1 drivers
v0x59aac7c5aa10_0 .net "timer0_io_active", 0 0, L_0x59aac7c7db30;  1 drivers
v0x59aac7c5aab0_0 .net "timer0_overflow", 0 0, L_0x59aac7c7caa0;  1 drivers
v0x59aac7c5ab80_0 .net "uart_data_out", 7 0, v0x59aac7c546f0_0;  1 drivers
v0x59aac7c5ac50_0 .net "uart_io_active", 0 0, L_0x59aac7c7d6e0;  1 drivers
v0x59aac7c5acf0_0 .net "uart_rx", 0 0, v0x59aac7c5d110_0;  1 drivers
v0x59aac7c5ade0_0 .net8 "uart_tx", 0 0, RS_0x77bf24833db8;  alias, 2 drivers
v0x59aac7c5aed0_0 .net "usart_rx_complete", 0 0, L_0x59aac7c7b5e0;  1 drivers
v0x59aac7c5af70_0 .net "usart_tx_complete", 0 0, L_0x59aac7c7b800;  1 drivers
v0x59aac7c5b010_0 .net "usart_udre", 0 0, L_0x59aac7c7b6a0;  1 drivers
v0x59aac7c5b0e0_0 .net "vcc_voltage_ok", 0 0, v0x59aac7c5d250_0;  1 drivers
L_0x59aac7c72690 .concat [ 7 1 0 0], v0x59aac7c5c880_0, L_0x77bf244d1578;
L_0x59aac7c7d260 .cmp/ge 6, L_0x77bf244d1920, L_0x77bf244d1728;
L_0x59aac7c7d300 .cmp/ge 6, L_0x77bf244d1770, L_0x77bf244d1920;
L_0x59aac7c7d500 .cmp/ge 6, L_0x77bf244d1920, L_0x77bf244d17b8;
L_0x59aac7c7d5f0 .cmp/ge 6, L_0x77bf244d1800, L_0x77bf244d1920;
L_0x59aac7c7d840 .cmp/ge 6, L_0x77bf244d1920, L_0x77bf244d1848;
L_0x59aac7c7da40 .cmp/ge 6, L_0x77bf244d1890, L_0x77bf244d1920;
L_0x59aac7c7dc40 .functor MUXZ 8, L_0x77bf244d18d8, v0x59aac7c50cc0_0, L_0x59aac7c7db30, C4<>;
L_0x59aac7c7dd80 .functor MUXZ 8, L_0x59aac7c7dc40, v0x59aac7c546f0_0, L_0x59aac7c7d6e0, C4<>;
L_0x59aac7c7de70 .functor MUXZ 8, L_0x59aac7c7dd80, v0x59aac7c4db70_0, L_0x59aac7c7d3f0, C4<>;
L_0x59aac7c7e120 .part L_0x77bf244d12f0, 0, 7;
L_0x59aac7c7e1c0 .part L_0x77bf244d1338, 0, 7;
S_0x59aac7c05d60 .scope module, "clock_system_inst" "axioma_clock_system" 3 105, 4 7 0, S_0x59aac7af2e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_ext";
    .port_info 1 /INPUT 1 "clk_32khz";
    .port_info 2 /INPUT 1 "reset_ext_n";
    .port_info 3 /INPUT 1 "power_on_reset_n";
    .port_info 4 /INPUT 4 "clock_select";
    .port_info 5 /INPUT 4 "clock_prescaler";
    .port_info 6 /INPUT 1 "wdt_enable";
    .port_info 7 /INPUT 4 "wdt_prescaler";
    .port_info 8 /INPUT 1 "wdt_reset_req";
    .port_info 9 /INPUT 1 "bod_enable";
    .port_info 10 /INPUT 3 "bod_level";
    .port_info 11 /INPUT 1 "vcc_voltage_ok";
    .port_info 12 /INPUT 1 "sleep_enable";
    .port_info 13 /INPUT 3 "sleep_mode";
    .port_info 14 /OUTPUT 1 "clk_cpu";
    .port_info 15 /OUTPUT 1 "clk_io";
    .port_info 16 /OUTPUT 1 "clk_adc";
    .port_info 17 /OUTPUT 1 "clk_timer_async";
    .port_info 18 /OUTPUT 1 "reset_system_n";
    .port_info 19 /OUTPUT 1 "reset_wdt_n";
    .port_info 20 /OUTPUT 1 "reset_bod_n";
    .port_info 21 /OUTPUT 8 "mcusr_reg";
    .port_info 22 /OUTPUT 8 "mcucr_reg";
    .port_info 23 /OUTPUT 1 "system_clock_ready";
    .port_info 24 /OUTPUT 4 "debug_clock_source";
    .port_info 25 /OUTPUT 16 "debug_wdt_counter";
P_0x59aac7c287e0 .param/l "CLK_SOURCE_EXT_CLOCK" 1 4 59, C4<0011>;
P_0x59aac7c28820 .param/l "CLK_SOURCE_EXT_XTAL" 1 4 58, C4<0010>;
P_0x59aac7c28860 .param/l "CLK_SOURCE_RC_128KHZ" 1 4 57, C4<0001>;
P_0x59aac7c288a0 .param/l "CLK_SOURCE_RC_32KHZ" 1 4 60, C4<0100>;
P_0x59aac7c288e0 .param/l "CLK_SOURCE_RC_8MHZ" 1 4 56, C4<0000>;
P_0x59aac7c28920 .param/l "SLEEP_ADC_NOISE" 1 4 64, C4<001>;
P_0x59aac7c28960 .param/l "SLEEP_EXT_STANDBY" 1 4 68, C4<111>;
P_0x59aac7c289a0 .param/l "SLEEP_IDLE" 1 4 63, C4<000>;
P_0x59aac7c289e0 .param/l "SLEEP_POWER_DOWN" 1 4 65, C4<010>;
P_0x59aac7c28a20 .param/l "SLEEP_POWER_SAVE" 1 4 66, C4<011>;
P_0x59aac7c28a60 .param/l "SLEEP_STANDBY" 1 4 67, C4<110>;
L_0x59aac7b6deb0 .functor AND 1, v0x59aac7bd4100_0, v0x59aac7bff980_0, C4<1>, C4<1>;
L_0x59aac7bab710 .functor AND 1, v0x59aac7bd4100_0, v0x59aac7bff980_0, C4<1>, C4<1>;
L_0x59aac7bb2710 .functor AND 1, v0x59aac7b8a110_0, v0x59aac7bff980_0, C4<1>, C4<1>;
L_0x59aac7b91080 .functor BUFZ 1, v0x59aac7c5b530_0, C4<0>, C4<0>, C4<0>;
L_0x59aac7c35a20 .functor BUFZ 1, v0x59aac7bff980_0, C4<0>, C4<0>, C4<0>;
L_0x59aac7c20f60 .functor BUFZ 8, v0x59aac7bedb30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59aac7c21ba0 .functor BUFZ 8, v0x59aac7c01920_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59aac7c5d6e0 .functor BUFZ 1, v0x59aac7bb6060_0, C4<0>, C4<0>, C4<0>;
L_0x59aac7c5d7a0 .functor BUFZ 4, v0x59aac7c5b820_0, C4<0000>, C4<0000>, C4<0000>;
L_0x59aac7c5d810 .functor BUFZ 16, v0x59aac7bba1c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x59aac7bd1ce0_0 .var "bod_counter", 7 0;
L_0x77bf244d00f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x59aac7bd0ad0_0 .net "bod_enable", 0 0, L_0x77bf244d00f0;  1 drivers
L_0x77bf244d0138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x59aac7bcf8c0_0 .net "bod_level", 2 0, L_0x77bf244d0138;  1 drivers
v0x59aac7bce6b0_0 .var "bod_reset_flag", 0 0;
v0x59aac7bcd530_0 .net "clk_32khz", 0 0, v0x59aac7c5b530_0;  alias, 1 drivers
v0x59aac78ff350_0 .net "clk_adc", 0 0, L_0x59aac7bb2710;  alias, 1 drivers
v0x59aac7944870_0 .net "clk_cpu", 0 0, L_0x59aac7b6deb0;  alias, 1 drivers
v0x59aac7bd7260_0 .net "clk_ext", 0 0, v0x59aac7c5b640_0;  alias, 1 drivers
v0x59aac7bd6050_0 .net "clk_io", 0 0, L_0x59aac7bab710;  alias, 1 drivers
v0x59aac7bd4100_0 .var "clk_prescaled", 0 0;
v0x59aac7b8a110_0 .var "clk_rc_128khz", 0 0;
v0x59aac7b8a3a0_0 .var "clk_rc_32khz", 0 0;
v0x59aac7b6a230_0 .var "clk_rc_8mhz", 0 0;
v0x59aac7b6acd0_0 .var "clk_selected", 0 0;
v0x59aac7b6b770_0 .net "clk_timer_async", 0 0, L_0x59aac7b91080;  alias, 1 drivers
v0x59aac7ba87b0_0 .net "clock_prescaler", 3 0, v0x59aac7c5b730_0;  alias, 1 drivers
v0x59aac7ba89b0_0 .net "clock_select", 3 0, v0x59aac7c5b820_0;  alias, 1 drivers
v0x59aac7bb6060_0 .var "clock_stable", 0 0;
v0x59aac7bb6220_0 .net "debug_clock_source", 3 0, L_0x59aac7c5d7a0;  1 drivers
v0x59aac7bcc7a0_0 .net "debug_wdt_counter", 15 0, L_0x59aac7c5d810;  1 drivers
v0x59aac7c01920_0 .var "mcucr_internal", 7 0;
v0x59aac7bcba90_0 .net "mcucr_reg", 7 0, L_0x59aac7c21ba0;  alias, 1 drivers
v0x59aac7bedb30_0 .var "mcusr_internal", 7 0;
v0x59aac7bedda0_0 .net "mcusr_reg", 7 0, L_0x59aac7c20f60;  alias, 1 drivers
v0x59aac7c01300_0 .net "power_on_reset_n", 0 0, v0x59aac7c5cc50_0;  alias, 1 drivers
v0x59aac7c14380_0 .var "prescaler_counter", 7 0;
v0x59aac7c145f0_0 .var "rc_128khz_counter", 15 0;
v0x59aac7af5310_0 .var "rc_32khz_counter", 15 0;
v0x59aac7af5530_0 .var "rc_8mhz_counter", 7 0;
v0x59aac7af5750_0 .net "reset_bod_n", 0 0, L_0x59aac7c5d560;  alias, 1 drivers
v0x59aac7af5ad0_0 .net "reset_ext_n", 0 0, v0x59aac7c5cd40_0;  alias, 1 drivers
v0x59aac7af5cb0_0 .net "reset_system_n", 0 0, L_0x59aac7c35a20;  alias, 1 drivers
v0x59aac7bb4600_0 .net "reset_wdt_n", 0 0, L_0x59aac7c5d4c0;  alias, 1 drivers
L_0x77bf244d0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7b6e010_0 .net "sleep_enable", 0 0, L_0x77bf244d0180;  1 drivers
L_0x77bf244d01c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x59aac7bc73f0_0 .net "sleep_mode", 2 0, L_0x77bf244d01c8;  1 drivers
v0x59aac7c126b0_0 .net "system_clock_ready", 0 0, L_0x59aac7c5d6e0;  alias, 1 drivers
v0x59aac7bff980_0 .var "system_reset_n", 0 0;
v0x59aac7bbacf0_0 .net "vcc_voltage_ok", 0 0, v0x59aac7c5d250_0;  alias, 1 drivers
v0x59aac7bba1c0_0 .var "wdt_counter", 15 0;
L_0x77bf244d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7b95e00_0 .net "wdt_enable", 0 0, L_0x77bf244d0018;  1 drivers
L_0x77bf244d0060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x59aac7b6e450_0 .net "wdt_prescaler", 3 0, L_0x77bf244d0060;  1 drivers
v0x59aac7bbcb50_0 .var "wdt_reset_flag", 0 0;
L_0x77bf244d00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7b97cb0_0 .net "wdt_reset_req", 0 0, L_0x77bf244d00a8;  1 drivers
v0x59aac7af1a10_0 .var "wdt_timeout", 0 0;
E_0x59aac7921dd0 .event edge, v0x59aac7bd0ad0_0, v0x59aac7bc73f0_0, v0x59aac7b6e010_0;
E_0x59aac7c38980/0 .event negedge, v0x59aac7c01300_0;
E_0x59aac7c38980/1 .event posedge, v0x59aac7bd4100_0;
E_0x59aac7c38980 .event/or E_0x59aac7c38980/0, E_0x59aac7c38980/1;
E_0x59aac7c38b20 .event edge, v0x59aac7af5ad0_0, v0x59aac7c01300_0, v0x59aac7bbcb50_0, v0x59aac7bce6b0_0;
E_0x59aac7c38b60/0 .event negedge, v0x59aac7c01300_0;
E_0x59aac7c38b60/1 .event posedge, v0x59aac7b8a3a0_0;
E_0x59aac7c38b60 .event/or E_0x59aac7c38b60/0, E_0x59aac7c38b60/1;
E_0x59aac7becf40/0 .event negedge, v0x59aac7bff980_0;
E_0x59aac7becf40/1 .event posedge, v0x59aac7b8a110_0;
E_0x59aac7becf40 .event/or E_0x59aac7becf40/0, E_0x59aac7becf40/1;
E_0x59aac7af1980/0 .event negedge, v0x59aac7bff980_0;
E_0x59aac7af1980/1 .event posedge, v0x59aac7b6acd0_0;
E_0x59aac7af1980 .event/or E_0x59aac7af1980/0, E_0x59aac7af1980/1;
E_0x59aac7c19c90/0 .event edge, v0x59aac7ba89b0_0, v0x59aac7b6a230_0, v0x59aac7b8a110_0, v0x59aac7bd7260_0;
E_0x59aac7c19c90/1 .event edge, v0x59aac7b8a3a0_0;
E_0x59aac7c19c90 .event/or E_0x59aac7c19c90/0, E_0x59aac7c19c90/1;
E_0x59aac7af2dc0/0 .event negedge, v0x59aac7c01300_0;
E_0x59aac7af2dc0/1 .event posedge, v0x59aac7bd7260_0;
E_0x59aac7af2dc0 .event/or E_0x59aac7af2dc0/0, E_0x59aac7af2dc0/1;
L_0x59aac7c5d4c0 .reduce/nor v0x59aac7bbcb50_0;
L_0x59aac7c5d560 .reduce/nor v0x59aac7bce6b0_0;
S_0x59aac7c06d40 .scope module, "cpu_core_inst" "axioma_cpu_v2" 3 135, 5 7 0, S_0x59aac7af2e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "portb_in";
    .port_info 3 /OUTPUT 8 "portb_out";
    .port_info 4 /OUTPUT 8 "portb_ddr";
    .port_info 5 /INPUT 8 "portc_in";
    .port_info 6 /OUTPUT 8 "portc_out";
    .port_info 7 /OUTPUT 8 "portc_ddr";
    .port_info 8 /INPUT 8 "portd_in";
    .port_info 9 /OUTPUT 8 "portd_out";
    .port_info 10 /OUTPUT 8 "portd_ddr";
    .port_info 11 /INPUT 1 "int0_pin";
    .port_info 12 /INPUT 1 "int1_pin";
    .port_info 13 /INPUT 1 "uart_rx";
    .port_info 14 /OUTPUT 1 "uart_tx";
    .port_info 15 /INPUT 1 "spi_miso";
    .port_info 16 /OUTPUT 1 "spi_mosi";
    .port_info 17 /OUTPUT 1 "spi_sck";
    .port_info 18 /OUTPUT 1 "spi_ss";
    .port_info 19 /INPUT 1 "sda";
    .port_info 20 /INPUT 1 "scl";
    .port_info 21 /INPUT 8 "adc_channels";
    .port_info 22 /INPUT 1 "bootloader_enable";
    .port_info 23 /OUTPUT 1 "cpu_halted";
    .port_info 24 /OUTPUT 8 "status_reg";
    .port_info 25 /OUTPUT 1 "watchdog_reset";
    .port_info 26 /OUTPUT 16 "debug_pc";
    .port_info 27 /OUTPUT 16 "debug_instruction";
    .port_info 28 /OUTPUT 16 "debug_stack_pointer";
    .port_info 29 /OUTPUT 8 "debug_sreg";
    .port_info 30 /OUTPUT 1 "debug_interrupt_active";
P_0x59aac7c070c0 .param/l "STATE_DECODE" 1 5 57, C4<001>;
P_0x59aac7c07100 .param/l "STATE_EXECUTE" 1 5 58, C4<010>;
P_0x59aac7c07140 .param/l "STATE_FETCH" 1 5 56, C4<000>;
P_0x59aac7c07180 .param/l "STATE_HALT" 1 5 61, C4<111>;
P_0x59aac7c071c0 .param/l "STATE_INTERRUPT" 1 5 60, C4<100>;
P_0x59aac7c07200 .param/l "STATE_MEMORY" 1 5 59, C4<011>;
L_0x59aac7c71210 .functor NOT 1, L_0x59aac7c35a20, C4<0>, C4<0>, C4<0>;
L_0x59aac7c72220 .functor BUFZ 8, v0x59aac7c41f10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59aac7c72290 .functor BUFZ 16, v0x59aac7c40600_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59aac7c72300 .functor BUFZ 16, v0x59aac7c3f450_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59aac7c72370 .functor BUFZ 16, v0x59aac7c3bad0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59aac7c72430 .functor BUFZ 8, v0x59aac7c41f10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59aac7c724a0 .functor BUFZ 1, v0x59aac7bbaef0_0, C4<0>, C4<0>, C4<0>;
L_0x77bf244d1218 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x59aac7c3c420_0 .net/2u *"_ivl_110", 2 0, L_0x77bf244d1218;  1 drivers
L_0x77bf244d1698 .functor BUFT 1, C4<10000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c3c520_0 .net "adc_channels", 7 0, L_0x77bf244d1698;  1 drivers
v0x59aac7c3c600_0 .net "alu_flag_c", 0 0, v0x59aac7b4c830_0;  1 drivers
v0x59aac7c3c6d0_0 .net "alu_flag_h", 0 0, v0x59aac7b6e760_0;  1 drivers
v0x59aac7c3c7a0_0 .net "alu_flag_n", 0 0, v0x59aac7b4ec00_0;  1 drivers
v0x59aac7c3c840_0 .net "alu_flag_s", 0 0, v0x59aac7bc0840_0;  1 drivers
v0x59aac7c3c910_0 .net "alu_flag_v", 0 0, v0x59aac7bc04a0_0;  1 drivers
v0x59aac7c3c9e0_0 .net "alu_flag_z", 0 0, v0x59aac7bc0100_0;  1 drivers
v0x59aac7c3cab0_0 .net "alu_operand_b", 7 0, L_0x59aac7c5d8e0;  1 drivers
v0x59aac7c3cb80_0 .net "alu_result", 7 0, v0x59aac7bbfa60_0;  1 drivers
v0x59aac7c3cc50_0 .var "alu_update_flags", 0 0;
v0x59aac7c3ccf0_0 .net "bootloader_enable", 0 0, v0x59aac7c5b470_0;  alias, 1 drivers
v0x59aac7c3cdc0_0 .net "clk", 0 0, L_0x59aac7b6deb0;  alias, 1 drivers
v0x59aac7c3ce60_0 .net "cpu_halted", 0 0, L_0x59aac7c72180;  alias, 1 drivers
v0x59aac7c3cf00_0 .var "cpu_state", 2 0;
v0x59aac7c3cfa0_0 .net "debug_instruction", 15 0, L_0x59aac7c72300;  alias, 1 drivers
v0x59aac7c3d040_0 .net "debug_interrupt_active", 0 0, L_0x59aac7c724a0;  alias, 1 drivers
v0x59aac7c3d0e0_0 .net "debug_pc", 15 0, L_0x59aac7c72290;  alias, 1 drivers
v0x59aac7c3d1a0_0 .net "debug_sreg", 7 0, L_0x59aac7c72430;  alias, 1 drivers
v0x59aac7c3d280_0 .net "debug_stack_pointer", 15 0, L_0x59aac7c72370;  alias, 1 drivers
v0x59aac7c3d360_0 .net "dec_alu_op", 4 0, v0x59aac7ba97d0_0;  1 drivers
v0x59aac7c3d420_0 .net "dec_alu_use_immediate", 0 0, v0x59aac7ba9890_0;  1 drivers
v0x59aac7c3d4c0_0 .net "dec_bit_clear", 0 0, v0x59aac7b502c0_0;  1 drivers
v0x59aac7c3d590_0 .net "dec_bit_num", 2 0, v0x59aac7b50380_0;  1 drivers
v0x59aac7c3d660_0 .net "dec_bit_set", 0 0, v0x59aac7b4f950_0;  1 drivers
v0x59aac7c3d730_0 .net "dec_branch_condition", 3 0, v0x59aac7b4fa10_0;  1 drivers
v0x59aac7c3d800_0 .net "dec_branch_en", 0 0, v0x59aac7b539d0_0;  1 drivers
v0x59aac7c3d8d0_0 .net "dec_branch_offset", 11 0, v0x59aac7b53a90_0;  1 drivers
v0x59aac7c3d9a0_0 .net "dec_call_en", 0 0, v0x59aac7b53590_0;  1 drivers
v0x59aac7c3da70_0 .net "dec_immediate", 7 0, v0x59aac7b52d10_0;  1 drivers
v0x59aac7c3db40_0 .net "dec_instruction_decoded", 0 0, v0x59aac7b51850_0;  1 drivers
v0x59aac7c3dc10_0 .net "dec_io_addr", 5 0, v0x59aac7b50700_0;  1 drivers
v0x59aac7c3dce0_0 .net "dec_io_read", 0 0, v0x59aac7b4f330_0;  1 drivers
v0x59aac7c3dfc0_0 .net "dec_io_write", 0 0, v0x59aac7b4f3f0_0;  1 drivers
v0x59aac7c3e090_0 .net "dec_jump_addr", 21 0, v0x59aac7bcbce0_0;  1 drivers
v0x59aac7c3e160_0 .net "dec_jump_en", 0 0, v0x59aac7bee130_0;  1 drivers
v0x59aac7c3e230_0 .net "dec_mem_mode", 2 0, v0x59aac7bf4ef0_0;  1 drivers
v0x59aac7c3e300_0 .net "dec_mem_read", 0 0, v0x59aac7ace3b0_0;  1 drivers
v0x59aac7c3e3d0_0 .net "dec_mem_write", 0 0, v0x59aac7ace470_0;  1 drivers
v0x59aac7c3e4a0_0 .net "dec_pointer_post_inc", 0 0, v0x59aac7c06a00_0;  1 drivers
v0x59aac7c3e570_0 .net "dec_pointer_pre_dec", 0 0, v0x59aac7c06540_0;  1 drivers
v0x59aac7c3e640_0 .net "dec_pointer_sel", 1 0, v0x59aac7c06600_0;  1 drivers
v0x59aac7c3e710_0 .net "dec_rd_addr", 4 0, v0x59aac7b39bd0_0;  1 drivers
v0x59aac7c3e800_0 .net "dec_rd_write_en", 0 0, v0x59aac7b397d0_0;  1 drivers
v0x59aac7c3e8a0_0 .net "dec_ret_en", 0 0, v0x59aac7af17b0_0;  1 drivers
v0x59aac7c3e970_0 .net "dec_rs1_addr", 4 0, v0x59aac7af1690_0;  1 drivers
v0x59aac7c3ea60_0 .net "dec_rs2_addr", 4 0, v0x59aac7af13f0_0;  1 drivers
v0x59aac7c3eb50_0 .net "dec_sreg_mask", 7 0, v0x59aac7af14d0_0;  1 drivers
v0x59aac7c3ebf0_0 .net "dec_sreg_update", 0 0, v0x59aac7b23910_0;  1 drivers
v0x59aac7c3ec90_0 .net "dec_stack_pop", 0 0, v0x59aac7b239b0_0;  1 drivers
v0x59aac7c3ed60_0 .net "dec_stack_pop_pc", 0 0, v0x59aac7c05980_0;  1 drivers
v0x59aac7c3ee30_0 .net "dec_stack_push", 0 0, v0x59aac7c05a20_0;  1 drivers
v0x59aac7c3ef00_0 .net "dec_stack_push_pc", 0 0, v0x59aac7be5de0_0;  1 drivers
v0x59aac7c3efd0_0 .net "dec_unsupported_instruction", 0 0, v0x59aac7be5ea0_0;  1 drivers
v0x59aac7c3f0a0_0 .net "dec_use_pointer", 0 0, v0x59aac7be6be0_0;  1 drivers
v0x59aac7c3f140_0 .net "flash_prog_data", 15 0, v0x59aac7bee4e0_0;  1 drivers
v0x59aac7c3f210_0 .var "flash_prog_read", 0 0;
v0x59aac7c3f2e0_0 .net "flash_prog_ready", 0 0, v0x59aac7bf3a10_0;  1 drivers
v0x59aac7c3f3b0_0 .var/i "i", 31 0;
v0x59aac7c3f450_0 .var "instruction_reg", 15 0;
v0x59aac7c3f520_0 .var "instruction_valid", 0 0;
v0x59aac7c3f5f0_0 .net "int0_pin", 0 0, v0x59aac7c5c010_0;  alias, 1 drivers
v0x59aac7c3f6c0_0 .net "int1_pin", 0 0, v0x59aac7c5c0b0_0;  alias, 1 drivers
v0x59aac7c3f790_0 .var "interrupt_ack", 0 0;
v0x59aac7c3f860_0 .net "interrupt_in_progress", 0 0, v0x59aac7bbaef0_0;  1 drivers
v0x59aac7c3f930_0 .net "interrupt_request", 0 0, v0x59aac7bbafb0_0;  1 drivers
v0x59aac7c3fa00_0 .var "interrupt_return_addr", 15 0;
v0x59aac7c3faa0_0 .net "interrupt_vector", 5 0, v0x59aac7b4d370_0;  1 drivers
v0x59aac7c3fb70_0 .var "io_addr", 5 0;
v0x59aac7c3fc40_0 .var "io_data_in", 7 0;
v0x59aac7c3fd10_0 .net "io_data_out", 7 0, v0x59aac7a6be00_0;  1 drivers
v0x59aac7c3fde0_0 .var "io_read", 0 0;
v0x59aac7c3feb0 .array "io_registers", 63 0, 7 0;
v0x59aac7c40470_0 .var "io_write", 0 0;
v0x59aac7c40540_0 .var "next_state", 2 0;
v0x59aac7c40600_0 .var "pc", 15 0;
v0x59aac7c406f0_0 .net "portb_ddr", 7 0, L_0x77bf244d12a8;  alias, 1 drivers
v0x59aac7c407b0_0 .net "portb_in", 7 0, v0x59aac7c5c660_0;  alias, 1 drivers
v0x59aac7c40890_0 .net "portb_out", 7 0, L_0x77bf244d1260;  alias, 1 drivers
v0x59aac7c40970_0 .net "portc_ddr", 7 0, L_0x77bf244d1338;  alias, 1 drivers
v0x59aac7c40a50_0 .net "portc_in", 7 0, L_0x59aac7c72690;  1 drivers
v0x59aac7c40b30_0 .net "portc_out", 7 0, L_0x77bf244d12f0;  alias, 1 drivers
v0x59aac7c40c10_0 .net "portd_ddr", 7 0, L_0x77bf244d13c8;  alias, 1 drivers
v0x59aac7c40cf0_0 .net "portd_in", 7 0, v0x59aac7c5cb90_0;  alias, 1 drivers
v0x59aac7c40dd0_0 .net "portd_out", 7 0, L_0x77bf244d1380;  alias, 1 drivers
v0x59aac7c40eb0_0 .var "reg_rd_data", 7 0;
v0x59aac7c40fa0_0 .var "reg_rd_write_en", 0 0;
v0x59aac7c41070_0 .net "reg_rs1_data", 7 0, L_0x59aac7c5ed40;  1 drivers
v0x59aac7c41160_0 .net "reg_rs2_data", 7 0, L_0x59aac7c5f5f0;  1 drivers
v0x59aac7c41200_0 .net "reg_x_pointer", 15 0, L_0x59aac7c5f6b0;  1 drivers
v0x59aac7c412d0_0 .net "reg_y_pointer", 15 0, L_0x59aac7c5f7a0;  1 drivers
v0x59aac7c41390_0 .net "reg_z_pointer", 15 0, L_0x59aac7c5f8d0;  1 drivers
v0x59aac7c41460_0 .net "reset_n", 0 0, L_0x59aac7c35a20;  alias, 1 drivers
v0x59aac7c41500_0 .var "return_from_interrupt", 0 0;
L_0x77bf244d1650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x59aac7c415d0_0 .net "scl", 0 0, L_0x77bf244d1650;  1 drivers
L_0x77bf244d1608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x59aac7c41670_0 .net "sda", 0 0, L_0x77bf244d1608;  1 drivers
L_0x77bf244d15c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7c41710_0 .net "spi_miso", 0 0, L_0x77bf244d15c0;  1 drivers
L_0x77bf244d1458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7c417d0_0 .net "spi_mosi", 0 0, L_0x77bf244d1458;  1 drivers
L_0x77bf244d14a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7c41890_0 .net "spi_sck", 0 0, L_0x77bf244d14a0;  1 drivers
L_0x77bf244d14e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x59aac7c41950_0 .net "spi_ss", 0 0, L_0x77bf244d14e8;  1 drivers
v0x59aac7c41a10_0 .var "sram_data_addr", 15 0;
v0x59aac7c41b00_0 .var "sram_data_in", 7 0;
v0x59aac7c41bd0_0 .net "sram_data_out", 7 0, v0x59aac7be8760_0;  1 drivers
v0x59aac7c41ca0_0 .var "sram_data_read", 0 0;
v0x59aac7c41d70_0 .net "sram_data_ready", 0 0, v0x59aac7bf4420_0;  1 drivers
v0x59aac7c41e40_0 .var "sram_data_write", 0 0;
v0x59aac7c41f10_0 .var "sreg", 7 0;
v0x59aac7c41fb0_0 .net "sreg_c", 0 0, L_0x59aac7c5dac0;  1 drivers
v0x59aac7c42080_0 .net "sreg_h", 0 0, L_0x59aac7c5dfb0;  1 drivers
v0x59aac7c42150_0 .net "sreg_i", 0 0, L_0x59aac7c5e190;  1 drivers
v0x59aac7c42220_0 .net "sreg_n", 0 0, L_0x59aac7c5dcf0;  1 drivers
v0x59aac7c422f0_0 .net "sreg_s", 0 0, L_0x59aac7c5ded0;  1 drivers
v0x59aac7c423c0_0 .net "sreg_t", 0 0, L_0x59aac7c5e0a0;  1 drivers
v0x59aac7c42460_0 .net "sreg_v", 0 0, L_0x59aac7c5dde0;  1 drivers
v0x59aac7c42530_0 .net "sreg_z", 0 0, L_0x59aac7c5dbb0;  1 drivers
v0x59aac7c42600_0 .var "stack_data_16_in", 15 0;
v0x59aac7c426a0_0 .net "stack_data_16_out", 15 0, v0x59aac7c3b770_0;  1 drivers
v0x59aac7c42770_0 .var "stack_data_in", 7 0;
v0x59aac7c42840_0 .net "stack_data_out", 7 0, v0x59aac7c3b930_0;  1 drivers
v0x59aac7c42910_0 .net "stack_pointer", 15 0, v0x59aac7c3bad0_0;  1 drivers
v0x59aac7c429e0_0 .var "stack_pop", 0 0;
v0x59aac7c42ab0_0 .var "stack_pop_16bit", 0 0;
v0x59aac7c42b80_0 .var "stack_push", 0 0;
v0x59aac7c42c50_0 .var "stack_push_16bit", 0 0;
v0x59aac7c42d20_0 .net "status_reg", 7 0, L_0x59aac7c72220;  alias, 1 drivers
v0x59aac7c42dc0_0 .net "uart_rx", 0 0, v0x59aac7c5d110_0;  alias, 1 drivers
v0x59aac7c42e60_0 .net8 "uart_tx", 0 0, RS_0x77bf24833db8;  alias, 2 drivers
L_0x77bf244d1530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7c42f00_0 .net "watchdog_reset", 0 0, L_0x77bf244d1530;  1 drivers
E_0x59aac7af0e00/0 .event edge, v0x59aac7c3cf00_0, v0x59aac7bbfa60_0, v0x59aac7bbafb0_0, v0x59aac7c02f80_0;
E_0x59aac7af0e00/1 .event edge, v0x59aac7bbaef0_0, v0x59aac7bf3a10_0, v0x59aac7b51850_0, v0x59aac7be5ea0_0;
E_0x59aac7af0e00/2 .event edge, v0x59aac7b397d0_0, v0x59aac7ace3b0_0, v0x59aac7ace470_0, v0x59aac7c05a20_0;
E_0x59aac7af0e00/3 .event edge, v0x59aac7b239b0_0, v0x59aac7bc01c0_0, v0x59aac7bf4420_0;
E_0x59aac7af0e00 .event/or E_0x59aac7af0e00/0, E_0x59aac7af0e00/1, E_0x59aac7af0e00/2, E_0x59aac7af0e00/3;
L_0x59aac7c5d8e0 .functor MUXZ 8, L_0x59aac7c5f5f0, v0x59aac7b52d10_0, v0x59aac7ba9890_0, C4<>;
L_0x59aac7c5dac0 .part v0x59aac7c41f10_0, 0, 1;
L_0x59aac7c5dbb0 .part v0x59aac7c41f10_0, 1, 1;
L_0x59aac7c5dcf0 .part v0x59aac7c41f10_0, 2, 1;
L_0x59aac7c5dde0 .part v0x59aac7c41f10_0, 3, 1;
L_0x59aac7c5ded0 .part v0x59aac7c41f10_0, 4, 1;
L_0x59aac7c5dfb0 .part v0x59aac7c41f10_0, 5, 1;
L_0x59aac7c5e0a0 .part v0x59aac7c41f10_0, 6, 1;
L_0x59aac7c5e190 .part v0x59aac7c41f10_0, 7, 1;
L_0x59aac7c72180 .cmp/eq 3, v0x59aac7c3cf00_0, L_0x77bf244d1218;
S_0x59aac7c07440 .scope module, "alu_inst" "axioma_alu" 5 232, 6 7 0, S_0x59aac7c06d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 8 "operand_a";
    .port_info 3 /INPUT 8 "operand_b";
    .port_info 4 /INPUT 5 "alu_op";
    .port_info 5 /INPUT 1 "flag_c_in";
    .port_info 6 /INPUT 1 "flag_z_in";
    .port_info 7 /INPUT 1 "flag_n_in";
    .port_info 8 /INPUT 1 "flag_v_in";
    .port_info 9 /INPUT 1 "flag_s_in";
    .port_info 10 /INPUT 1 "flag_h_in";
    .port_info 11 /OUTPUT 8 "result";
    .port_info 12 /OUTPUT 1 "flag_c_out";
    .port_info 13 /OUTPUT 1 "flag_z_out";
    .port_info 14 /OUTPUT 1 "flag_n_out";
    .port_info 15 /OUTPUT 1 "flag_v_out";
    .port_info 16 /OUTPUT 1 "flag_s_out";
    .port_info 17 /OUTPUT 1 "flag_h_out";
P_0x59aac7c39c00 .param/l "ALU_ADC" 1 6 36, C4<00001>;
P_0x59aac7c39c40 .param/l "ALU_ADD" 1 6 35, C4<00000>;
P_0x59aac7c39c80 .param/l "ALU_AND" 1 6 39, C4<00100>;
P_0x59aac7c39cc0 .param/l "ALU_ASR" 1 6 50, C4<01111>;
P_0x59aac7c39d00 .param/l "ALU_COM" 1 6 42, C4<00111>;
P_0x59aac7c39d40 .param/l "ALU_CP" 1 6 52, C4<10001>;
P_0x59aac7c39d80 .param/l "ALU_CPC" 1 6 53, C4<10010>;
P_0x59aac7c39dc0 .param/l "ALU_DEC" 1 6 45, C4<01010>;
P_0x59aac7c39e00 .param/l "ALU_EOR" 1 6 41, C4<00110>;
P_0x59aac7c39e40 .param/l "ALU_INC" 1 6 44, C4<01001>;
P_0x59aac7c39e80 .param/l "ALU_LSL" 1 6 46, C4<01011>;
P_0x59aac7c39ec0 .param/l "ALU_LSR" 1 6 47, C4<01100>;
P_0x59aac7c39f00 .param/l "ALU_NEG" 1 6 43, C4<01000>;
P_0x59aac7c39f40 .param/l "ALU_OR" 1 6 40, C4<00101>;
P_0x59aac7c39f80 .param/l "ALU_PASS" 1 6 55, C4<11111>;
P_0x59aac7c39fc0 .param/l "ALU_ROL" 1 6 48, C4<01101>;
P_0x59aac7c3a000 .param/l "ALU_ROR" 1 6 49, C4<01110>;
P_0x59aac7c3a040 .param/l "ALU_SBC" 1 6 38, C4<00011>;
P_0x59aac7c3a080 .param/l "ALU_SUB" 1 6 37, C4<00010>;
P_0x59aac7c3a0c0 .param/l "ALU_SWAP" 1 6 51, C4<10000>;
P_0x59aac7c3a100 .param/l "ALU_TST" 1 6 54, C4<10011>;
L_0x77bf244d0498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7c19040_0 .net/2u *"_ivl_0", 0 0, L_0x77bf244d0498;  1 drivers
L_0x77bf244d0528 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x59aac7c18cc0_0 .net/2u *"_ivl_10", 4 0, L_0x77bf244d0528;  1 drivers
v0x59aac7bcbf30_0 .net *"_ivl_12", 0 0, L_0x59aac7c6fe20;  1 drivers
L_0x77bf244d0570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7bcbfd0_0 .net/2u *"_ivl_14", 7 0, L_0x77bf244d0570;  1 drivers
v0x59aac7b48ce0_0 .net *"_ivl_16", 8 0, L_0x59aac7c6ff10;  1 drivers
L_0x77bf244d05b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7b49cc0_0 .net/2u *"_ivl_18", 8 0, L_0x77bf244d05b8;  1 drivers
v0x59aac7b499f0_0 .net *"_ivl_2", 8 0, L_0x59aac7c6fae0;  1 drivers
v0x59aac7b48a10_0 .net *"_ivl_20", 8 0, L_0x59aac7c70000;  1 drivers
L_0x77bf244d0600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bf5b50_0 .net/2u *"_ivl_24", 0 0, L_0x77bf244d0600;  1 drivers
v0x59aac7bf46b0_0 .net *"_ivl_26", 8 0, L_0x59aac7c702d0;  1 drivers
L_0x77bf244d0648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bf3f20_0 .net/2u *"_ivl_28", 0 0, L_0x77bf244d0648;  1 drivers
v0x59aac7bf35d0_0 .net *"_ivl_30", 8 0, L_0x59aac7c70410;  1 drivers
v0x59aac7bf3130_0 .net *"_ivl_32", 8 0, L_0x59aac7c70570;  1 drivers
L_0x77bf244d0690 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x59aac7bf07c0_0 .net/2u *"_ivl_34", 4 0, L_0x77bf244d0690;  1 drivers
v0x59aac7c024b0_0 .net *"_ivl_36", 0 0, L_0x59aac7c70710;  1 drivers
L_0x77bf244d06d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c02570_0 .net/2u *"_ivl_38", 7 0, L_0x77bf244d06d8;  1 drivers
L_0x77bf244d04e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7c02070_0 .net/2u *"_ivl_4", 0 0, L_0x77bf244d04e0;  1 drivers
v0x59aac7c01c90_0 .net *"_ivl_40", 8 0, L_0x59aac7c70840;  1 drivers
L_0x77bf244d0720 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7c04be0_0 .net/2u *"_ivl_42", 8 0, L_0x77bf244d0720;  1 drivers
v0x59aac7c03c50_0 .net *"_ivl_44", 8 0, L_0x59aac7c70a10;  1 drivers
v0x59aac7c03750_0 .net *"_ivl_6", 8 0, L_0x59aac7c6fb80;  1 drivers
v0x59aac7b05fa0_0 .net *"_ivl_8", 8 0, L_0x59aac7c6fc70;  1 drivers
v0x59aac7b96db0_0 .net "add_result", 8 0, L_0x59aac7c70190;  1 drivers
v0x59aac7b96ae0_0 .net "alu_op", 4 0, v0x59aac7ba97d0_0;  alias, 1 drivers
v0x59aac7b960e0_0 .net "clk", 0 0, L_0x59aac7b6deb0;  alias, 1 drivers
v0x59aac7b96180_0 .net "flag_c_in", 0 0, L_0x59aac7c5dac0;  alias, 1 drivers
v0x59aac7b4c830_0 .var "flag_c_out", 0 0;
v0x59aac7b4c8d0_0 .net "flag_h_in", 0 0, L_0x59aac7c5dfb0;  alias, 1 drivers
v0x59aac7b6e760_0 .var "flag_h_out", 0 0;
v0x59aac7b6e820_0 .net "flag_n_in", 0 0, L_0x59aac7c5dcf0;  alias, 1 drivers
v0x59aac7b4ec00_0 .var "flag_n_out", 0 0;
v0x59aac7b4ecc0_0 .net "flag_s_in", 0 0, L_0x59aac7c5ded0;  alias, 1 drivers
v0x59aac7bc0840_0 .var "flag_s_out", 0 0;
v0x59aac7bc08e0_0 .net "flag_v_in", 0 0, L_0x59aac7c5dde0;  alias, 1 drivers
v0x59aac7bc04a0_0 .var "flag_v_out", 0 0;
v0x59aac7bc0560_0 .net "flag_z_in", 0 0, L_0x59aac7c5dbb0;  alias, 1 drivers
v0x59aac7bc0100_0 .var "flag_z_out", 0 0;
v0x59aac7bc01c0_0 .net "operand_a", 7 0, L_0x59aac7c5ed40;  alias, 1 drivers
v0x59aac7bbfd60_0 .net "operand_b", 7 0, L_0x59aac7c5d8e0;  alias, 1 drivers
v0x59aac7bbf9c0_0 .net "reset_n", 0 0, L_0x59aac7c35a20;  alias, 1 drivers
v0x59aac7bbfa60_0 .var "result", 7 0;
v0x59aac7bbf610_0 .net "sub_result", 8 0, L_0x59aac7c70b80;  1 drivers
E_0x59aac7af5280/0 .event edge, v0x59aac7b96180_0, v0x59aac7bc08e0_0, v0x59aac7b4c8d0_0, v0x59aac7b96ae0_0;
E_0x59aac7af5280/1 .event edge, v0x59aac7b96db0_0, v0x59aac7bc01c0_0, v0x59aac7bbfd60_0, v0x59aac7bbfa60_0;
E_0x59aac7af5280/2 .event edge, v0x59aac7bbf610_0, v0x59aac7b4ec00_0, v0x59aac7bc04a0_0;
E_0x59aac7af5280 .event/or E_0x59aac7af5280/0, E_0x59aac7af5280/1, E_0x59aac7af5280/2;
L_0x59aac7c6fae0 .concat [ 8 1 0 0], L_0x59aac7c5ed40, L_0x77bf244d0498;
L_0x59aac7c6fb80 .concat [ 8 1 0 0], L_0x59aac7c5d8e0, L_0x77bf244d04e0;
L_0x59aac7c6fc70 .arith/sum 9, L_0x59aac7c6fae0, L_0x59aac7c6fb80;
L_0x59aac7c6fe20 .cmp/eq 5, v0x59aac7ba97d0_0, L_0x77bf244d0528;
L_0x59aac7c6ff10 .concat [ 1 8 0 0], L_0x59aac7c5dac0, L_0x77bf244d0570;
L_0x59aac7c70000 .functor MUXZ 9, L_0x77bf244d05b8, L_0x59aac7c6ff10, L_0x59aac7c6fe20, C4<>;
L_0x59aac7c70190 .arith/sum 9, L_0x59aac7c6fc70, L_0x59aac7c70000;
L_0x59aac7c702d0 .concat [ 8 1 0 0], L_0x59aac7c5ed40, L_0x77bf244d0600;
L_0x59aac7c70410 .concat [ 8 1 0 0], L_0x59aac7c5d8e0, L_0x77bf244d0648;
L_0x59aac7c70570 .arith/sub 9, L_0x59aac7c702d0, L_0x59aac7c70410;
L_0x59aac7c70710 .cmp/eq 5, v0x59aac7ba97d0_0, L_0x77bf244d0690;
L_0x59aac7c70840 .concat [ 1 8 0 0], L_0x59aac7c5dac0, L_0x77bf244d06d8;
L_0x59aac7c70a10 .functor MUXZ 9, L_0x77bf244d0720, L_0x59aac7c70840, L_0x59aac7c70710, C4<>;
L_0x59aac7c70b80 .arith/sub 9, L_0x59aac7c70570, L_0x59aac7c70a10;
S_0x59aac7bf4b10 .scope function.vec4.s1, "branch_taken" "branch_taken" 5 358, 5 358 0, S_0x59aac7c06d40;
 .timescale 0 0;
; Variable branch_taken is vec4 return value of scope S_0x59aac7bf4b10
v0x59aac7bbee90_0 .var "condition", 3 0;
v0x59aac7bbead0_0 .var "sreg_val", 7 0;
TD_axioma_cpu_v3_tb.dut.cpu_core_inst.branch_taken ;
    %load/vec4 v0x59aac7bbee90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x59aac7bbead0_0;
    %parti/s 1, 1, 2;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x59aac7bbead0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x59aac7bbead0_0;
    %parti/s 1, 0, 2;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x59aac7bbead0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x59aac7bbead0_0;
    %parti/s 1, 2, 3;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x59aac7bbead0_0;
    %parti/s 1, 2, 3;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x59aac7bbead0_0;
    %parti/s 1, 3, 3;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x59aac7bbead0_0;
    %parti/s 1, 3, 3;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x59aac7bbead0_0;
    %parti/s 1, 4, 4;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x59aac7bbead0_0;
    %parti/s 1, 4, 4;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to branch_taken (store_vec4_to_lval)
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %end;
S_0x59aac7bf61c0 .scope module, "decoder_inst" "axioma_decoder_v2" 5 167, 7 7 0, S_0x59aac7c06d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /INPUT 1 "instruction_valid";
    .port_info 4 /OUTPUT 5 "rs1_addr";
    .port_info 5 /OUTPUT 5 "rs2_addr";
    .port_info 6 /OUTPUT 5 "rd_addr";
    .port_info 7 /OUTPUT 1 "rd_write_en";
    .port_info 8 /OUTPUT 5 "alu_op";
    .port_info 9 /OUTPUT 1 "alu_use_immediate";
    .port_info 10 /OUTPUT 8 "immediate";
    .port_info 11 /OUTPUT 1 "mem_read";
    .port_info 12 /OUTPUT 1 "mem_write";
    .port_info 13 /OUTPUT 3 "mem_mode";
    .port_info 14 /OUTPUT 1 "use_pointer";
    .port_info 15 /OUTPUT 2 "pointer_sel";
    .port_info 16 /OUTPUT 1 "pointer_post_inc";
    .port_info 17 /OUTPUT 1 "pointer_pre_dec";
    .port_info 18 /OUTPUT 1 "stack_push";
    .port_info 19 /OUTPUT 1 "stack_pop";
    .port_info 20 /OUTPUT 1 "stack_push_pc";
    .port_info 21 /OUTPUT 1 "stack_pop_pc";
    .port_info 22 /OUTPUT 1 "branch_en";
    .port_info 23 /OUTPUT 4 "branch_condition";
    .port_info 24 /OUTPUT 12 "branch_offset";
    .port_info 25 /OUTPUT 1 "jump_en";
    .port_info 26 /OUTPUT 22 "jump_addr";
    .port_info 27 /OUTPUT 1 "call_en";
    .port_info 28 /OUTPUT 1 "ret_en";
    .port_info 29 /OUTPUT 1 "io_read";
    .port_info 30 /OUTPUT 1 "io_write";
    .port_info 31 /OUTPUT 6 "io_addr";
    .port_info 32 /OUTPUT 1 "bit_set";
    .port_info 33 /OUTPUT 1 "bit_clear";
    .port_info 34 /OUTPUT 3 "bit_num";
    .port_info 35 /OUTPUT 1 "sreg_update";
    .port_info 36 /OUTPUT 8 "sreg_mask";
    .port_info 37 /OUTPUT 1 "instruction_decoded";
    .port_info 38 /OUTPUT 1 "unsupported_instruction";
    .port_info 39 /OUTPUT 1 "is_16bit_instruction";
    .port_info 40 /OUTPUT 16 "debug_opcode";
P_0x59aac7c3a150 .param/l "ALU_ADC" 1 7 109, C4<00001>;
P_0x59aac7c3a190 .param/l "ALU_ADD" 1 7 108, C4<00000>;
P_0x59aac7c3a1d0 .param/l "ALU_AND" 1 7 112, C4<00100>;
P_0x59aac7c3a210 .param/l "ALU_ASR" 1 7 123, C4<01111>;
P_0x59aac7c3a250 .param/l "ALU_COM" 1 7 115, C4<00111>;
P_0x59aac7c3a290 .param/l "ALU_CP" 1 7 125, C4<10001>;
P_0x59aac7c3a2d0 .param/l "ALU_CPC" 1 7 126, C4<10010>;
P_0x59aac7c3a310 .param/l "ALU_DEC" 1 7 118, C4<01010>;
P_0x59aac7c3a350 .param/l "ALU_EOR" 1 7 114, C4<00110>;
P_0x59aac7c3a390 .param/l "ALU_INC" 1 7 117, C4<01001>;
P_0x59aac7c3a3d0 .param/l "ALU_LSL" 1 7 119, C4<01011>;
P_0x59aac7c3a410 .param/l "ALU_LSR" 1 7 120, C4<01100>;
P_0x59aac7c3a450 .param/l "ALU_NEG" 1 7 116, C4<01000>;
P_0x59aac7c3a490 .param/l "ALU_OR" 1 7 113, C4<00101>;
P_0x59aac7c3a4d0 .param/l "ALU_PASS" 1 7 128, C4<11111>;
P_0x59aac7c3a510 .param/l "ALU_ROL" 1 7 121, C4<01101>;
P_0x59aac7c3a550 .param/l "ALU_ROR" 1 7 122, C4<01110>;
P_0x59aac7c3a590 .param/l "ALU_SBC" 1 7 111, C4<00011>;
P_0x59aac7c3a5d0 .param/l "ALU_SUB" 1 7 110, C4<00010>;
P_0x59aac7c3a610 .param/l "ALU_SWAP" 1 7 124, C4<10000>;
P_0x59aac7c3a650 .param/l "ALU_TST" 1 7 127, C4<10011>;
P_0x59aac7c3a690 .param/l "BRANCH_CC" 1 7 99, C4<0100>;
P_0x59aac7c3a6d0 .param/l "BRANCH_CS" 1 7 98, C4<0011>;
P_0x59aac7c3a710 .param/l "BRANCH_EQ" 1 7 96, C4<0001>;
P_0x59aac7c3a750 .param/l "BRANCH_GE" 1 7 105, C4<1010>;
P_0x59aac7c3a790 .param/l "BRANCH_LT" 1 7 104, C4<1001>;
P_0x59aac7c3a7d0 .param/l "BRANCH_MI" 1 7 100, C4<0101>;
P_0x59aac7c3a810 .param/l "BRANCH_NE" 1 7 97, C4<0010>;
P_0x59aac7c3a850 .param/l "BRANCH_PL" 1 7 101, C4<0110>;
P_0x59aac7c3a890 .param/l "BRANCH_VC" 1 7 103, C4<1000>;
P_0x59aac7c3a8d0 .param/l "BRANCH_VS" 1 7 102, C4<0111>;
P_0x59aac7c3a910 .param/l "MEM_DIRECT" 1 7 88, C4<000>;
P_0x59aac7c3a950 .param/l "MEM_DISP" 1 7 92, C4<100>;
P_0x59aac7c3a990 .param/l "MEM_INDIRECT" 1 7 89, C4<001>;
P_0x59aac7c3a9d0 .param/l "MEM_IO" 1 7 93, C4<101>;
P_0x59aac7c3aa10 .param/l "MEM_POST_INC" 1 7 90, C4<010>;
P_0x59aac7c3aa50 .param/l "MEM_PRE_DEC" 1 7 91, C4<011>;
v0x59aac7b23400_0 .net *"_ivl_13", 0 0, L_0x59aac7c5e690;  1 drivers
v0x59aac7baa6f0_0 .net *"_ivl_15", 3 0, L_0x59aac7c5e770;  1 drivers
v0x59aac7baa2e0_0 .net *"_ivl_23", 3 0, L_0x59aac7c5ec00;  1 drivers
v0x59aac7baa3a0_0 .net *"_ivl_25", 3 0, L_0x59aac7c5eca0;  1 drivers
v0x59aac7ba9f30_0 .net *"_ivl_3", 2 0, L_0x59aac7c5e370;  1 drivers
L_0x77bf244d0210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7ba9b80_0 .net *"_ivl_7", 0 0, L_0x77bf244d0210;  1 drivers
v0x59aac7ba97d0_0 .var "alu_op", 4 0;
v0x59aac7ba9890_0 .var "alu_use_immediate", 0 0;
v0x59aac7b502c0_0 .var "bit_clear", 0 0;
v0x59aac7b50380_0 .var "bit_num", 2 0;
v0x59aac7b4f950_0 .var "bit_set", 0 0;
v0x59aac7b4fa10_0 .var "branch_condition", 3 0;
v0x59aac7b539d0_0 .var "branch_en", 0 0;
v0x59aac7b53a90_0 .var "branch_offset", 11 0;
v0x59aac7b53590_0 .var "call_en", 0 0;
v0x59aac7b53650_0 .net "clk", 0 0, L_0x59aac7b6deb0;  alias, 1 drivers
v0x59aac7b53150_0 .var "debug_opcode", 15 0;
v0x59aac7b52d10_0 .var "immediate", 7 0;
v0x59aac7b51c90_0 .net "instruction", 15 0, v0x59aac7c3f450_0;  1 drivers
v0x59aac7b51850_0 .var "instruction_decoded", 0 0;
v0x59aac7b51910_0 .net "instruction_valid", 0 0, v0x59aac7c3f520_0;  1 drivers
v0x59aac7b50700_0 .var "io_addr", 5 0;
v0x59aac7b4f330_0 .var "io_read", 0 0;
v0x59aac7b4f3f0_0 .var "io_write", 0 0;
v0x59aac7bcbc20_0 .var "is_16bit_instruction", 0 0;
v0x59aac7bcbce0_0 .var "jump_addr", 21 0;
v0x59aac7bee130_0 .var "jump_en", 0 0;
v0x59aac7bee1f0_0 .net "k12_imm", 11 0, L_0x59aac7c5efc0;  1 drivers
v0x59aac7c01570_0 .net "k5_imm", 4 0, L_0x59aac7c5f190;  1 drivers
v0x59aac7b06510_0 .net "k6_imm", 5 0, L_0x59aac7c5eea0;  1 drivers
v0x59aac7bf56f0_0 .net "k7_imm", 6 0, L_0x59aac7c5f060;  1 drivers
v0x59aac7bf52f0_0 .net "k8_imm", 7 0, L_0x59aac7c5edb0;  1 drivers
v0x59aac7bf4ef0_0 .var "mem_mode", 2 0;
v0x59aac7ace3b0_0 .var "mem_read", 0 0;
v0x59aac7ace470_0 .var "mem_write", 0 0;
v0x59aac7ace530_0 .net "opcode_h3", 3 0, L_0x59aac7c5e410;  1 drivers
v0x59aac7bf4f90_0 .net "opcode_h4", 3 0, L_0x59aac7c5e280;  1 drivers
v0x59aac7c06940_0 .net "opcode_h8", 7 0, L_0x59aac7c5e550;  1 drivers
v0x59aac7c06a00_0 .var "pointer_post_inc", 0 0;
v0x59aac7c06540_0 .var "pointer_pre_dec", 0 0;
v0x59aac7c06600_0 .var "pointer_sel", 1 0;
v0x59aac7c06140_0 .net "rd_4bit", 3 0, L_0x59aac7c5e950;  1 drivers
v0x59aac7c06200_0 .net "rd_5bit", 4 0, L_0x59aac7c5e5f0;  1 drivers
v0x59aac7b39bd0_0 .var "rd_addr", 4 0;
v0x59aac7b397d0_0 .var "rd_write_en", 0 0;
v0x59aac7b39890_0 .net "reset_n", 0 0, L_0x59aac7c35a20;  alias, 1 drivers
v0x59aac7af17b0_0 .var "ret_en", 0 0;
v0x59aac7af1870_0 .net "rr_4bit", 3 0, L_0x59aac7c5eb00;  1 drivers
v0x59aac7af15d0_0 .net "rr_5bit", 4 0, L_0x59aac7c5e810;  1 drivers
v0x59aac7af1690_0 .var "rs1_addr", 4 0;
v0x59aac7af13f0_0 .var "rs2_addr", 4 0;
v0x59aac7af14d0_0 .var "sreg_mask", 7 0;
v0x59aac7b23910_0 .var "sreg_update", 0 0;
v0x59aac7b239b0_0 .var "stack_pop", 0 0;
v0x59aac7c05980_0 .var "stack_pop_pc", 0 0;
v0x59aac7c05a20_0 .var "stack_push", 0 0;
v0x59aac7be5de0_0 .var "stack_push_pc", 0 0;
v0x59aac7be5ea0_0 .var "unsupported_instruction", 0 0;
v0x59aac7be6be0_0 .var "use_pointer", 0 0;
E_0x59aac7af5e80/0 .event edge, v0x59aac7b51c90_0, v0x59aac7b51910_0, v0x59aac7c06200_0, v0x59aac7af15d0_0;
E_0x59aac7af5e80/1 .event edge, v0x59aac7c06140_0, v0x59aac7bf52f0_0, v0x59aac7bee1f0_0, v0x59aac7bf56f0_0;
E_0x59aac7af5e80 .event/or E_0x59aac7af5e80/0, E_0x59aac7af5e80/1;
L_0x59aac7c5e280 .part v0x59aac7c3f450_0, 12, 4;
L_0x59aac7c5e370 .part v0x59aac7c3f450_0, 12, 3;
L_0x59aac7c5e410 .concat [ 3 1 0 0], L_0x59aac7c5e370, L_0x77bf244d0210;
L_0x59aac7c5e550 .part v0x59aac7c3f450_0, 8, 8;
L_0x59aac7c5e5f0 .part v0x59aac7c3f450_0, 4, 5;
L_0x59aac7c5e690 .part v0x59aac7c3f450_0, 9, 1;
L_0x59aac7c5e770 .part v0x59aac7c3f450_0, 0, 4;
L_0x59aac7c5e810 .concat [ 4 1 0 0], L_0x59aac7c5e770, L_0x59aac7c5e690;
L_0x59aac7c5e950 .part v0x59aac7c3f450_0, 4, 4;
L_0x59aac7c5eb00 .part v0x59aac7c3f450_0, 0, 4;
L_0x59aac7c5ec00 .part v0x59aac7c3f450_0, 8, 4;
L_0x59aac7c5eca0 .part v0x59aac7c3f450_0, 0, 4;
L_0x59aac7c5edb0 .concat [ 4 4 0 0], L_0x59aac7c5eca0, L_0x59aac7c5ec00;
L_0x59aac7c5eea0 .part v0x59aac7c3f450_0, 4, 6;
L_0x59aac7c5efc0 .part v0x59aac7c3f450_0, 0, 12;
L_0x59aac7c5f060 .part v0x59aac7c3f450_0, 3, 7;
L_0x59aac7c5f190 .part v0x59aac7c3f450_0, 4, 5;
S_0x59aac7af5f10 .scope module, "flash_inst" "axioma_flash_ctrl" 5 254, 8 7 0, S_0x59aac7c06d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 16 "prog_addr";
    .port_info 3 /OUTPUT 16 "prog_data";
    .port_info 4 /INPUT 1 "prog_read";
    .port_info 5 /OUTPUT 1 "prog_ready";
    .port_info 6 /INPUT 16 "boot_addr";
    .port_info 7 /INPUT 16 "boot_data";
    .port_info 8 /INPUT 1 "boot_write";
    .port_info 9 /INPUT 1 "boot_erase";
    .port_info 10 /INPUT 1 "boot_enable";
    .port_info 11 /OUTPUT 1 "boot_ready";
    .port_info 12 /INPUT 1 "page_buffer_load";
    .port_info 13 /INPUT 1 "page_write_enable";
    .port_info 14 /INPUT 6 "page_addr";
    .port_info 15 /OUTPUT 1 "flash_busy";
    .port_info 16 /OUTPUT 16 "flash_size";
    .port_info 17 /OUTPUT 1 "bootloader_active";
    .port_info 18 /OUTPUT 16 "debug_last_addr";
    .port_info 19 /OUTPUT 16 "debug_last_data";
P_0x59aac7c1b400 .param/l "BOOTLOADER_START" 1 8 44, +C4<00000000000000000011111000000000>;
P_0x59aac7c1b440 .param/l "FLASH_SIZE_WORDS" 1 8 41, +C4<00000000000000000100000000000000>;
P_0x59aac7c1b480 .param/l "NUM_PAGES" 1 8 43, +C4<00000000000000000000000100000000>;
P_0x59aac7c1b4c0 .param/l "PAGE_SIZE_WORDS" 1 8 42, +C4<00000000000000000000000001000000>;
P_0x59aac7c1b500 .param/l "STATE_BUSY" 1 8 52, C4<101>;
P_0x59aac7c1b540 .param/l "STATE_ERASE" 1 8 49, C4<010>;
P_0x59aac7c1b580 .param/l "STATE_IDLE" 1 8 47, C4<000>;
P_0x59aac7c1b5c0 .param/l "STATE_READ" 1 8 48, C4<001>;
P_0x59aac7c1b600 .param/l "STATE_VERIFY" 1 8 51, C4<100>;
P_0x59aac7c1b640 .param/l "STATE_WRITE" 1 8 50, C4<011>;
L_0x59aac7c709a0 .functor BUFZ 16, v0x59aac7af5910_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59aac7c6fd10 .functor BUFZ 16, v0x59aac7af59f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x77bf244d0768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7b6a430_0 .net "boot_addr", 15 0, L_0x77bf244d0768;  1 drivers
L_0x77bf244d07b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7b69bc0_0 .net "boot_data", 15 0, L_0x77bf244d07b0;  1 drivers
v0x59aac7b17e00_0 .net "boot_enable", 0 0, v0x59aac7c5b470_0;  alias, 1 drivers
L_0x77bf244d0840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7b17ea0_0 .net "boot_erase", 0 0, L_0x77bf244d0840;  1 drivers
v0x59aac7b173d0_0 .var "boot_ready", 0 0;
L_0x77bf244d07f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7b39f70_0 .net "boot_write", 0 0, L_0x77bf244d07f8;  1 drivers
v0x59aac7b3a030_0 .var "bootloader_active", 0 0;
v0x59aac7b3ba80_0 .var "buffer_word_count", 5 0;
v0x59aac7b3bb60_0 .net "clk", 0 0, L_0x59aac7b6deb0;  alias, 1 drivers
v0x59aac7af5910_0 .var "current_addr", 15 0;
v0x59aac7af59f0_0 .var "current_data", 15 0;
v0x59aac7b49630_0 .net "debug_last_addr", 15 0, L_0x59aac7c709a0;  1 drivers
v0x59aac7b49710_0 .net "debug_last_data", 15 0, L_0x59aac7c6fd10;  1 drivers
v0x59aac7c188a0_0 .var "flash_busy", 0 0;
v0x59aac7c18960 .array "flash_memory", 16383 0, 15 0;
v0x59aac7b492f0_0 .var "flash_size", 15 0;
v0x59aac7b493b0_0 .var "flash_state", 2 0;
v0x59aac7b48fe0_0 .var "flash_write_enable", 0 0;
v0x59aac7b490a0_0 .var/i "i", 31 0;
v0x59aac7bcc3d0_0 .var "next_state", 2 0;
v0x59aac7bcc4b0_0 .var "operation_timer", 7 0;
L_0x77bf244d0918 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7bcc170_0 .net "page_addr", 5 0, L_0x77bf244d0918;  1 drivers
v0x59aac7bcc250 .array "page_buffer", 63 0, 15 0;
L_0x77bf244d0888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7beee70_0 .net "page_buffer_load", 0 0, L_0x77bf244d0888;  1 drivers
v0x59aac7beef30_0 .var "page_buffer_loaded", 0 0;
L_0x77bf244d08d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bee960_0 .net "page_write_enable", 0 0, L_0x77bf244d08d0;  1 drivers
v0x59aac7beea00_0 .net "prog_addr", 15 0, v0x59aac7c40600_0;  1 drivers
v0x59aac7bee4e0_0 .var "prog_data", 15 0;
v0x59aac7bee5a0_0 .net "prog_read", 0 0, v0x59aac7c3f210_0;  1 drivers
v0x59aac7bf3a10_0 .var "prog_ready", 0 0;
v0x59aac7bf3ab0_0 .net "reset_n", 0 0, L_0x59aac7c35a20;  alias, 1 drivers
E_0x59aac79e47c0 .event posedge, v0x59aac7944870_0;
E_0x59aac7b95d00/0 .event negedge, v0x59aac7af5cb0_0;
E_0x59aac7b95d00/1 .event posedge, v0x59aac7944870_0;
E_0x59aac7b95d00 .event/or E_0x59aac7b95d00/0, E_0x59aac7b95d00/1;
E_0x59aac7c008a0/0 .event edge, v0x59aac7b493b0_0, v0x59aac7bee5a0_0, v0x59aac7b17ea0_0, v0x59aac7b3a030_0;
E_0x59aac7c008a0/1 .event edge, v0x59aac7bee960_0, v0x59aac7bcc4b0_0;
E_0x59aac7c008a0 .event/or E_0x59aac7c008a0/0, E_0x59aac7c008a0/1;
S_0x59aac7bbdd90 .scope function.vec4.s1, "is_bootloader_protected" "is_bootloader_protected" 8 250, 8 250 0, S_0x59aac7af5f10;
 .timescale 0 0;
v0x59aac7b6ae10_0 .var "addr", 15 0;
; Variable is_bootloader_protected is vec4 return value of scope S_0x59aac7bbdd90
TD_axioma_cpu_v3_tb.dut.cpu_core_inst.flash_inst.is_bootloader_protected ;
    %pushi/vec4 15872, 0, 32;
    %load/vec4 v0x59aac7b6ae10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x59aac7b3a030_0;
    %nor/r;
    %and;
    %ret/vec4 0, 0, 1;  Assign to is_bootloader_protected (store_vec4_to_lval)
    %end;
S_0x59aac7b6b8b0 .scope module, "interrupt_inst" "axioma_interrupt" 5 309, 9 7 0, S_0x59aac7c06d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "global_int_enable";
    .port_info 3 /OUTPUT 1 "interrupt_request";
    .port_info 4 /OUTPUT 6 "interrupt_vector";
    .port_info 5 /INPUT 1 "interrupt_ack";
    .port_info 6 /INPUT 1 "return_from_interrupt";
    .port_info 7 /INPUT 1 "int0_pin";
    .port_info 8 /INPUT 1 "int1_pin";
    .port_info 9 /INPUT 1 "pcint0_pin";
    .port_info 10 /INPUT 1 "pcint1_pin";
    .port_info 11 /INPUT 1 "pcint2_pin";
    .port_info 12 /INPUT 1 "timer0_ovf";
    .port_info 13 /INPUT 1 "timer0_compa";
    .port_info 14 /INPUT 1 "timer0_compb";
    .port_info 15 /INPUT 1 "timer1_ovf";
    .port_info 16 /INPUT 1 "timer1_compa";
    .port_info 17 /INPUT 1 "timer1_compb";
    .port_info 18 /INPUT 1 "timer1_capt";
    .port_info 19 /INPUT 1 "timer2_ovf";
    .port_info 20 /INPUT 1 "timer2_compa";
    .port_info 21 /INPUT 1 "timer2_compb";
    .port_info 22 /INPUT 1 "spi_ready";
    .port_info 23 /INPUT 1 "usart_rx_complete";
    .port_info 24 /INPUT 1 "usart_udre";
    .port_info 25 /INPUT 1 "usart_tx_complete";
    .port_info 26 /INPUT 1 "adc_complete";
    .port_info 27 /INPUT 1 "eeprom_ready";
    .port_info 28 /INPUT 1 "analog_comp";
    .port_info 29 /INPUT 1 "twi_interrupt";
    .port_info 30 /INPUT 1 "spm_ready";
    .port_info 31 /INPUT 8 "eimsk_reg";
    .port_info 32 /INPUT 8 "eifr_reg";
    .port_info 33 /INPUT 8 "pcmsk0_reg";
    .port_info 34 /INPUT 8 "pcmsk1_reg";
    .port_info 35 /INPUT 8 "pcmsk2_reg";
    .port_info 36 /INPUT 8 "pcifr_reg";
    .port_info 37 /INPUT 8 "pcicr_reg";
    .port_info 38 /INPUT 8 "timsk0_reg";
    .port_info 39 /INPUT 8 "timsk1_reg";
    .port_info 40 /INPUT 8 "timsk2_reg";
    .port_info 41 /OUTPUT 26 "pending_interrupts";
    .port_info 42 /OUTPUT 5 "current_priority";
    .port_info 43 /OUTPUT 1 "interrupt_in_progress";
    .port_info 44 /OUTPUT 6 "debug_last_vector";
P_0x59aac7c3aaa0 .param/l "INT_STATE_ACTIVE" 1 9 96, C4<10>;
P_0x59aac7c3aae0 .param/l "INT_STATE_IDLE" 1 9 94, C4<00>;
P_0x59aac7c3ab20 .param/l "INT_STATE_PENDING" 1 9 95, C4<01>;
P_0x59aac7c3ab60 .param/l "INT_STATE_RETURN" 1 9 97, C4<11>;
P_0x59aac7c3aba0 .param/l "VECTOR_ADC" 1 9 87, C4<010101>;
P_0x59aac7c3abe0 .param/l "VECTOR_ANALOG_COMP" 1 9 89, C4<010111>;
P_0x59aac7c3ac20 .param/l "VECTOR_EE_READY" 1 9 88, C4<010110>;
P_0x59aac7c3ac60 .param/l "VECTOR_INT0" 1 9 67, C4<000001>;
P_0x59aac7c3aca0 .param/l "VECTOR_INT1" 1 9 68, C4<000010>;
P_0x59aac7c3ace0 .param/l "VECTOR_PCINT0" 1 9 69, C4<000011>;
P_0x59aac7c3ad20 .param/l "VECTOR_PCINT1" 1 9 70, C4<000100>;
P_0x59aac7c3ad60 .param/l "VECTOR_PCINT2" 1 9 71, C4<000101>;
P_0x59aac7c3ada0 .param/l "VECTOR_RESET" 1 9 66, C4<000000>;
P_0x59aac7c3ade0 .param/l "VECTOR_SPI_STC" 1 9 83, C4<010001>;
P_0x59aac7c3ae20 .param/l "VECTOR_SPM_READY" 1 9 91, C4<011001>;
P_0x59aac7c3ae60 .param/l "VECTOR_TIMER0_COMPA" 1 9 80, C4<001110>;
P_0x59aac7c3aea0 .param/l "VECTOR_TIMER0_COMPB" 1 9 81, C4<001111>;
P_0x59aac7c3aee0 .param/l "VECTOR_TIMER0_OVF" 1 9 82, C4<010000>;
P_0x59aac7c3af20 .param/l "VECTOR_TIMER1_CAPT" 1 9 76, C4<001010>;
P_0x59aac7c3af60 .param/l "VECTOR_TIMER1_COMPA" 1 9 77, C4<001011>;
P_0x59aac7c3afa0 .param/l "VECTOR_TIMER1_COMPB" 1 9 78, C4<001100>;
P_0x59aac7c3afe0 .param/l "VECTOR_TIMER1_OVF" 1 9 79, C4<001101>;
P_0x59aac7c3b020 .param/l "VECTOR_TIMER2_COMPA" 1 9 73, C4<000111>;
P_0x59aac7c3b060 .param/l "VECTOR_TIMER2_COMPB" 1 9 74, C4<001000>;
P_0x59aac7c3b0a0 .param/l "VECTOR_TIMER2_OVF" 1 9 75, C4<001001>;
P_0x59aac7c3b0e0 .param/l "VECTOR_TWI" 1 9 90, C4<011000>;
P_0x59aac7c3b120 .param/l "VECTOR_USART_RX" 1 9 84, C4<010010>;
P_0x59aac7c3b160 .param/l "VECTOR_USART_TX" 1 9 86, C4<010100>;
P_0x59aac7c3b1a0 .param/l "VECTOR_USART_UDRE" 1 9 85, C4<010011>;
P_0x59aac7c3b1e0 .param/l "VECTOR_WDT" 1 9 72, C4<000110>;
L_0x59aac7c712b0 .functor XOR 1, v0x59aac7c5c010_0, v0x59aac7be9350_0, C4<0>, C4<0>;
L_0x59aac7c71410 .functor XOR 1, v0x59aac7c5c0b0_0, v0x59aac7bbb590_0, C4<0>, C4<0>;
L_0x77bf244d09a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x59aac7c71570 .functor XOR 1, L_0x77bf244d09a8, v0x59aac7bb94f0_0, C4<0>, C4<0>;
L_0x77bf244d09f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x59aac7c71670 .functor XOR 1, L_0x77bf244d09f0, v0x59aac7bb8e30_0, C4<0>, C4<0>;
L_0x77bf244d0a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x59aac7c717a0 .functor XOR 1, L_0x77bf244d0a38, v0x59aac7992fb0_0, C4<0>, C4<0>;
L_0x77bf244d0e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7c05250_0 .net "adc_complete", 0 0, L_0x77bf244d0e70;  1 drivers
L_0x77bf244d0f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7c046d0_0 .net "analog_comp", 0 0, L_0x77bf244d0f00;  1 drivers
v0x59aac7c04790_0 .net "clk", 0 0, L_0x59aac7b6deb0;  alias, 1 drivers
v0x59aac7c041c0_0 .var "current_priority", 4 0;
v0x59aac7c04280_0 .var "debug_last_vector", 5 0;
L_0x77bf244d0eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7c03440_0 .net "eeprom_ready", 0 0, L_0x77bf244d0eb8;  1 drivers
v0x59aac7c3feb0_60 .array/port v0x59aac7c3feb0, 60;
v0x59aac7c03500_0 .net "eifr_reg", 7 0, v0x59aac7c3feb0_60;  1 drivers
v0x59aac7c3feb0_61 .array/port v0x59aac7c3feb0, 61;
v0x59aac7c02ea0_0 .net "eimsk_reg", 7 0, v0x59aac7c3feb0_61;  1 drivers
v0x59aac7c02f80_0 .net "global_int_enable", 0 0, L_0x59aac7c5e190;  alias, 1 drivers
v0x59aac7c02990_0 .var "highest_priority", 4 0;
v0x59aac7c02a70_0 .net "int0_edge", 0 0, L_0x59aac7c712b0;  1 drivers
v0x59aac7be9290_0 .net "int0_pin", 0 0, v0x59aac7c5c010_0;  alias, 1 drivers
v0x59aac7be9350_0 .var "int0_prev", 0 0;
v0x59aac7be76f0_0 .net "int1_edge", 0 0, L_0x59aac7c71410;  1 drivers
v0x59aac7be7790_0 .net "int1_pin", 0 0, v0x59aac7c5c0b0_0;  alias, 1 drivers
v0x59aac7bbb590_0 .var "int1_prev", 0 0;
v0x59aac7bbb650_0 .var "int_state", 1 0;
v0x59aac7bbb240_0 .net "interrupt_ack", 0 0, v0x59aac7c3f790_0;  1 drivers
v0x59aac7bbb300_0 .var "interrupt_flags", 25 0;
v0x59aac7bbaef0_0 .var "interrupt_in_progress", 0 0;
v0x59aac7bbafb0_0 .var "interrupt_request", 0 0;
v0x59aac7b4d2b0_0 .var "interrupt_sources", 25 0;
v0x59aac7b4d370_0 .var "interrupt_vector", 5 0;
v0x59aac7bb9a70_0 .var "next_int_state", 1 0;
L_0x77bf244d10f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb9b50_0 .net "pcicr_reg", 7 0, L_0x77bf244d10f8;  1 drivers
L_0x77bf244d10b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb9760_0 .net "pcifr_reg", 7 0, L_0x77bf244d10b0;  1 drivers
v0x59aac7bb9820_0 .net "pcint0_edge", 0 0, L_0x59aac7c71570;  1 drivers
v0x59aac7bb9450_0 .net "pcint0_pin", 0 0, L_0x77bf244d09a8;  1 drivers
v0x59aac7bb94f0_0 .var "pcint0_prev", 0 0;
v0x59aac7bb9140_0 .net "pcint1_edge", 0 0, L_0x59aac7c71670;  1 drivers
v0x59aac7bb9200_0 .net "pcint1_pin", 0 0, L_0x77bf244d09f0;  1 drivers
v0x59aac7bb8e30_0 .var "pcint1_prev", 0 0;
v0x59aac7bb8ed0_0 .net "pcint2_edge", 0 0, L_0x59aac7c717a0;  1 drivers
v0x59aac7992ef0_0 .net "pcint2_pin", 0 0, L_0x77bf244d0a38;  1 drivers
v0x59aac7992fb0_0 .var "pcint2_prev", 0 0;
L_0x77bf244d0fd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7993070_0 .net "pcmsk0_reg", 7 0, L_0x77bf244d0fd8;  1 drivers
L_0x77bf244d1020 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb8b20_0 .net "pcmsk1_reg", 7 0, L_0x77bf244d1020;  1 drivers
L_0x77bf244d1068 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb8c00_0 .net "pcmsk2_reg", 7 0, L_0x77bf244d1068;  1 drivers
v0x59aac7bb8810_0 .var "pending_interrupts", 25 0;
v0x59aac7bb88f0_0 .net "reset_n", 0 0, L_0x59aac7c35a20;  alias, 1 drivers
v0x59aac7bb8500_0 .net "return_from_interrupt", 0 0, v0x59aac7c41500_0;  1 drivers
L_0x77bf244d0d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb85a0_0 .net "spi_ready", 0 0, L_0x77bf244d0d50;  1 drivers
L_0x77bf244d0f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb81f0_0 .net "spm_ready", 0 0, L_0x77bf244d0f90;  1 drivers
L_0x77bf244d0ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb82b0_0 .net "timer0_compa", 0 0, L_0x77bf244d0ac8;  1 drivers
L_0x77bf244d0b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb7ee0_0 .net "timer0_compb", 0 0, L_0x77bf244d0b10;  1 drivers
L_0x77bf244d0a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb7f80_0 .net "timer0_ovf", 0 0, L_0x77bf244d0a80;  1 drivers
L_0x77bf244d0c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7b4cda0_0 .net "timer1_capt", 0 0, L_0x77bf244d0c30;  1 drivers
L_0x77bf244d0ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7b4ce60_0 .net "timer1_compa", 0 0, L_0x77bf244d0ba0;  1 drivers
L_0x77bf244d0be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb7bd0_0 .net "timer1_compb", 0 0, L_0x77bf244d0be8;  1 drivers
L_0x77bf244d0b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb7c70_0 .net "timer1_ovf", 0 0, L_0x77bf244d0b58;  1 drivers
L_0x77bf244d0cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb78c0_0 .net "timer2_compa", 0 0, L_0x77bf244d0cc0;  1 drivers
L_0x77bf244d0d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb7980_0 .net "timer2_compb", 0 0, L_0x77bf244d0d08;  1 drivers
L_0x77bf244d0c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb75b0_0 .net "timer2_ovf", 0 0, L_0x77bf244d0c78;  1 drivers
L_0x77bf244d1140 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb7650_0 .net "timsk0_reg", 7 0, L_0x77bf244d1140;  1 drivers
L_0x77bf244d1188 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb72a0_0 .net "timsk1_reg", 7 0, L_0x77bf244d1188;  1 drivers
L_0x77bf244d11d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb7360_0 .net "timsk2_reg", 7 0, L_0x77bf244d11d0;  1 drivers
L_0x77bf244d0f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb6f90_0 .net "twi_interrupt", 0 0, L_0x77bf244d0f48;  1 drivers
L_0x77bf244d0d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb7050_0 .net "usart_rx_complete", 0 0, L_0x77bf244d0d98;  1 drivers
L_0x77bf244d0e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb6c80_0 .net "usart_tx_complete", 0 0, L_0x77bf244d0e28;  1 drivers
L_0x77bf244d0de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bb6d20_0 .net "usart_udre", 0 0, L_0x77bf244d0de0;  1 drivers
E_0x59aac795a260/0 .event edge, v0x59aac7bbb650_0, v0x59aac7c02f80_0, v0x59aac7bb8810_0, v0x59aac7bbaef0_0;
E_0x59aac795a260/1 .event edge, v0x59aac7bbb240_0, v0x59aac7bb8500_0;
E_0x59aac795a260 .event/or E_0x59aac795a260/0, E_0x59aac795a260/1;
E_0x59aac7bef970/0 .event edge, v0x59aac7c02a70_0, v0x59aac7c02ea0_0, v0x59aac7be76f0_0, v0x59aac7bb9820_0;
E_0x59aac7bef970/1 .event edge, v0x59aac7bb9b50_0, v0x59aac7bb9140_0, v0x59aac7bb8ed0_0, v0x59aac7bb78c0_0;
E_0x59aac7bef970/2 .event edge, v0x59aac7bb7360_0, v0x59aac7bb7980_0, v0x59aac7bb75b0_0, v0x59aac7b4cda0_0;
E_0x59aac7bef970/3 .event edge, v0x59aac7bb72a0_0, v0x59aac7b4ce60_0, v0x59aac7bb7bd0_0, v0x59aac7bb7c70_0;
E_0x59aac7bef970/4 .event edge, v0x59aac7bb82b0_0, v0x59aac7bb7650_0, v0x59aac7bb7ee0_0, v0x59aac7bb7f80_0;
E_0x59aac7bef970/5 .event edge, v0x59aac7bb85a0_0, v0x59aac7bb7050_0, v0x59aac7bb6d20_0, v0x59aac7bb6c80_0;
E_0x59aac7bef970/6 .event edge, v0x59aac7c05250_0, v0x59aac7c03440_0, v0x59aac7c046d0_0, v0x59aac7bb6f90_0;
E_0x59aac7bef970/7 .event edge, v0x59aac7bb81f0_0;
E_0x59aac7bef970 .event/or E_0x59aac7bef970/0, E_0x59aac7bef970/1, E_0x59aac7bef970/2, E_0x59aac7bef970/3, E_0x59aac7bef970/4, E_0x59aac7bef970/5, E_0x59aac7bef970/6, E_0x59aac7bef970/7;
S_0x59aac7b68da0 .scope task, "find_highest_priority" "find_highest_priority" 9 266, 9 266 0, S_0x59aac7b6b8b0;
 .timescale 0 0;
v0x59aac7c05150_0 .var/i "i", 31 0;
TD_axioma_cpu_v3_tb.dut.cpu_core_inst.interrupt_inst.find_highest_priority ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x59aac7c02990_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59aac7c05150_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x59aac7c05150_0;
    %cmpi/s 26, 0, 32;
    %jmp/0xz T_2.13, 5;
    %load/vec4 v0x59aac7bb8810_0;
    %load/vec4 v0x59aac7c05150_0;
    %part/s 1;
    %load/vec4 v0x59aac7c05150_0;
    %load/vec4 v0x59aac7c02990_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x59aac7c05150_0;
    %pad/s 5;
    %store/vec4 v0x59aac7c02990_0, 0, 5;
T_2.14 ;
    %load/vec4 v0x59aac7c05150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59aac7c05150_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %end;
S_0x59aac7b97fc0 .scope module, "registers_inst" "axioma_registers" 5 210, 10 7 0, S_0x59aac7c06d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 8 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 8 "rs2_data";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /INPUT 8 "rd_data";
    .port_info 8 /INPUT 1 "rd_write_en";
    .port_info 9 /OUTPUT 16 "x_pointer";
    .port_info 10 /OUTPUT 16 "y_pointer";
    .port_info 11 /OUTPUT 16 "z_pointer";
    .port_info 12 /INPUT 16 "x_pointer_in";
    .port_info 13 /INPUT 16 "y_pointer_in";
    .port_info 14 /INPUT 16 "z_pointer_in";
    .port_info 15 /INPUT 1 "x_write_en";
    .port_info 16 /INPUT 1 "y_write_en";
    .port_info 17 /INPUT 1 "z_write_en";
P_0x59aac7bbcf90 .param/l "R26" 1 10 41, C4<11010>;
P_0x59aac7bbcfd0 .param/l "R27" 1 10 42, C4<11011>;
P_0x59aac7bbd010 .param/l "R28" 1 10 43, C4<11100>;
P_0x59aac7bbd050 .param/l "R29" 1 10 44, C4<11101>;
P_0x59aac7bbd090 .param/l "R30" 1 10 45, C4<11110>;
P_0x59aac7bbd0d0 .param/l "R31" 1 10 46, C4<11111>;
L_0x59aac7c5ed40 .functor BUFZ 8, L_0x59aac7c5f230, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59aac7c5f5f0 .functor BUFZ 8, L_0x59aac7c5f410, C4<00000000>, C4<00000000>, C4<00000000>;
v0x59aac7b96790_0 .net *"_ivl_0", 7 0, L_0x59aac7c5f230;  1 drivers
v0x59aac7b963e0_0 .net *"_ivl_10", 6 0, L_0x59aac7c5f4b0;  1 drivers
L_0x77bf244d02a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59aac7b964c0_0 .net *"_ivl_13", 1 0, L_0x77bf244d02a0;  1 drivers
v0x59aac7b6f450_0 .net *"_ivl_2", 6 0, L_0x59aac7c5f2d0;  1 drivers
L_0x77bf244d0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59aac7b6f530_0 .net *"_ivl_5", 1 0, L_0x77bf244d0258;  1 drivers
v0x59aac7b6f110_0 .net *"_ivl_8", 7 0, L_0x59aac7c5f410;  1 drivers
v0x59aac7b6f1d0_0 .net "clk", 0 0, L_0x59aac7b6deb0;  alias, 1 drivers
v0x59aac7b6edd0_0 .var/i "i", 31 0;
v0x59aac7b6eeb0_0 .net "rd_addr", 4 0, v0x59aac7b39bd0_0;  alias, 1 drivers
v0x59aac7b6eb20_0 .net "rd_data", 7 0, v0x59aac7c40eb0_0;  1 drivers
v0x59aac7b4e6f0_0 .net "rd_write_en", 0 0, v0x59aac7c40fa0_0;  1 drivers
v0x59aac7b4e7b0 .array "registers", 31 0, 7 0;
v0x59aac7b4d7c0_0 .net "reset_n", 0 0, L_0x59aac7c35a20;  alias, 1 drivers
v0x59aac7b4d860_0 .net "rs1_addr", 4 0, v0x59aac7af1690_0;  alias, 1 drivers
v0x59aac7bbc560_0 .net "rs1_data", 7 0, L_0x59aac7c5ed40;  alias, 1 drivers
v0x59aac7bbc600_0 .net "rs2_addr", 4 0, v0x59aac7af13f0_0;  alias, 1 drivers
v0x59aac7bbc240_0 .net "rs2_data", 7 0, L_0x59aac7c5f5f0;  alias, 1 drivers
v0x59aac7bbc2e0_0 .net "x_pointer", 15 0, L_0x59aac7c5f6b0;  alias, 1 drivers
L_0x77bf244d02e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7bbbc00_0 .net "x_pointer_in", 15 0, L_0x77bf244d02e8;  1 drivers
L_0x77bf244d03c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7bbbce0_0 .net "x_write_en", 0 0, L_0x77bf244d03c0;  1 drivers
v0x59aac7bbb8e0_0 .net "y_pointer", 15 0, L_0x59aac7c5f7a0;  alias, 1 drivers
L_0x77bf244d0330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7bbb9c0_0 .net "y_pointer_in", 15 0, L_0x77bf244d0330;  1 drivers
L_0x77bf244d0408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7b526c0_0 .net "y_write_en", 0 0, L_0x77bf244d0408;  1 drivers
v0x59aac7b52760_0 .net "z_pointer", 15 0, L_0x59aac7c5f8d0;  alias, 1 drivers
L_0x77bf244d0378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59aac7b51200_0 .net "z_pointer_in", 15 0, L_0x77bf244d0378;  1 drivers
L_0x77bf244d0450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7b512c0_0 .net "z_write_en", 0 0, L_0x77bf244d0450;  1 drivers
L_0x59aac7c5f230 .array/port v0x59aac7b4e7b0, L_0x59aac7c5f2d0;
L_0x59aac7c5f2d0 .concat [ 5 2 0 0], v0x59aac7af1690_0, L_0x77bf244d0258;
L_0x59aac7c5f410 .array/port v0x59aac7b4e7b0, L_0x59aac7c5f4b0;
L_0x59aac7c5f4b0 .concat [ 5 2 0 0], v0x59aac7af13f0_0, L_0x77bf244d02a0;
v0x59aac7b4e7b0_26 .array/port v0x59aac7b4e7b0, 26;
v0x59aac7b4e7b0_27 .array/port v0x59aac7b4e7b0, 27;
L_0x59aac7c5f6b0 .concat [ 8 8 0 0], v0x59aac7b4e7b0_26, v0x59aac7b4e7b0_27;
v0x59aac7b4e7b0_28 .array/port v0x59aac7b4e7b0, 28;
v0x59aac7b4e7b0_29 .array/port v0x59aac7b4e7b0, 29;
L_0x59aac7c5f7a0 .concat [ 8 8 0 0], v0x59aac7b4e7b0_28, v0x59aac7b4e7b0_29;
v0x59aac7b4e7b0_30 .array/port v0x59aac7b4e7b0, 30;
v0x59aac7b4e7b0_31 .array/port v0x59aac7b4e7b0, 31;
L_0x59aac7c5f8d0 .concat [ 8 8 0 0], v0x59aac7b4e7b0_30, v0x59aac7b4e7b0_31;
S_0x59aac7bbd310 .scope module, "sram_inst" "axioma_sram_ctrl" 5 278, 11 7 0, S_0x59aac7c06d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 16 "data_addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /INPUT 1 "data_read";
    .port_info 6 /INPUT 1 "data_write";
    .port_info 7 /OUTPUT 1 "data_ready";
    .port_info 8 /INPUT 1 "stack_push";
    .port_info 9 /INPUT 1 "stack_pop";
    .port_info 10 /INPUT 8 "stack_data_in";
    .port_info 11 /OUTPUT 8 "stack_data_out";
    .port_info 12 /INPUT 1 "stack_push_16bit";
    .port_info 13 /INPUT 1 "stack_pop_16bit";
    .port_info 14 /INPUT 16 "stack_data_16_in";
    .port_info 15 /OUTPUT 16 "stack_data_16_out";
    .port_info 16 /INPUT 6 "io_addr";
    .port_info 17 /INPUT 8 "io_data_in";
    .port_info 18 /OUTPUT 8 "io_data_out";
    .port_info 19 /INPUT 1 "io_read";
    .port_info 20 /INPUT 1 "io_write";
    .port_info 21 /INPUT 16 "sp_init_value";
    .port_info 22 /INPUT 1 "sp_init";
    .port_info 23 /OUTPUT 16 "stack_pointer";
    .port_info 24 /OUTPUT 1 "sram_error";
    .port_info 25 /OUTPUT 16 "debug_last_addr";
    .port_info 26 /OUTPUT 8 "debug_last_data";
P_0x59aac7a31830 .param/l "GP_REG_END" 1 11 54, C4<0000000000011111>;
P_0x59aac7a31870 .param/l "GP_REG_START" 1 11 53, C4<0000000000000000>;
P_0x59aac7a318b0 .param/l "IO_END" 1 11 52, C4<0000000001011111>;
P_0x59aac7a318f0 .param/l "IO_START" 1 11 51, C4<0000000000100000>;
P_0x59aac7a31930 .param/l "SP_INIT_DEFAULT" 1 11 55, C4<0000100011111111>;
P_0x59aac7a31970 .param/l "SRAM_END" 1 11 50, C4<0000100011111111>;
P_0x59aac7a319b0 .param/l "SRAM_SIZE" 1 11 48, +C4<00000000000000000000100000000000>;
P_0x59aac7a319f0 .param/l "SRAM_START" 1 11 49, C4<0000000100000000>;
P_0x59aac7a31a30 .param/l "STATE_IDLE" 1 11 58, C4<00>;
P_0x59aac7a31a70 .param/l "STATE_READ" 1 11 59, C4<01>;
P_0x59aac7a31ab0 .param/l "STATE_STACK" 1 11 61, C4<11>;
P_0x59aac7a31af0 .param/l "STATE_WRITE" 1 11 60, C4<10>;
L_0x59aac7c71070 .functor BUFZ 16, v0x59aac7c15440_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x59aac7c71140 .functor BUFZ 8, v0x59aac79f7500_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x59aac7c15380_0 .net "clk", 0 0, L_0x59aac7b6deb0;  alias, 1 drivers
v0x59aac7c15440_0 .var "current_addr", 15 0;
v0x59aac79f7500_0 .var "current_data", 7 0;
v0x59aac79f75f0_0 .net "data_addr", 15 0, v0x59aac7c41a10_0;  1 drivers
v0x59aac7be8630_0 .net "data_in", 7 0, v0x59aac7c41b00_0;  1 drivers
v0x59aac7be8760_0 .var "data_out", 7 0;
v0x59aac7bf4360_0 .net "data_read", 0 0, v0x59aac7c41ca0_0;  1 drivers
v0x59aac7bf4420_0 .var "data_ready", 0 0;
v0x59aac7c05660_0 .net "data_write", 0 0, v0x59aac7c41e40_0;  1 drivers
v0x59aac7c05720_0 .net "debug_last_addr", 15 0, L_0x59aac7c71070;  1 drivers
v0x59aac7a94720_0 .net "debug_last_data", 7 0, L_0x59aac7c71140;  1 drivers
v0x59aac7a94800_0 .var/i "i", 31 0;
v0x59aac79d62d0_0 .net "io_addr", 5 0, v0x59aac7c3fb70_0;  1 drivers
v0x59aac79d63b0_0 .net "io_data_in", 7 0, v0x59aac7c3fc40_0;  1 drivers
v0x59aac7a6be00_0 .var "io_data_out", 7 0;
v0x59aac7a6bee0_0 .net "io_read", 0 0, v0x59aac7c3fde0_0;  1 drivers
v0x59aac7a6bfa0 .array "io_registers", 63 0, 7 0;
v0x59aac79410e0_0 .net "io_write", 0 0, v0x59aac7c40470_0;  1 drivers
v0x59aac79411a0_0 .var "next_state", 1 0;
v0x59aac7c3b230_0 .net "reset_n", 0 0, L_0x59aac7c35a20;  alias, 1 drivers
v0x59aac7c3b2d0_0 .net "sp_init", 0 0, L_0x59aac7c71210;  1 drivers
L_0x77bf244d0960 .functor BUFT 1, C4<0000100011111111>, C4<0>, C4<0>, C4<0>;
v0x59aac7c3b370_0 .net "sp_init_value", 15 0, L_0x77bf244d0960;  1 drivers
v0x59aac7c3b430_0 .var "sram_error", 0 0;
v0x59aac7c3b4f0 .array "sram_memory", 2047 0, 7 0;
v0x59aac7c3b5b0_0 .var "sram_state", 1 0;
v0x59aac7c3b690_0 .net "stack_data_16_in", 15 0, v0x59aac7c42600_0;  1 drivers
v0x59aac7c3b770_0 .var "stack_data_16_out", 15 0;
v0x59aac7c3b850_0 .net "stack_data_in", 7 0, v0x59aac7c42770_0;  1 drivers
v0x59aac7c3b930_0 .var "stack_data_out", 7 0;
v0x59aac7c3ba10_0 .var "stack_operation_pending", 0 0;
v0x59aac7c3bad0_0 .var "stack_pointer", 15 0;
v0x59aac7c3bbb0_0 .net "stack_pop", 0 0, v0x59aac7c429e0_0;  1 drivers
v0x59aac7c3bc70_0 .net "stack_pop_16bit", 0 0, v0x59aac7c42ab0_0;  1 drivers
v0x59aac7c3bf40_0 .net "stack_push", 0 0, v0x59aac7c42b80_0;  1 drivers
v0x59aac7c3c000_0 .net "stack_push_16bit", 0 0, v0x59aac7c42c50_0;  1 drivers
v0x59aac7a6bfa0_0 .array/port v0x59aac7a6bfa0, 0;
v0x59aac7a6bfa0_1 .array/port v0x59aac7a6bfa0, 1;
E_0x59aac79d6290/0 .event edge, v0x59aac7a6bee0_0, v0x59aac79d62d0_0, v0x59aac7a6bfa0_0, v0x59aac7a6bfa0_1;
v0x59aac7a6bfa0_2 .array/port v0x59aac7a6bfa0, 2;
v0x59aac7a6bfa0_3 .array/port v0x59aac7a6bfa0, 3;
v0x59aac7a6bfa0_4 .array/port v0x59aac7a6bfa0, 4;
v0x59aac7a6bfa0_5 .array/port v0x59aac7a6bfa0, 5;
E_0x59aac79d6290/1 .event edge, v0x59aac7a6bfa0_2, v0x59aac7a6bfa0_3, v0x59aac7a6bfa0_4, v0x59aac7a6bfa0_5;
v0x59aac7a6bfa0_6 .array/port v0x59aac7a6bfa0, 6;
v0x59aac7a6bfa0_7 .array/port v0x59aac7a6bfa0, 7;
v0x59aac7a6bfa0_8 .array/port v0x59aac7a6bfa0, 8;
v0x59aac7a6bfa0_9 .array/port v0x59aac7a6bfa0, 9;
E_0x59aac79d6290/2 .event edge, v0x59aac7a6bfa0_6, v0x59aac7a6bfa0_7, v0x59aac7a6bfa0_8, v0x59aac7a6bfa0_9;
v0x59aac7a6bfa0_10 .array/port v0x59aac7a6bfa0, 10;
v0x59aac7a6bfa0_11 .array/port v0x59aac7a6bfa0, 11;
v0x59aac7a6bfa0_12 .array/port v0x59aac7a6bfa0, 12;
v0x59aac7a6bfa0_13 .array/port v0x59aac7a6bfa0, 13;
E_0x59aac79d6290/3 .event edge, v0x59aac7a6bfa0_10, v0x59aac7a6bfa0_11, v0x59aac7a6bfa0_12, v0x59aac7a6bfa0_13;
v0x59aac7a6bfa0_14 .array/port v0x59aac7a6bfa0, 14;
v0x59aac7a6bfa0_15 .array/port v0x59aac7a6bfa0, 15;
v0x59aac7a6bfa0_16 .array/port v0x59aac7a6bfa0, 16;
v0x59aac7a6bfa0_17 .array/port v0x59aac7a6bfa0, 17;
E_0x59aac79d6290/4 .event edge, v0x59aac7a6bfa0_14, v0x59aac7a6bfa0_15, v0x59aac7a6bfa0_16, v0x59aac7a6bfa0_17;
v0x59aac7a6bfa0_18 .array/port v0x59aac7a6bfa0, 18;
v0x59aac7a6bfa0_19 .array/port v0x59aac7a6bfa0, 19;
v0x59aac7a6bfa0_20 .array/port v0x59aac7a6bfa0, 20;
v0x59aac7a6bfa0_21 .array/port v0x59aac7a6bfa0, 21;
E_0x59aac79d6290/5 .event edge, v0x59aac7a6bfa0_18, v0x59aac7a6bfa0_19, v0x59aac7a6bfa0_20, v0x59aac7a6bfa0_21;
v0x59aac7a6bfa0_22 .array/port v0x59aac7a6bfa0, 22;
v0x59aac7a6bfa0_23 .array/port v0x59aac7a6bfa0, 23;
v0x59aac7a6bfa0_24 .array/port v0x59aac7a6bfa0, 24;
v0x59aac7a6bfa0_25 .array/port v0x59aac7a6bfa0, 25;
E_0x59aac79d6290/6 .event edge, v0x59aac7a6bfa0_22, v0x59aac7a6bfa0_23, v0x59aac7a6bfa0_24, v0x59aac7a6bfa0_25;
v0x59aac7a6bfa0_26 .array/port v0x59aac7a6bfa0, 26;
v0x59aac7a6bfa0_27 .array/port v0x59aac7a6bfa0, 27;
v0x59aac7a6bfa0_28 .array/port v0x59aac7a6bfa0, 28;
v0x59aac7a6bfa0_29 .array/port v0x59aac7a6bfa0, 29;
E_0x59aac79d6290/7 .event edge, v0x59aac7a6bfa0_26, v0x59aac7a6bfa0_27, v0x59aac7a6bfa0_28, v0x59aac7a6bfa0_29;
v0x59aac7a6bfa0_30 .array/port v0x59aac7a6bfa0, 30;
v0x59aac7a6bfa0_31 .array/port v0x59aac7a6bfa0, 31;
v0x59aac7a6bfa0_32 .array/port v0x59aac7a6bfa0, 32;
v0x59aac7a6bfa0_33 .array/port v0x59aac7a6bfa0, 33;
E_0x59aac79d6290/8 .event edge, v0x59aac7a6bfa0_30, v0x59aac7a6bfa0_31, v0x59aac7a6bfa0_32, v0x59aac7a6bfa0_33;
v0x59aac7a6bfa0_34 .array/port v0x59aac7a6bfa0, 34;
v0x59aac7a6bfa0_35 .array/port v0x59aac7a6bfa0, 35;
v0x59aac7a6bfa0_36 .array/port v0x59aac7a6bfa0, 36;
v0x59aac7a6bfa0_37 .array/port v0x59aac7a6bfa0, 37;
E_0x59aac79d6290/9 .event edge, v0x59aac7a6bfa0_34, v0x59aac7a6bfa0_35, v0x59aac7a6bfa0_36, v0x59aac7a6bfa0_37;
v0x59aac7a6bfa0_38 .array/port v0x59aac7a6bfa0, 38;
v0x59aac7a6bfa0_39 .array/port v0x59aac7a6bfa0, 39;
v0x59aac7a6bfa0_40 .array/port v0x59aac7a6bfa0, 40;
v0x59aac7a6bfa0_41 .array/port v0x59aac7a6bfa0, 41;
E_0x59aac79d6290/10 .event edge, v0x59aac7a6bfa0_38, v0x59aac7a6bfa0_39, v0x59aac7a6bfa0_40, v0x59aac7a6bfa0_41;
v0x59aac7a6bfa0_42 .array/port v0x59aac7a6bfa0, 42;
v0x59aac7a6bfa0_43 .array/port v0x59aac7a6bfa0, 43;
v0x59aac7a6bfa0_44 .array/port v0x59aac7a6bfa0, 44;
v0x59aac7a6bfa0_45 .array/port v0x59aac7a6bfa0, 45;
E_0x59aac79d6290/11 .event edge, v0x59aac7a6bfa0_42, v0x59aac7a6bfa0_43, v0x59aac7a6bfa0_44, v0x59aac7a6bfa0_45;
v0x59aac7a6bfa0_46 .array/port v0x59aac7a6bfa0, 46;
v0x59aac7a6bfa0_47 .array/port v0x59aac7a6bfa0, 47;
v0x59aac7a6bfa0_48 .array/port v0x59aac7a6bfa0, 48;
v0x59aac7a6bfa0_49 .array/port v0x59aac7a6bfa0, 49;
E_0x59aac79d6290/12 .event edge, v0x59aac7a6bfa0_46, v0x59aac7a6bfa0_47, v0x59aac7a6bfa0_48, v0x59aac7a6bfa0_49;
v0x59aac7a6bfa0_50 .array/port v0x59aac7a6bfa0, 50;
v0x59aac7a6bfa0_51 .array/port v0x59aac7a6bfa0, 51;
v0x59aac7a6bfa0_52 .array/port v0x59aac7a6bfa0, 52;
v0x59aac7a6bfa0_53 .array/port v0x59aac7a6bfa0, 53;
E_0x59aac79d6290/13 .event edge, v0x59aac7a6bfa0_50, v0x59aac7a6bfa0_51, v0x59aac7a6bfa0_52, v0x59aac7a6bfa0_53;
v0x59aac7a6bfa0_54 .array/port v0x59aac7a6bfa0, 54;
v0x59aac7a6bfa0_55 .array/port v0x59aac7a6bfa0, 55;
v0x59aac7a6bfa0_56 .array/port v0x59aac7a6bfa0, 56;
v0x59aac7a6bfa0_57 .array/port v0x59aac7a6bfa0, 57;
E_0x59aac79d6290/14 .event edge, v0x59aac7a6bfa0_54, v0x59aac7a6bfa0_55, v0x59aac7a6bfa0_56, v0x59aac7a6bfa0_57;
v0x59aac7a6bfa0_58 .array/port v0x59aac7a6bfa0, 58;
v0x59aac7a6bfa0_59 .array/port v0x59aac7a6bfa0, 59;
v0x59aac7a6bfa0_60 .array/port v0x59aac7a6bfa0, 60;
v0x59aac7a6bfa0_61 .array/port v0x59aac7a6bfa0, 61;
E_0x59aac79d6290/15 .event edge, v0x59aac7a6bfa0_58, v0x59aac7a6bfa0_59, v0x59aac7a6bfa0_60, v0x59aac7a6bfa0_61;
v0x59aac7a6bfa0_62 .array/port v0x59aac7a6bfa0, 62;
v0x59aac7a6bfa0_63 .array/port v0x59aac7a6bfa0, 63;
E_0x59aac79d6290/16 .event edge, v0x59aac7a6bfa0_62, v0x59aac7a6bfa0_63;
E_0x59aac79d6290 .event/or E_0x59aac79d6290/0, E_0x59aac79d6290/1, E_0x59aac79d6290/2, E_0x59aac79d6290/3, E_0x59aac79d6290/4, E_0x59aac79d6290/5, E_0x59aac79d6290/6, E_0x59aac79d6290/7, E_0x59aac79d6290/8, E_0x59aac79d6290/9, E_0x59aac79d6290/10, E_0x59aac79d6290/11, E_0x59aac79d6290/12, E_0x59aac79d6290/13, E_0x59aac79d6290/14, E_0x59aac79d6290/15, E_0x59aac79d6290/16;
E_0x59aac79b1c80/0 .event edge, v0x59aac7c3b5b0_0, v0x59aac7c3bf40_0, v0x59aac7c3bbb0_0, v0x59aac7c3c000_0;
E_0x59aac79b1c80/1 .event edge, v0x59aac7c3bc70_0, v0x59aac7bf4360_0, v0x59aac7c05660_0;
E_0x59aac79b1c80 .event/or E_0x59aac79b1c80/0, E_0x59aac79b1c80/1;
S_0x59aac7bbd690 .scope function.vec4.s1, "is_io_address" "is_io_address" 11 271, 11 271 0, S_0x59aac7bbd310;
 .timescale 0 0;
v0x59aac7b966f0_0 .var "addr", 15 0;
; Variable is_io_address is vec4 return value of scope S_0x59aac7bbd690
TD_axioma_cpu_v3_tb.dut.cpu_core_inst.sram_inst.is_io_address ;
    %pushi/vec4 32, 0, 16;
    %load/vec4 v0x59aac7b966f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x59aac7b966f0_0;
    %cmpi/u 95, 0, 16;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %ret/vec4 0, 0, 1;  Assign to is_io_address (store_vec4_to_lval)
    %end;
S_0x59aac7bbda10 .scope function.vec4.s1, "is_sram_address" "is_sram_address" 11 264, 11 264 0, S_0x59aac7bbd310;
 .timescale 0 0;
v0x59aac7c16620_0 .var "addr", 15 0;
; Variable is_sram_address is vec4 return value of scope S_0x59aac7bbda10
TD_axioma_cpu_v3_tb.dut.cpu_core_inst.sram_inst.is_sram_address ;
    %pushi/vec4 256, 0, 16;
    %load/vec4 v0x59aac7c16620_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x59aac7c16620_0;
    %cmpi/u 2303, 0, 16;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %ret/vec4 0, 0, 1;  Assign to is_sram_address (store_vec4_to_lval)
    %end;
S_0x59aac7c432c0 .scope module, "gpio_inst" "axioma_gpio" 3 170, 12 7 0, S_0x59aac7af2e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 6 "io_addr";
    .port_info 3 /INPUT 8 "io_data_in";
    .port_info 4 /OUTPUT 8 "io_data_out";
    .port_info 5 /INPUT 1 "io_read";
    .port_info 6 /INPUT 1 "io_write";
    .port_info 7 /INPUT 8 "portb_pin";
    .port_info 8 /OUTPUT 8 "portb_port";
    .port_info 9 /OUTPUT 8 "portb_ddr";
    .port_info 10 /OUTPUT 8 "portb_pin_out";
    .port_info 11 /INPUT 7 "portc_pin";
    .port_info 12 /OUTPUT 7 "portc_port";
    .port_info 13 /OUTPUT 7 "portc_ddr";
    .port_info 14 /OUTPUT 7 "portc_pin_out";
    .port_info 15 /INPUT 8 "portd_pin";
    .port_info 16 /OUTPUT 8 "portd_port";
    .port_info 17 /OUTPUT 8 "portd_ddr";
    .port_info 18 /OUTPUT 8 "portd_pin_out";
    .port_info 19 /OUTPUT 8 "debug_portb_state";
    .port_info 20 /OUTPUT 8 "debug_portc_state";
    .port_info 21 /OUTPUT 8 "debug_portd_state";
P_0x59aac7c28e00 .param/l "ADDR_DDRB" 1 12 44, C4<100100>;
P_0x59aac7c28e40 .param/l "ADDR_DDRC" 1 12 48, C4<100111>;
P_0x59aac7c28e80 .param/l "ADDR_DDRD" 1 12 52, C4<101010>;
P_0x59aac7c28ec0 .param/l "ADDR_PINB" 1 12 45, C4<100011>;
P_0x59aac7c28f00 .param/l "ADDR_PINC" 1 12 49, C4<100110>;
P_0x59aac7c28f40 .param/l "ADDR_PIND" 1 12 53, C4<101001>;
P_0x59aac7c28f80 .param/l "ADDR_PORTB" 1 12 43, C4<100101>;
P_0x59aac7c28fc0 .param/l "ADDR_PORTC" 1 12 47, C4<101000>;
P_0x59aac7c29000 .param/l "ADDR_PORTD" 1 12 51, C4<101011>;
L_0x59aac7c738f0 .functor BUFZ 8, v0x59aac7c4f090_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59aac7c78550 .functor BUFZ 8, v0x59aac7c4e940_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59aac7c785c0 .functor BUFZ 7, v0x59aac7c4f170_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x59aac7c78740 .functor BUFZ 7, v0x59aac7c4ea20_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x59aac7c788f0 .functor BUFZ 8, v0x59aac7c4f250_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59aac7c78960 .functor BUFZ 8, v0x59aac7c4eb00_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x59aac7c4cff0_0 .net *"_ivl_108", 3 0, L_0x59aac7c78a10;  1 drivers
v0x59aac7c4d0f0_0 .net *"_ivl_110", 3 0, L_0x59aac7c78c50;  1 drivers
L_0x77bf244d16e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x59aac7c4d1d0_0 .net/2u *"_ivl_113", 0 0, L_0x77bf244d16e0;  1 drivers
v0x59aac7c4d2c0_0 .net *"_ivl_116", 2 0, L_0x59aac7c79040;  1 drivers
v0x59aac7c4d3a0_0 .net *"_ivl_118", 3 0, L_0x59aac7c790e0;  1 drivers
v0x59aac7c4d4d0_0 .net *"_ivl_122", 3 0, L_0x59aac7c79560;  1 drivers
v0x59aac7c4d5b0_0 .net *"_ivl_124", 3 0, L_0x59aac7c797d0;  1 drivers
v0x59aac7c4d690_0 .net "clk", 0 0, L_0x59aac7bab710;  alias, 1 drivers
v0x59aac7c4d730_0 .net "debug_portb_state", 7 0, L_0x59aac7c78d20;  1 drivers
v0x59aac7c4d7f0_0 .net "debug_portc_state", 7 0, L_0x59aac7c79370;  1 drivers
v0x59aac7c4d8d0_0 .net "debug_portd_state", 7 0, L_0x59aac7c79870;  1 drivers
v0x59aac7c4d9b0_0 .net "io_addr", 5 0, L_0x77bf244d1920;  alias, 1 drivers
v0x59aac7c4da90_0 .net "io_data_in", 7 0, L_0x77bf244d1968;  alias, 1 drivers
v0x59aac7c4db70_0 .var "io_data_out", 7 0;
v0x59aac7c4dc50_0 .net "io_read", 0 0, L_0x59aac7c79b90;  1 drivers
v0x59aac7c4dd10_0 .net "io_write", 0 0, L_0x59aac7c79c30;  1 drivers
v0x59aac7c4ddd0_0 .net "portb_ddr", 7 0, L_0x59aac7c78550;  1 drivers
v0x59aac7c4dfc0_0 .net "portb_pin", 7 0, v0x59aac7c5c660_0;  alias, 1 drivers
v0x59aac7c4e0b0_0 .net "portb_pin_out", 7 0, L_0x59aac7c73e30;  1 drivers
v0x59aac7c4e170_0 .net "portb_port", 7 0, L_0x59aac7c738f0;  1 drivers
v0x59aac7c4e250_0 .net "portc_ddr", 6 0, L_0x59aac7c78740;  1 drivers
v0x59aac7c4e330_0 .net "portc_pin", 6 0, v0x59aac7c5c880_0;  alias, 1 drivers
v0x59aac7c4e410_0 .net "portc_pin_out", 6 0, L_0x59aac7c75910;  1 drivers
v0x59aac7c4e4f0_0 .net "portc_port", 6 0, L_0x59aac7c785c0;  1 drivers
v0x59aac7c4e5d0_0 .net "portd_ddr", 7 0, L_0x59aac7c78960;  1 drivers
v0x59aac7c4e6b0_0 .net "portd_pin", 7 0, v0x59aac7c5cb90_0;  alias, 1 drivers
v0x59aac7c4e7a0_0 .net "portd_pin_out", 7 0, L_0x59aac7c77cc0;  1 drivers
v0x59aac7c4e860_0 .net "portd_port", 7 0, L_0x59aac7c788f0;  1 drivers
v0x59aac7c4e940_0 .var "reg_ddrb", 7 0;
v0x59aac7c4ea20_0 .var "reg_ddrc", 6 0;
v0x59aac7c4eb00_0 .var "reg_ddrd", 7 0;
v0x59aac7c4ebe0_0 .var "reg_pinb", 7 0;
v0x59aac7c4ecc0_0 .var "reg_pinc", 6 0;
v0x59aac7c4efb0_0 .var "reg_pind", 7 0;
v0x59aac7c4f090_0 .var "reg_portb", 7 0;
v0x59aac7c4f170_0 .var "reg_portc", 6 0;
v0x59aac7c4f250_0 .var "reg_portd", 7 0;
v0x59aac7c4f330_0 .net "reset_n", 0 0, L_0x59aac7c35a20;  alias, 1 drivers
E_0x59aac7c43ae0/0 .event edge, v0x59aac7c4dc50_0, v0x59aac7c4d9b0_0, v0x59aac7c4f090_0, v0x59aac7c4e940_0;
E_0x59aac7c43ae0/1 .event edge, v0x59aac7c4ebe0_0, v0x59aac7c4f170_0, v0x59aac7c4ea20_0, v0x59aac7c4ecc0_0;
E_0x59aac7c43ae0/2 .event edge, v0x59aac7c4f250_0, v0x59aac7c4eb00_0, v0x59aac7c4efb0_0;
E_0x59aac7c43ae0 .event/or E_0x59aac7c43ae0/0, E_0x59aac7c43ae0/1, E_0x59aac7c43ae0/2;
E_0x59aac7c43b80/0 .event negedge, v0x59aac7af5cb0_0;
E_0x59aac7c43b80/1 .event posedge, v0x59aac7bd6050_0;
E_0x59aac7c43b80 .event/or E_0x59aac7c43b80/0, E_0x59aac7c43b80/1;
L_0x59aac7c72730 .part v0x59aac7c4e940_0, 0, 1;
L_0x59aac7c72830 .part v0x59aac7c4f090_0, 0, 1;
L_0x59aac7c72aa0 .part v0x59aac7c4e940_0, 1, 1;
L_0x59aac7c72b90 .part v0x59aac7c4f090_0, 1, 1;
L_0x59aac7c72df0 .part v0x59aac7c4e940_0, 2, 1;
L_0x59aac7c72e90 .part v0x59aac7c4f090_0, 2, 1;
L_0x59aac7c730e0 .part v0x59aac7c4e940_0, 3, 1;
L_0x59aac7c73210 .part v0x59aac7c4f090_0, 3, 1;
L_0x59aac7c73490 .part v0x59aac7c4e940_0, 4, 1;
L_0x59aac7c73530 .part v0x59aac7c4f090_0, 4, 1;
L_0x59aac7c73780 .part v0x59aac7c4e940_0, 5, 1;
L_0x59aac7c73820 .part v0x59aac7c4f090_0, 5, 1;
L_0x59aac7c73ad0 .part v0x59aac7c4e940_0, 6, 1;
L_0x59aac7c73b70 .part v0x59aac7c4f090_0, 6, 1;
LS_0x59aac7c73e30_0_0 .concat8 [ 1 1 1 1], L_0x59aac7c72930, L_0x59aac7c72cb0, L_0x59aac7c72fa0, L_0x59aac7c733c0;
LS_0x59aac7c73e30_0_4 .concat8 [ 1 1 1 1], L_0x59aac7c73660, L_0x59aac7c73960, L_0x59aac7c73cc0, L_0x59aac7c74320;
L_0x59aac7c73e30 .concat8 [ 4 4 0 0], LS_0x59aac7c73e30_0_0, LS_0x59aac7c73e30_0_4;
L_0x59aac7c74150 .part v0x59aac7c4e940_0, 7, 1;
L_0x59aac7c74280 .part v0x59aac7c4f090_0, 7, 1;
L_0x59aac7c744b0 .part v0x59aac7c4ea20_0, 0, 1;
L_0x59aac7c745f0 .part v0x59aac7c4f170_0, 0, 1;
L_0x59aac7c747d0 .part v0x59aac7c4ea20_0, 1, 1;
L_0x59aac7c74550 .part v0x59aac7c4f170_0, 1, 1;
L_0x59aac7c74b00 .part v0x59aac7c4ea20_0, 2, 1;
L_0x59aac7c74c60 .part v0x59aac7c4f170_0, 2, 1;
L_0x59aac7c74e70 .part v0x59aac7c4ea20_0, 3, 1;
L_0x59aac7c74fe0 .part v0x59aac7c4f170_0, 3, 1;
L_0x59aac7c75180 .part v0x59aac7c4ea20_0, 4, 1;
L_0x59aac7c75300 .part v0x59aac7c4f170_0, 4, 1;
L_0x59aac7c75540 .part v0x59aac7c4ea20_0, 5, 1;
L_0x59aac7c756d0 .part v0x59aac7c4f170_0, 5, 1;
LS_0x59aac7c75910_0_0 .concat8 [ 1 1 1 1], L_0x59aac7c74690, L_0x59aac7c749c0, L_0x59aac7c74d00, L_0x59aac7c750b0;
LS_0x59aac7c75910_0_4 .concat8 [ 1 1 1 0], L_0x59aac7c753d0, L_0x59aac7c757a0, L_0x59aac7c75f30;
L_0x59aac7c75910 .concat8 [ 4 3 0 0], LS_0x59aac7c75910_0_0, LS_0x59aac7c75910_0_4;
L_0x59aac7c75ce0 .part v0x59aac7c4ea20_0, 6, 1;
L_0x59aac7c75d80 .part v0x59aac7c4f170_0, 6, 1;
L_0x59aac7c760c0 .part v0x59aac7c4eb00_0, 0, 1;
L_0x59aac7c76160 .part v0x59aac7c4f250_0, 0, 1;
L_0x59aac7c76460 .part v0x59aac7c4eb00_0, 1, 1;
L_0x59aac7c76550 .part v0x59aac7c4f250_0, 1, 1;
L_0x59aac7c767c0 .part v0x59aac7c4eb00_0, 2, 1;
L_0x59aac7c76860 .part v0x59aac7c4f250_0, 2, 1;
L_0x59aac7c76bb0 .part v0x59aac7c4eb00_0, 3, 1;
L_0x59aac7c76c50 .part v0x59aac7c4f250_0, 3, 1;
L_0x59aac7c76fd0 .part v0x59aac7c4eb00_0, 4, 1;
L_0x59aac7c77070 .part v0x59aac7c4f250_0, 4, 1;
L_0x59aac7c77410 .part v0x59aac7c4eb00_0, 5, 1;
L_0x59aac7c774b0 .part v0x59aac7c4f250_0, 5, 1;
L_0x59aac7c77860 .part v0x59aac7c4eb00_0, 6, 1;
L_0x59aac7c77900 .part v0x59aac7c4f250_0, 6, 1;
LS_0x59aac7c77cc0_0_0 .concat8 [ 1 1 1 1], L_0x59aac7c76320, L_0x59aac7c76200, L_0x59aac7c76a40, L_0x59aac7c76f00;
LS_0x59aac7c77cc0_0_4 .concat8 [ 1 1 1 1], L_0x59aac7c772a0, L_0x59aac7c776f0, L_0x59aac7c77b50, L_0x59aac7c783c0;
L_0x59aac7c77cc0 .concat8 [ 4 4 0 0], LS_0x59aac7c77cc0_0_0, LS_0x59aac7c77cc0_0_4;
L_0x59aac7c77fe0 .part v0x59aac7c4eb00_0, 7, 1;
L_0x59aac7c78210 .part v0x59aac7c4f250_0, 7, 1;
L_0x59aac7c78a10 .part v0x59aac7c4e940_0, 4, 4;
L_0x59aac7c78c50 .part v0x59aac7c4f090_0, 0, 4;
L_0x59aac7c78d20 .concat [ 4 4 0 0], L_0x59aac7c78c50, L_0x59aac7c78a10;
L_0x59aac7c79040 .part v0x59aac7c4ea20_0, 4, 3;
L_0x59aac7c790e0 .part v0x59aac7c4f170_0, 0, 4;
L_0x59aac7c79370 .concat [ 4 3 1 0], L_0x59aac7c790e0, L_0x59aac7c79040, L_0x77bf244d16e0;
L_0x59aac7c79560 .part v0x59aac7c4eb00_0, 4, 4;
L_0x59aac7c797d0 .part v0x59aac7c4f250_0, 0, 4;
L_0x59aac7c79870 .concat [ 4 4 0 0], L_0x59aac7c797d0, L_0x59aac7c79560;
S_0x59aac7c43be0 .scope generate, "portb_pins[0]" "portb_pins[0]" 12 137, 12 137 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c43e00 .param/l "i" 0 12 137, +C4<00>;
v0x59aac7c43ee0_0 .net *"_ivl_0", 0 0, L_0x59aac7c72730;  1 drivers
v0x59aac7c43fc0_0 .net *"_ivl_1", 0 0, L_0x59aac7c72830;  1 drivers
o0x77bf24834448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c440a0_0 name=_ivl_2
v0x59aac7c44190_0 .net *"_ivl_4", 0 0, L_0x59aac7c72930;  1 drivers
L_0x59aac7c72930 .functor MUXZ 1, o0x77bf24834448, L_0x59aac7c72830, L_0x59aac7c72730, C4<>;
S_0x59aac7c44270 .scope generate, "portb_pins[1]" "portb_pins[1]" 12 137, 12 137 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c44490 .param/l "i" 0 12 137, +C4<01>;
v0x59aac7c44550_0 .net *"_ivl_0", 0 0, L_0x59aac7c72aa0;  1 drivers
v0x59aac7c44630_0 .net *"_ivl_1", 0 0, L_0x59aac7c72b90;  1 drivers
o0x77bf24834508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c44710_0 name=_ivl_2
v0x59aac7c44800_0 .net *"_ivl_4", 0 0, L_0x59aac7c72cb0;  1 drivers
L_0x59aac7c72cb0 .functor MUXZ 1, o0x77bf24834508, L_0x59aac7c72b90, L_0x59aac7c72aa0, C4<>;
S_0x59aac7c448e0 .scope generate, "portb_pins[2]" "portb_pins[2]" 12 137, 12 137 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c44b10 .param/l "i" 0 12 137, +C4<010>;
v0x59aac7c44bd0_0 .net *"_ivl_0", 0 0, L_0x59aac7c72df0;  1 drivers
v0x59aac7c44cb0_0 .net *"_ivl_1", 0 0, L_0x59aac7c72e90;  1 drivers
o0x77bf248345c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c44d90_0 name=_ivl_2
v0x59aac7c44e80_0 .net *"_ivl_4", 0 0, L_0x59aac7c72fa0;  1 drivers
L_0x59aac7c72fa0 .functor MUXZ 1, o0x77bf248345c8, L_0x59aac7c72e90, L_0x59aac7c72df0, C4<>;
S_0x59aac7c44f60 .scope generate, "portb_pins[3]" "portb_pins[3]" 12 137, 12 137 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c45160 .param/l "i" 0 12 137, +C4<011>;
v0x59aac7c45240_0 .net *"_ivl_0", 0 0, L_0x59aac7c730e0;  1 drivers
v0x59aac7c45320_0 .net *"_ivl_1", 0 0, L_0x59aac7c73210;  1 drivers
o0x77bf24834688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c45400_0 name=_ivl_2
v0x59aac7c454f0_0 .net *"_ivl_4", 0 0, L_0x59aac7c733c0;  1 drivers
L_0x59aac7c733c0 .functor MUXZ 1, o0x77bf24834688, L_0x59aac7c73210, L_0x59aac7c730e0, C4<>;
S_0x59aac7c455d0 .scope generate, "portb_pins[4]" "portb_pins[4]" 12 137, 12 137 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c45820 .param/l "i" 0 12 137, +C4<0100>;
v0x59aac7c45900_0 .net *"_ivl_0", 0 0, L_0x59aac7c73490;  1 drivers
v0x59aac7c459e0_0 .net *"_ivl_1", 0 0, L_0x59aac7c73530;  1 drivers
o0x77bf24834748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c45ac0_0 name=_ivl_2
v0x59aac7c45b80_0 .net *"_ivl_4", 0 0, L_0x59aac7c73660;  1 drivers
L_0x59aac7c73660 .functor MUXZ 1, o0x77bf24834748, L_0x59aac7c73530, L_0x59aac7c73490, C4<>;
S_0x59aac7c45c60 .scope generate, "portb_pins[5]" "portb_pins[5]" 12 137, 12 137 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c45e60 .param/l "i" 0 12 137, +C4<0101>;
v0x59aac7c45f40_0 .net *"_ivl_0", 0 0, L_0x59aac7c73780;  1 drivers
v0x59aac7c46020_0 .net *"_ivl_1", 0 0, L_0x59aac7c73820;  1 drivers
o0x77bf24834808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c46100_0 name=_ivl_2
v0x59aac7c461f0_0 .net *"_ivl_4", 0 0, L_0x59aac7c73960;  1 drivers
L_0x59aac7c73960 .functor MUXZ 1, o0x77bf24834808, L_0x59aac7c73820, L_0x59aac7c73780, C4<>;
S_0x59aac7c462d0 .scope generate, "portb_pins[6]" "portb_pins[6]" 12 137, 12 137 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c464d0 .param/l "i" 0 12 137, +C4<0110>;
v0x59aac7c465b0_0 .net *"_ivl_0", 0 0, L_0x59aac7c73ad0;  1 drivers
v0x59aac7c46690_0 .net *"_ivl_1", 0 0, L_0x59aac7c73b70;  1 drivers
o0x77bf248348c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c46770_0 name=_ivl_2
v0x59aac7c46860_0 .net *"_ivl_4", 0 0, L_0x59aac7c73cc0;  1 drivers
L_0x59aac7c73cc0 .functor MUXZ 1, o0x77bf248348c8, L_0x59aac7c73b70, L_0x59aac7c73ad0, C4<>;
S_0x59aac7c46940 .scope generate, "portb_pins[7]" "portb_pins[7]" 12 137, 12 137 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c46b40 .param/l "i" 0 12 137, +C4<0111>;
v0x59aac7c46c20_0 .net *"_ivl_0", 0 0, L_0x59aac7c74150;  1 drivers
v0x59aac7c46d00_0 .net *"_ivl_1", 0 0, L_0x59aac7c74280;  1 drivers
o0x77bf24834988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c46de0_0 name=_ivl_2
v0x59aac7c46ed0_0 .net *"_ivl_4", 0 0, L_0x59aac7c74320;  1 drivers
L_0x59aac7c74320 .functor MUXZ 1, o0x77bf24834988, L_0x59aac7c74280, L_0x59aac7c74150, C4<>;
S_0x59aac7c46fb0 .scope generate, "portc_pins[0]" "portc_pins[0]" 12 144, 12 144 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c457d0 .param/l "i" 0 12 144, +C4<00>;
v0x59aac7c47240_0 .net *"_ivl_0", 0 0, L_0x59aac7c744b0;  1 drivers
v0x59aac7c47320_0 .net *"_ivl_1", 0 0, L_0x59aac7c745f0;  1 drivers
o0x77bf24834a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c47400_0 name=_ivl_2
v0x59aac7c474f0_0 .net *"_ivl_4", 0 0, L_0x59aac7c74690;  1 drivers
L_0x59aac7c74690 .functor MUXZ 1, o0x77bf24834a48, L_0x59aac7c745f0, L_0x59aac7c744b0, C4<>;
S_0x59aac7c475d0 .scope generate, "portc_pins[1]" "portc_pins[1]" 12 144, 12 144 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c477d0 .param/l "i" 0 12 144, +C4<01>;
v0x59aac7c478b0_0 .net *"_ivl_0", 0 0, L_0x59aac7c747d0;  1 drivers
v0x59aac7c47990_0 .net *"_ivl_1", 0 0, L_0x59aac7c74550;  1 drivers
o0x77bf24834b08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c47a70_0 name=_ivl_2
v0x59aac7c47b60_0 .net *"_ivl_4", 0 0, L_0x59aac7c749c0;  1 drivers
L_0x59aac7c749c0 .functor MUXZ 1, o0x77bf24834b08, L_0x59aac7c74550, L_0x59aac7c747d0, C4<>;
S_0x59aac7c47c40 .scope generate, "portc_pins[2]" "portc_pins[2]" 12 144, 12 144 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c47e40 .param/l "i" 0 12 144, +C4<010>;
v0x59aac7c47f20_0 .net *"_ivl_0", 0 0, L_0x59aac7c74b00;  1 drivers
v0x59aac7c48000_0 .net *"_ivl_1", 0 0, L_0x59aac7c74c60;  1 drivers
o0x77bf24834bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c480e0_0 name=_ivl_2
v0x59aac7c481d0_0 .net *"_ivl_4", 0 0, L_0x59aac7c74d00;  1 drivers
L_0x59aac7c74d00 .functor MUXZ 1, o0x77bf24834bc8, L_0x59aac7c74c60, L_0x59aac7c74b00, C4<>;
S_0x59aac7c482b0 .scope generate, "portc_pins[3]" "portc_pins[3]" 12 144, 12 144 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c484b0 .param/l "i" 0 12 144, +C4<011>;
v0x59aac7c48590_0 .net *"_ivl_0", 0 0, L_0x59aac7c74e70;  1 drivers
v0x59aac7c48670_0 .net *"_ivl_1", 0 0, L_0x59aac7c74fe0;  1 drivers
o0x77bf24834c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c48750_0 name=_ivl_2
v0x59aac7c48840_0 .net *"_ivl_4", 0 0, L_0x59aac7c750b0;  1 drivers
L_0x59aac7c750b0 .functor MUXZ 1, o0x77bf24834c88, L_0x59aac7c74fe0, L_0x59aac7c74e70, C4<>;
S_0x59aac7c48920 .scope generate, "portc_pins[4]" "portc_pins[4]" 12 144, 12 144 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c48b20 .param/l "i" 0 12 144, +C4<0100>;
v0x59aac7c48c00_0 .net *"_ivl_0", 0 0, L_0x59aac7c75180;  1 drivers
v0x59aac7c48ce0_0 .net *"_ivl_1", 0 0, L_0x59aac7c75300;  1 drivers
o0x77bf24834d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c48dc0_0 name=_ivl_2
v0x59aac7c48eb0_0 .net *"_ivl_4", 0 0, L_0x59aac7c753d0;  1 drivers
L_0x59aac7c753d0 .functor MUXZ 1, o0x77bf24834d48, L_0x59aac7c75300, L_0x59aac7c75180, C4<>;
S_0x59aac7c48f90 .scope generate, "portc_pins[5]" "portc_pins[5]" 12 144, 12 144 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c49190 .param/l "i" 0 12 144, +C4<0101>;
v0x59aac7c49270_0 .net *"_ivl_0", 0 0, L_0x59aac7c75540;  1 drivers
v0x59aac7c49350_0 .net *"_ivl_1", 0 0, L_0x59aac7c756d0;  1 drivers
o0x77bf24834e08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c49430_0 name=_ivl_2
v0x59aac7c49520_0 .net *"_ivl_4", 0 0, L_0x59aac7c757a0;  1 drivers
L_0x59aac7c757a0 .functor MUXZ 1, o0x77bf24834e08, L_0x59aac7c756d0, L_0x59aac7c75540, C4<>;
S_0x59aac7c49600 .scope generate, "portc_pins[6]" "portc_pins[6]" 12 144, 12 144 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c49800 .param/l "i" 0 12 144, +C4<0110>;
v0x59aac7c498e0_0 .net *"_ivl_0", 0 0, L_0x59aac7c75ce0;  1 drivers
v0x59aac7c499c0_0 .net *"_ivl_1", 0 0, L_0x59aac7c75d80;  1 drivers
o0x77bf24834ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c49aa0_0 name=_ivl_2
v0x59aac7c49b90_0 .net *"_ivl_4", 0 0, L_0x59aac7c75f30;  1 drivers
L_0x59aac7c75f30 .functor MUXZ 1, o0x77bf24834ec8, L_0x59aac7c75d80, L_0x59aac7c75ce0, C4<>;
S_0x59aac7c49c70 .scope generate, "portd_pins[0]" "portd_pins[0]" 12 151, 12 151 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c49e70 .param/l "i" 0 12 151, +C4<00>;
v0x59aac7c49f50_0 .net *"_ivl_0", 0 0, L_0x59aac7c760c0;  1 drivers
v0x59aac7c4a030_0 .net *"_ivl_1", 0 0, L_0x59aac7c76160;  1 drivers
o0x77bf24834f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c4a110_0 name=_ivl_2
v0x59aac7c4a200_0 .net *"_ivl_4", 0 0, L_0x59aac7c76320;  1 drivers
L_0x59aac7c76320 .functor MUXZ 1, o0x77bf24834f88, L_0x59aac7c76160, L_0x59aac7c760c0, C4<>;
S_0x59aac7c4a2e0 .scope generate, "portd_pins[1]" "portd_pins[1]" 12 151, 12 151 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c4a4e0 .param/l "i" 0 12 151, +C4<01>;
v0x59aac7c4a5c0_0 .net *"_ivl_0", 0 0, L_0x59aac7c76460;  1 drivers
v0x59aac7c4a6a0_0 .net *"_ivl_1", 0 0, L_0x59aac7c76550;  1 drivers
o0x77bf24835048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c4a780_0 name=_ivl_2
v0x59aac7c4a870_0 .net *"_ivl_4", 0 0, L_0x59aac7c76200;  1 drivers
L_0x59aac7c76200 .functor MUXZ 1, o0x77bf24835048, L_0x59aac7c76550, L_0x59aac7c76460, C4<>;
S_0x59aac7c4a950 .scope generate, "portd_pins[2]" "portd_pins[2]" 12 151, 12 151 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c4ab50 .param/l "i" 0 12 151, +C4<010>;
v0x59aac7c4ac30_0 .net *"_ivl_0", 0 0, L_0x59aac7c767c0;  1 drivers
v0x59aac7c4ad10_0 .net *"_ivl_1", 0 0, L_0x59aac7c76860;  1 drivers
o0x77bf24835108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c4adf0_0 name=_ivl_2
v0x59aac7c4aee0_0 .net *"_ivl_4", 0 0, L_0x59aac7c76a40;  1 drivers
L_0x59aac7c76a40 .functor MUXZ 1, o0x77bf24835108, L_0x59aac7c76860, L_0x59aac7c767c0, C4<>;
S_0x59aac7c4afc0 .scope generate, "portd_pins[3]" "portd_pins[3]" 12 151, 12 151 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c4b1c0 .param/l "i" 0 12 151, +C4<011>;
v0x59aac7c4b2a0_0 .net *"_ivl_0", 0 0, L_0x59aac7c76bb0;  1 drivers
v0x59aac7c4b380_0 .net *"_ivl_1", 0 0, L_0x59aac7c76c50;  1 drivers
o0x77bf248351c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c4b460_0 name=_ivl_2
v0x59aac7c4b550_0 .net *"_ivl_4", 0 0, L_0x59aac7c76f00;  1 drivers
L_0x59aac7c76f00 .functor MUXZ 1, o0x77bf248351c8, L_0x59aac7c76c50, L_0x59aac7c76bb0, C4<>;
S_0x59aac7c4b630 .scope generate, "portd_pins[4]" "portd_pins[4]" 12 151, 12 151 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c4b830 .param/l "i" 0 12 151, +C4<0100>;
v0x59aac7c4b910_0 .net *"_ivl_0", 0 0, L_0x59aac7c76fd0;  1 drivers
v0x59aac7c4b9f0_0 .net *"_ivl_1", 0 0, L_0x59aac7c77070;  1 drivers
o0x77bf24835288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c4bad0_0 name=_ivl_2
v0x59aac7c4bbc0_0 .net *"_ivl_4", 0 0, L_0x59aac7c772a0;  1 drivers
L_0x59aac7c772a0 .functor MUXZ 1, o0x77bf24835288, L_0x59aac7c77070, L_0x59aac7c76fd0, C4<>;
S_0x59aac7c4bca0 .scope generate, "portd_pins[5]" "portd_pins[5]" 12 151, 12 151 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c4bea0 .param/l "i" 0 12 151, +C4<0101>;
v0x59aac7c4bf80_0 .net *"_ivl_0", 0 0, L_0x59aac7c77410;  1 drivers
v0x59aac7c4c060_0 .net *"_ivl_1", 0 0, L_0x59aac7c774b0;  1 drivers
o0x77bf24835348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c4c140_0 name=_ivl_2
v0x59aac7c4c230_0 .net *"_ivl_4", 0 0, L_0x59aac7c776f0;  1 drivers
L_0x59aac7c776f0 .functor MUXZ 1, o0x77bf24835348, L_0x59aac7c774b0, L_0x59aac7c77410, C4<>;
S_0x59aac7c4c310 .scope generate, "portd_pins[6]" "portd_pins[6]" 12 151, 12 151 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c4c510 .param/l "i" 0 12 151, +C4<0110>;
v0x59aac7c4c5f0_0 .net *"_ivl_0", 0 0, L_0x59aac7c77860;  1 drivers
v0x59aac7c4c6d0_0 .net *"_ivl_1", 0 0, L_0x59aac7c77900;  1 drivers
o0x77bf24835408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c4c7b0_0 name=_ivl_2
v0x59aac7c4c8a0_0 .net *"_ivl_4", 0 0, L_0x59aac7c77b50;  1 drivers
L_0x59aac7c77b50 .functor MUXZ 1, o0x77bf24835408, L_0x59aac7c77900, L_0x59aac7c77860, C4<>;
S_0x59aac7c4c980 .scope generate, "portd_pins[7]" "portd_pins[7]" 12 151, 12 151 0, S_0x59aac7c432c0;
 .timescale 0 0;
P_0x59aac7c4cb80 .param/l "i" 0 12 151, +C4<0111>;
v0x59aac7c4cc60_0 .net *"_ivl_0", 0 0, L_0x59aac7c77fe0;  1 drivers
v0x59aac7c4cd40_0 .net *"_ivl_1", 0 0, L_0x59aac7c78210;  1 drivers
o0x77bf248354c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x59aac7c4ce20_0 name=_ivl_2
v0x59aac7c4cf10_0 .net *"_ivl_4", 0 0, L_0x59aac7c783c0;  1 drivers
L_0x59aac7c783c0 .functor MUXZ 1, o0x77bf248354c8, L_0x59aac7c78210, L_0x59aac7c77fe0, C4<>;
S_0x59aac7c4f690 .scope module, "timer0_inst" "axioma_timer0" 3 214, 13 7 0, S_0x59aac7af2e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 6 "io_addr";
    .port_info 3 /INPUT 8 "io_data_in";
    .port_info 4 /OUTPUT 8 "io_data_out";
    .port_info 5 /INPUT 1 "io_read";
    .port_info 6 /INPUT 1 "io_write";
    .port_info 7 /OUTPUT 1 "oc0a_pin";
    .port_info 8 /OUTPUT 1 "oc0b_pin";
    .port_info 9 /OUTPUT 1 "timer0_overflow";
    .port_info 10 /OUTPUT 1 "timer0_compa";
    .port_info 11 /OUTPUT 1 "timer0_compb";
    .port_info 12 /OUTPUT 8 "debug_tcnt0";
    .port_info 13 /OUTPUT 3 "debug_mode";
    .port_info 14 /OUTPUT 3 "debug_prescaler";
P_0x59aac7c4f820 .param/l "ADDR_OCR0A" 1 13 37, C4<100111>;
P_0x59aac7c4f860 .param/l "ADDR_OCR0B" 1 13 38, C4<101000>;
P_0x59aac7c4f8a0 .param/l "ADDR_TCCR0A" 1 13 35, C4<100100>;
P_0x59aac7c4f8e0 .param/l "ADDR_TCCR0B" 1 13 36, C4<100101>;
P_0x59aac7c4f920 .param/l "ADDR_TCNT0" 1 13 34, C4<100110>;
P_0x59aac7c4f960 .param/l "ADDR_TIFR0" 1 13 40, C4<010101>;
P_0x59aac7c4f9a0 .param/l "ADDR_TIMSK0" 1 13 39, C4<101110>;
P_0x59aac7c4f9e0 .param/l "MODE_CTC" 1 13 45, C4<010>;
P_0x59aac7c4fa20 .param/l "MODE_NORMAL" 1 13 43, C4<000>;
P_0x59aac7c4fa60 .param/l "MODE_PWM_FAST" 1 13 46, C4<011>;
P_0x59aac7c4faa0 .param/l "MODE_PWM_FAST_OCR" 1 13 48, C4<111>;
P_0x59aac7c4fae0 .param/l "MODE_PWM_PHASE" 1 13 44, C4<001>;
P_0x59aac7c4fb20 .param/l "MODE_PWM_PHASE_OCR" 1 13 47, C4<101>;
P_0x59aac7c4fb60 .param/l "PRESCALE_1" 1 13 52, C4<001>;
P_0x59aac7c4fba0 .param/l "PRESCALE_1024" 1 13 56, C4<101>;
P_0x59aac7c4fbe0 .param/l "PRESCALE_256" 1 13 55, C4<100>;
P_0x59aac7c4fc20 .param/l "PRESCALE_64" 1 13 54, C4<011>;
P_0x59aac7c4fc60 .param/l "PRESCALE_8" 1 13 53, C4<010>;
P_0x59aac7c4fca0 .param/l "PRESCALE_EXT_F" 1 13 57, C4<110>;
P_0x59aac7c4fce0 .param/l "PRESCALE_EXT_R" 1 13 58, C4<111>;
P_0x59aac7c4fd20 .param/l "PRESCALE_STOP" 1 13 51, C4<000>;
L_0x59aac7c7c7f0 .functor BUFZ 1, v0x59aac7c513a0_0, C4<0>, C4<0>, C4<0>;
L_0x59aac7c7ca00 .functor BUFZ 1, v0x59aac7c51460_0, C4<0>, C4<0>, C4<0>;
L_0x59aac7c7caa0 .functor AND 1, L_0x59aac7c7c930, L_0x59aac7c7c650, C4<1>, C4<1>;
L_0x59aac7c7cc00 .functor AND 1, L_0x59aac7c7c860, L_0x59aac7c7c4d0, C4<1>, C4<1>;
L_0x59aac7c7cd90 .functor AND 1, L_0x59aac7c7c6f0, L_0x59aac7c7c430, C4<1>, C4<1>;
L_0x59aac7c7cef0 .functor BUFZ 8, v0x59aac7c52940_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x59aac7c7cf60 .functor BUFZ 3, L_0x59aac7c7c2c0, C4<000>, C4<000>, C4<000>;
L_0x59aac7c7d020 .functor BUFZ 3, L_0x59aac7c7c220, C4<000>, C4<000>, C4<000>;
v0x59aac7c50750_0 .net "clk", 0 0, L_0x59aac7bab710;  alias, 1 drivers
v0x59aac7c50860_0 .net "debug_mode", 2 0, L_0x59aac7c7cf60;  1 drivers
v0x59aac7c50940_0 .net "debug_prescaler", 2 0, L_0x59aac7c7d020;  1 drivers
v0x59aac7c50a00_0 .net "debug_tcnt0", 7 0, L_0x59aac7c7cef0;  1 drivers
v0x59aac7c50ae0_0 .net "io_addr", 5 0, L_0x77bf244d1920;  alias, 1 drivers
v0x59aac7c50bf0_0 .net "io_data_in", 7 0, L_0x77bf244d1968;  alias, 1 drivers
v0x59aac7c50cc0_0 .var "io_data_out", 7 0;
v0x59aac7c50d80_0 .net "io_read", 0 0, L_0x59aac7c7d130;  1 drivers
v0x59aac7c50e40_0 .net "io_write", 0 0, L_0x59aac7c7d1a0;  1 drivers
v0x59aac7c50f00_0 .var "match_a", 0 0;
v0x59aac7c50fc0_0 .var "match_b", 0 0;
v0x59aac7c51080_0 .net "oc0a_pin", 0 0, L_0x59aac7c7c7f0;  alias, 1 drivers
v0x59aac7c51140_0 .net "oc0b_pin", 0 0, L_0x59aac7c7ca00;  alias, 1 drivers
v0x59aac7c51200_0 .var "overflow_flag", 0 0;
v0x59aac7c512c0_0 .var "prescaler_counter", 10 0;
v0x59aac7c513a0_0 .var "pwm_a_output", 0 0;
v0x59aac7c51460_0 .var "pwm_b_output", 0 0;
v0x59aac7c51630_0 .var "reg_ocr0a", 7 0;
v0x59aac7c51710_0 .var "reg_ocr0b", 7 0;
v0x59aac7c517f0_0 .var "reg_tccr0a", 7 0;
v0x59aac7c518d0_0 .var "reg_tccr0b", 7 0;
v0x59aac7c519b0_0 .var "reg_tcnt0", 7 0;
v0x59aac7c51a90_0 .var "reg_tifr0", 7 0;
v0x59aac7c51b70_0 .var "reg_timsk0", 7 0;
v0x59aac7c51c50_0 .net "reset_n", 0 0, L_0x59aac7c35a20;  alias, 1 drivers
v0x59aac7c51cf0_0 .net "tccr0a_com0a", 1 0, L_0x59aac7c7bcd0;  1 drivers
v0x59aac7c51dd0_0 .net "tccr0a_com0b", 1 0, L_0x59aac7c7bd70;  1 drivers
v0x59aac7c51eb0_0 .net "tccr0a_wgm0", 1 0, L_0x59aac7c7be90;  1 drivers
v0x59aac7c51f90_0 .net "tccr0b_cs0", 2 0, L_0x59aac7c7c220;  1 drivers
v0x59aac7c52070_0 .net "tccr0b_foc0a", 0 0, L_0x59aac7c7bf30;  1 drivers
v0x59aac7c52130_0 .net "tccr0b_foc0b", 0 0, L_0x59aac7c7c060;  1 drivers
v0x59aac7c521f0_0 .net "tccr0b_wgm02", 0 0, L_0x59aac7c7c180;  1 drivers
v0x59aac7c522b0_0 .net "tifr0_ocf0a", 0 0, L_0x59aac7c7c860;  1 drivers
v0x59aac7c52580_0 .net "tifr0_ocf0b", 0 0, L_0x59aac7c7c6f0;  1 drivers
v0x59aac7c52640_0 .net "tifr0_tov0", 0 0, L_0x59aac7c7c930;  1 drivers
v0x59aac7c52700_0 .net "timer0_compa", 0 0, L_0x59aac7c7cc00;  alias, 1 drivers
v0x59aac7c527c0_0 .net "timer0_compb", 0 0, L_0x59aac7c7cd90;  alias, 1 drivers
v0x59aac7c52880_0 .net "timer0_overflow", 0 0, L_0x59aac7c7caa0;  alias, 1 drivers
v0x59aac7c52940_0 .var "timer_counter", 7 0;
v0x59aac7c52a20_0 .var "timer_direction", 0 0;
v0x59aac7c52ae0_0 .var "timer_tick", 0 0;
v0x59aac7c52ba0_0 .net "timsk0_ocie0a", 0 0, L_0x59aac7c7c4d0;  1 drivers
v0x59aac7c52c60_0 .net "timsk0_ocie0b", 0 0, L_0x59aac7c7c430;  1 drivers
v0x59aac7c52d20_0 .net "timsk0_toie0", 0 0, L_0x59aac7c7c650;  1 drivers
v0x59aac7c52de0_0 .net "waveform_mode", 2 0, L_0x59aac7c7c2c0;  1 drivers
E_0x59aac7c506c0/0 .event edge, v0x59aac7c50d80_0, v0x59aac7c4d9b0_0, v0x59aac7c519b0_0, v0x59aac7c517f0_0;
E_0x59aac7c506c0/1 .event edge, v0x59aac7c518d0_0, v0x59aac7c51630_0, v0x59aac7c51710_0, v0x59aac7c51b70_0;
E_0x59aac7c506c0/2 .event edge, v0x59aac7c51a90_0;
E_0x59aac7c506c0 .event/or E_0x59aac7c506c0/0, E_0x59aac7c506c0/1, E_0x59aac7c506c0/2;
L_0x59aac7c7bcd0 .part v0x59aac7c517f0_0, 6, 2;
L_0x59aac7c7bd70 .part v0x59aac7c517f0_0, 4, 2;
L_0x59aac7c7be90 .part v0x59aac7c517f0_0, 0, 2;
L_0x59aac7c7bf30 .part v0x59aac7c518d0_0, 7, 1;
L_0x59aac7c7c060 .part v0x59aac7c518d0_0, 6, 1;
L_0x59aac7c7c180 .part v0x59aac7c518d0_0, 3, 1;
L_0x59aac7c7c220 .part v0x59aac7c518d0_0, 0, 3;
L_0x59aac7c7c2c0 .concat [ 2 1 0 0], L_0x59aac7c7be90, L_0x59aac7c7c180;
L_0x59aac7c7c430 .part v0x59aac7c51b70_0, 2, 1;
L_0x59aac7c7c4d0 .part v0x59aac7c51b70_0, 1, 1;
L_0x59aac7c7c650 .part v0x59aac7c51b70_0, 0, 1;
L_0x59aac7c7c6f0 .part v0x59aac7c51a90_0, 2, 1;
L_0x59aac7c7c860 .part v0x59aac7c51a90_0, 1, 1;
L_0x59aac7c7c930 .part v0x59aac7c51a90_0, 0, 1;
S_0x59aac7c530a0 .scope module, "uart_inst" "axioma_uart" 3 196, 14 7 0, S_0x59aac7af2e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 6 "io_addr";
    .port_info 3 /INPUT 8 "io_data_in";
    .port_info 4 /OUTPUT 8 "io_data_out";
    .port_info 5 /INPUT 1 "io_read";
    .port_info 6 /INPUT 1 "io_write";
    .port_info 7 /INPUT 1 "uart_rx";
    .port_info 8 /OUTPUT 1 "uart_tx";
    .port_info 9 /OUTPUT 1 "usart_rx_complete";
    .port_info 10 /OUTPUT 1 "usart_udre";
    .port_info 11 /OUTPUT 1 "usart_tx_complete";
    .port_info 12 /OUTPUT 8 "debug_state";
    .port_info 13 /OUTPUT 16 "debug_baud_counter";
P_0x59aac7c53280 .param/l "ADDR_UBRR0H" 1 14 38, C4<000101>;
P_0x59aac7c532c0 .param/l "ADDR_UBRR0L" 1 14 37, C4<000100>;
P_0x59aac7c53300 .param/l "ADDR_UCSR0A" 1 14 34, C4<000000>;
P_0x59aac7c53340 .param/l "ADDR_UCSR0B" 1 14 35, C4<000001>;
P_0x59aac7c53380 .param/l "ADDR_UCSR0C" 1 14 36, C4<000010>;
P_0x59aac7c533c0 .param/l "ADDR_UDR0" 1 14 33, C4<000110>;
P_0x59aac7c53400 .param/l "RX_DATA" 1 14 50, C4<010>;
P_0x59aac7c53440 .param/l "RX_IDLE" 1 14 48, C4<000>;
P_0x59aac7c53480 .param/l "RX_PARITY" 1 14 51, C4<011>;
P_0x59aac7c534c0 .param/l "RX_START" 1 14 49, C4<001>;
P_0x59aac7c53500 .param/l "RX_STOP" 1 14 52, C4<100>;
P_0x59aac7c53540 .param/l "TX_DATA" 1 14 43, C4<010>;
P_0x59aac7c53580 .param/l "TX_IDLE" 1 14 41, C4<000>;
P_0x59aac7c535c0 .param/l "TX_PARITY" 1 14 44, C4<011>;
P_0x59aac7c53600 .param/l "TX_START" 1 14 42, C4<001>;
P_0x59aac7c53640 .param/l "TX_STOP" 1 14 45, C4<100>;
L_0x59aac7c7b5e0 .functor AND 1, L_0x59aac7c79d50, L_0x59aac7c7a590, C4<1>, C4<1>;
L_0x59aac7c7b6a0 .functor AND 1, L_0x59aac7c79f40, L_0x59aac7c7a7c0, C4<1>, C4<1>;
L_0x59aac7c7b800 .functor AND 1, L_0x59aac7c79e20, L_0x59aac7c7a690, C4<1>, C4<1>;
L_0x59aac7c7ba00 .functor BUFZ 16, v0x59aac7c53fa0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x59aac7c53fa0_0 .var "baud_counter", 15 0;
v0x59aac7c540a0_0 .net "baud_divisor", 15 0, L_0x59aac7c7b3c0;  1 drivers
v0x59aac7c54180_0 .var "baud_tick", 0 0;
v0x59aac7c54220_0 .net "clk", 0 0, L_0x59aac7bab710;  alias, 1 drivers
v0x59aac7c542c0_0 .net "debug_baud_counter", 15 0, L_0x59aac7c7ba00;  1 drivers
v0x59aac7c543f0_0 .net "debug_state", 7 0, L_0x59aac7c7b960;  1 drivers
v0x59aac7c544d0_0 .net "io_addr", 5 0, L_0x77bf244d1920;  alias, 1 drivers
v0x59aac7c545e0_0 .net "io_data_in", 7 0, L_0x77bf244d1968;  alias, 1 drivers
v0x59aac7c546f0_0 .var "io_data_out", 7 0;
v0x59aac7c547d0_0 .net "io_read", 0 0, L_0x59aac7c7ba70;  1 drivers
v0x59aac7c54890_0 .net "io_write", 0 0, L_0x59aac7c7bb60;  1 drivers
v0x59aac7c54950_0 .var "reg_ubrr0h", 7 0;
v0x59aac7c54a30_0 .var "reg_ubrr0l", 7 0;
v0x59aac7c54b10_0 .var "reg_ucsr0a", 7 0;
v0x59aac7c54bf0_0 .var "reg_ucsr0b", 7 0;
v0x59aac7c54cd0_0 .var "reg_ucsr0c", 7 0;
v0x59aac7c54db0_0 .var "reg_udr0", 7 0;
v0x59aac7c54e90_0 .net "reset_n", 0 0, L_0x59aac7c35a20;  alias, 1 drivers
v0x59aac7c54f30_0 .var "rx_bit_count", 3 0;
v0x59aac7c55010_0 .var "rx_buffer", 7 0;
v0x59aac7c550f0_0 .var "rx_buffer_full", 0 0;
v0x59aac7c551b0_0 .var "rx_data_ready", 0 0;
v0x59aac7c55270_0 .var "rx_sample_count", 1 0;
v0x59aac7c55350_0 .var "rx_shift_reg", 7 0;
v0x59aac7c55430_0 .var "rx_state", 2 0;
v0x59aac7c55510_0 .var "tx_active", 0 0;
v0x59aac7c555d0_0 .var "tx_bit_count", 3 0;
v0x59aac7c556b0_0 .var "tx_output", 0 0;
v0x59aac7c55770_0 .var "tx_shift_reg", 7 0;
v0x59aac7c55850_0 .var "tx_state", 2 0;
v0x59aac7c55930_0 .net "uart_rx", 0 0, v0x59aac7c5d110_0;  alias, 1 drivers
v0x59aac7c559d0_0 .net8 "uart_tx", 0 0, RS_0x77bf24833db8;  alias, 2 drivers
v0x59aac7c55a70_0 .net "ucsr0a_dor", 0 0, L_0x59aac7c7a0e0;  1 drivers
v0x59aac7c55d20_0 .net "ucsr0a_fe", 0 0, L_0x59aac7c79fe0;  1 drivers
v0x59aac7c55dc0_0 .net "ucsr0a_mpcm", 0 0, L_0x59aac7c7a360;  1 drivers
v0x59aac7c55e80_0 .net "ucsr0a_rxc", 0 0, L_0x59aac7c79d50;  1 drivers
v0x59aac7c55f40_0 .net "ucsr0a_txc", 0 0, L_0x59aac7c79e20;  1 drivers
v0x59aac7c56000_0 .net "ucsr0a_u2x", 0 0, L_0x59aac7c7a2c0;  1 drivers
v0x59aac7c560c0_0 .net "ucsr0a_udre", 0 0, L_0x59aac7c79f40;  1 drivers
v0x59aac7c56180_0 .net "ucsr0a_upe", 0 0, L_0x59aac7c7a1b0;  1 drivers
v0x59aac7c56240_0 .net "ucsr0b_rxb8", 0 0, L_0x59aac7c7abc0;  1 drivers
v0x59aac7c56300_0 .net "ucsr0b_rxcie", 0 0, L_0x59aac7c7a590;  1 drivers
v0x59aac7c563c0_0 .net "ucsr0b_rxen", 0 0, L_0x59aac7c7a860;  1 drivers
v0x59aac7c56480_0 .net "ucsr0b_txb8", 0 0, L_0x59aac7c7ac90;  1 drivers
v0x59aac7c56540_0 .net "ucsr0b_txcie", 0 0, L_0x59aac7c7a690;  1 drivers
v0x59aac7c56600_0 .net "ucsr0b_txen", 0 0, L_0x59aac7c7a9a0;  1 drivers
v0x59aac7c566c0_0 .net "ucsr0b_ucsz2", 0 0, L_0x59aac7c7aa70;  1 drivers
v0x59aac7c56780_0 .net "ucsr0b_udrie", 0 0, L_0x59aac7c7a7c0;  1 drivers
v0x59aac7c56840_0 .net "ucsr0c_ucpol", 0 0, L_0x59aac7c7b0d0;  1 drivers
v0x59aac7c56900_0 .net "ucsr0c_ucsz", 1 0, L_0x59aac7c7b210;  1 drivers
v0x59aac7c569e0_0 .net "ucsr0c_umsel", 1 0, L_0x59aac7c7af00;  1 drivers
v0x59aac7c56ac0_0 .net "ucsr0c_upm", 1 0, L_0x59aac7c7b000;  1 drivers
v0x59aac7c56ba0_0 .net "ucsr0c_usbs", 0 0, L_0x59aac7c7b170;  1 drivers
v0x59aac7c56c60_0 .net "usart_rx_complete", 0 0, L_0x59aac7c7b5e0;  alias, 1 drivers
v0x59aac7c56d20_0 .net "usart_tx_complete", 0 0, L_0x59aac7c7b800;  alias, 1 drivers
v0x59aac7c56de0_0 .net "usart_udre", 0 0, L_0x59aac7c7b6a0;  alias, 1 drivers
E_0x59aac7c53f10/0 .event edge, v0x59aac7c547d0_0, v0x59aac7c4d9b0_0, v0x59aac7c54db0_0, v0x59aac7c54b10_0;
E_0x59aac7c53f10/1 .event edge, v0x59aac7c54bf0_0, v0x59aac7c54cd0_0, v0x59aac7c54a30_0, v0x59aac7c54950_0;
E_0x59aac7c53f10 .event/or E_0x59aac7c53f10/0, E_0x59aac7c53f10/1;
L_0x59aac7c79d50 .part v0x59aac7c54b10_0, 7, 1;
L_0x59aac7c79e20 .part v0x59aac7c54b10_0, 6, 1;
L_0x59aac7c79f40 .part v0x59aac7c54b10_0, 5, 1;
L_0x59aac7c79fe0 .part v0x59aac7c54b10_0, 4, 1;
L_0x59aac7c7a0e0 .part v0x59aac7c54b10_0, 3, 1;
L_0x59aac7c7a1b0 .part v0x59aac7c54b10_0, 2, 1;
L_0x59aac7c7a2c0 .part v0x59aac7c54b10_0, 1, 1;
L_0x59aac7c7a360 .part v0x59aac7c54b10_0, 0, 1;
L_0x59aac7c7a590 .part v0x59aac7c54bf0_0, 7, 1;
L_0x59aac7c7a690 .part v0x59aac7c54bf0_0, 6, 1;
L_0x59aac7c7a7c0 .part v0x59aac7c54bf0_0, 5, 1;
L_0x59aac7c7a860 .part v0x59aac7c54bf0_0, 4, 1;
L_0x59aac7c7a9a0 .part v0x59aac7c54bf0_0, 3, 1;
L_0x59aac7c7aa70 .part v0x59aac7c54bf0_0, 2, 1;
L_0x59aac7c7abc0 .part v0x59aac7c54bf0_0, 1, 1;
L_0x59aac7c7ac90 .part v0x59aac7c54bf0_0, 0, 1;
L_0x59aac7c7af00 .part v0x59aac7c54cd0_0, 6, 2;
L_0x59aac7c7b000 .part v0x59aac7c54cd0_0, 4, 2;
L_0x59aac7c7b170 .part v0x59aac7c54cd0_0, 3, 1;
L_0x59aac7c7b210 .part v0x59aac7c54cd0_0, 1, 2;
L_0x59aac7c7b0d0 .part v0x59aac7c54cd0_0, 0, 1;
L_0x59aac7c7b3c0 .concat [ 8 8 0 0], v0x59aac7c54a30_0, v0x59aac7c54950_0;
L_0x59aac7c7b960 .concat [ 1 1 3 3], v0x59aac7c550f0_0, v0x59aac7c55510_0, v0x59aac7c55430_0, v0x59aac7c55850_0;
    .scope S_0x59aac7c05d60;
T_5 ;
    %wait E_0x59aac7af2dc0;
    %load/vec4 v0x59aac7c01300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7b6a230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7b8a110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7b8a3a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7af5530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7c145f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7af5310_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x59aac7af5530_0;
    %cmpi/u 1, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7af5530_0, 0;
    %load/vec4 v0x59aac7b6a230_0;
    %inv;
    %assign/vec4 v0x59aac7b6a230_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x59aac7af5530_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7af5530_0, 0;
T_5.3 ;
    %load/vec4 v0x59aac7c145f0_0;
    %cmpi/u 124, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7c145f0_0, 0;
    %load/vec4 v0x59aac7b8a110_0;
    %inv;
    %assign/vec4 v0x59aac7b8a110_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x59aac7c145f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x59aac7c145f0_0, 0;
T_5.5 ;
    %load/vec4 v0x59aac7af5310_0;
    %cmpi/u 499, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.6, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7af5310_0, 0;
    %load/vec4 v0x59aac7b8a3a0_0;
    %inv;
    %assign/vec4 v0x59aac7b8a3a0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x59aac7af5310_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x59aac7af5310_0, 0;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x59aac7c05d60;
T_6 ;
    %wait E_0x59aac7c19c90;
    %load/vec4 v0x59aac7ba89b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %load/vec4 v0x59aac7b6a230_0;
    %store/vec4 v0x59aac7b6acd0_0, 0, 1;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x59aac7b6a230_0;
    %store/vec4 v0x59aac7b6acd0_0, 0, 1;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x59aac7b8a110_0;
    %store/vec4 v0x59aac7b6acd0_0, 0, 1;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x59aac7bd7260_0;
    %store/vec4 v0x59aac7b6acd0_0, 0, 1;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x59aac7bd7260_0;
    %store/vec4 v0x59aac7b6acd0_0, 0, 1;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x59aac7b8a3a0_0;
    %store/vec4 v0x59aac7b6acd0_0, 0, 1;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x59aac7c05d60;
T_7 ;
    %wait E_0x59aac7af1980;
    %load/vec4 v0x59aac7bff980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c14380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bd4100_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x59aac7b6e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x59aac7bc73f0_0;
    %cmpi/e 0, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x59aac7ba87b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %load/vec4 v0x59aac7b6acd0_0;
    %assign/vec4 v0x59aac7bd4100_0, 0;
    %jmp T_7.14;
T_7.4 ;
    %load/vec4 v0x59aac7b6acd0_0;
    %assign/vec4 v0x59aac7bd4100_0, 0;
    %jmp T_7.14;
T_7.5 ;
    %load/vec4 v0x59aac7c14380_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7c14380_0, 0;
    %load/vec4 v0x59aac7c14380_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x59aac7bd4100_0;
    %inv;
    %assign/vec4 v0x59aac7bd4100_0, 0;
T_7.15 ;
    %jmp T_7.14;
T_7.6 ;
    %load/vec4 v0x59aac7c14380_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7c14380_0, 0;
    %load/vec4 v0x59aac7c14380_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.17, 4;
    %load/vec4 v0x59aac7bd4100_0;
    %inv;
    %assign/vec4 v0x59aac7bd4100_0, 0;
T_7.17 ;
    %jmp T_7.14;
T_7.7 ;
    %load/vec4 v0x59aac7c14380_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7c14380_0, 0;
    %load/vec4 v0x59aac7c14380_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.19, 4;
    %load/vec4 v0x59aac7bd4100_0;
    %inv;
    %assign/vec4 v0x59aac7bd4100_0, 0;
T_7.19 ;
    %jmp T_7.14;
T_7.8 ;
    %load/vec4 v0x59aac7c14380_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7c14380_0, 0;
    %load/vec4 v0x59aac7c14380_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.21, 4;
    %load/vec4 v0x59aac7bd4100_0;
    %inv;
    %assign/vec4 v0x59aac7bd4100_0, 0;
T_7.21 ;
    %jmp T_7.14;
T_7.9 ;
    %load/vec4 v0x59aac7c14380_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7c14380_0, 0;
    %load/vec4 v0x59aac7c14380_0;
    %parti/s 5, 0, 2;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_7.23, 4;
    %load/vec4 v0x59aac7bd4100_0;
    %inv;
    %assign/vec4 v0x59aac7bd4100_0, 0;
T_7.23 ;
    %jmp T_7.14;
T_7.10 ;
    %load/vec4 v0x59aac7c14380_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7c14380_0, 0;
    %load/vec4 v0x59aac7c14380_0;
    %parti/s 6, 0, 2;
    %cmpi/e 63, 0, 6;
    %jmp/0xz  T_7.25, 4;
    %load/vec4 v0x59aac7bd4100_0;
    %inv;
    %assign/vec4 v0x59aac7bd4100_0, 0;
T_7.25 ;
    %jmp T_7.14;
T_7.11 ;
    %load/vec4 v0x59aac7c14380_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7c14380_0, 0;
    %load/vec4 v0x59aac7c14380_0;
    %parti/s 7, 0, 2;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_7.27, 4;
    %load/vec4 v0x59aac7bd4100_0;
    %inv;
    %assign/vec4 v0x59aac7bd4100_0, 0;
T_7.27 ;
    %jmp T_7.14;
T_7.12 ;
    %load/vec4 v0x59aac7c14380_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7c14380_0, 0;
    %load/vec4 v0x59aac7c14380_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_7.29, 4;
    %load/vec4 v0x59aac7bd4100_0;
    %inv;
    %assign/vec4 v0x59aac7bd4100_0, 0;
T_7.29 ;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x59aac7bc73f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %load/vec4 v0x59aac7b6acd0_0;
    %assign/vec4 v0x59aac7bd4100_0, 0;
    %jmp T_7.34;
T_7.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bd4100_0, 0;
    %jmp T_7.34;
T_7.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bd4100_0, 0;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x59aac7c05d60;
T_8 ;
    %wait E_0x59aac7becf40;
    %load/vec4 v0x59aac7bff980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7bba1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7af1a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bbcb50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x59aac7b95e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x59aac7b97cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7bba1c0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x59aac7bba1c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x59aac7bba1c0_0, 0;
    %load/vec4 v0x59aac7b6e450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7af1a10_0, 0;
    %jmp T_8.15;
T_8.6 ;
    %pushi/vec4 2048, 0, 16;
    %load/vec4 v0x59aac7bba1c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59aac7af1a10_0, 0;
    %jmp T_8.15;
T_8.7 ;
    %pushi/vec4 4096, 0, 16;
    %load/vec4 v0x59aac7bba1c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59aac7af1a10_0, 0;
    %jmp T_8.15;
T_8.8 ;
    %pushi/vec4 8192, 0, 16;
    %load/vec4 v0x59aac7bba1c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59aac7af1a10_0, 0;
    %jmp T_8.15;
T_8.9 ;
    %pushi/vec4 16384, 0, 16;
    %load/vec4 v0x59aac7bba1c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59aac7af1a10_0, 0;
    %jmp T_8.15;
T_8.10 ;
    %pushi/vec4 32768, 0, 16;
    %load/vec4 v0x59aac7bba1c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59aac7af1a10_0, 0;
    %jmp T_8.15;
T_8.11 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x59aac7bba1c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59aac7af1a10_0, 0;
    %jmp T_8.15;
T_8.12 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x59aac7bba1c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59aac7af1a10_0, 0;
    %jmp T_8.15;
T_8.13 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x59aac7bba1c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x59aac7af1a10_0, 0;
    %jmp T_8.15;
T_8.15 ;
    %pop/vec4 1;
    %load/vec4 v0x59aac7af1a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bbcb50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7bba1c0_0, 0;
T_8.16 ;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7bba1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7af1a10_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x59aac7c05d60;
T_9 ;
    %wait E_0x59aac7c38b60;
    %load/vec4 v0x59aac7c01300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7bd1ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bce6b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x59aac7bd0ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x59aac7bbacf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x59aac7bd1ce0_0;
    %cmpi/u 255, 0, 8;
    %jmp/0xz  T_9.6, 5;
    %load/vec4 v0x59aac7bd1ce0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7bd1ce0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bce6b0_0, 0;
T_9.7 ;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7bd1ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bce6b0_0, 0;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7bd1ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bce6b0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x59aac7c05d60;
T_10 ;
    %wait E_0x59aac7c38b20;
    %load/vec4 v0x59aac7af5ad0_0;
    %load/vec4 v0x59aac7c01300_0;
    %and;
    %load/vec4 v0x59aac7bbcb50_0;
    %nor/r;
    %and;
    %load/vec4 v0x59aac7bce6b0_0;
    %nor/r;
    %and;
    %store/vec4 v0x59aac7bff980_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x59aac7c05d60;
T_11 ;
    %wait E_0x59aac7c38980;
    %load/vec4 v0x59aac7c01300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x59aac7bedb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bb6060_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x59aac7af5ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7bedb30_0, 4, 5;
T_11.2 ;
    %load/vec4 v0x59aac7bce6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7bedb30_0, 4, 5;
T_11.4 ;
    %load/vec4 v0x59aac7bbcb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7bedb30_0, 4, 5;
T_11.6 ;
    %load/vec4 v0x59aac7bb6060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bb6060_0, 0;
T_11.8 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x59aac7c05d60;
T_12 ;
    %wait E_0x59aac7921dd0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7c01920_0, 0, 8;
    %load/vec4 v0x59aac7bd0ad0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7c01920_0, 4, 1;
    %load/vec4 v0x59aac7bc73f0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7c01920_0, 4, 3;
    %load/vec4 v0x59aac7b6e010_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7c01920_0, 4, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x59aac7bf61c0;
T_13 ;
    %wait E_0x59aac7af5e80;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x59aac7af13f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7ba9890_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7b52d10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7ace3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7ace470_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59aac7bf4ef0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7be6be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59aac7c06600_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c06a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c06540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c05a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7b239b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7be5de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c05980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7b539d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59aac7b4fa10_0, 0, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x59aac7b53a90_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7bee130_0, 0, 1;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x59aac7bcbce0_0, 0, 22;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7b53590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7af17b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7b4f330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7b4f3f0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x59aac7b50700_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7b4f950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7b502c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59aac7b50380_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7be5ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7bcbc20_0, 0, 1;
    %load/vec4 v0x59aac7b51c90_0;
    %store/vec4 v0x59aac7b53150_0, 0, 16;
    %load/vec4 v0x59aac7b51910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x59aac7b51c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/z;
    %jmp/1 T_13.2, 4;
    %dup/vec4;
    %pushi/vec4 1536, 511, 16;
    %cmp/z;
    %jmp/1 T_13.3, 4;
    %dup/vec4;
    %pushi/vec4 3584, 511, 16;
    %cmp/z;
    %jmp/1 T_13.4, 4;
    %dup/vec4;
    %pushi/vec4 3072, 511, 16;
    %cmp/z;
    %jmp/1 T_13.5, 4;
    %dup/vec4;
    %pushi/vec4 1024, 511, 16;
    %cmp/z;
    %jmp/1 T_13.6, 4;
    %dup/vec4;
    %pushi/vec4 4096, 511, 16;
    %cmp/z;
    %jmp/1 T_13.7, 4;
    %dup/vec4;
    %pushi/vec4 5120, 511, 16;
    %cmp/z;
    %jmp/1 T_13.8, 4;
    %dup/vec4;
    %pushi/vec4 4608, 511, 16;
    %cmp/z;
    %jmp/1 T_13.9, 4;
    %dup/vec4;
    %pushi/vec4 5632, 511, 16;
    %cmp/z;
    %jmp/1 T_13.10, 4;
    %dup/vec4;
    %pushi/vec4 57344, 4095, 16;
    %cmp/z;
    %jmp/1 T_13.11, 4;
    %dup/vec4;
    %pushi/vec4 36876, 496, 16;
    %cmp/z;
    %jmp/1 T_13.12, 4;
    %dup/vec4;
    %pushi/vec4 36877, 496, 16;
    %cmp/z;
    %jmp/1 T_13.13, 4;
    %dup/vec4;
    %pushi/vec4 36878, 496, 16;
    %cmp/z;
    %jmp/1 T_13.14, 4;
    %dup/vec4;
    %pushi/vec4 37388, 496, 16;
    %cmp/z;
    %jmp/1 T_13.15, 4;
    %dup/vec4;
    %pushi/vec4 37391, 496, 16;
    %cmp/z;
    %jmp/1 T_13.16, 4;
    %dup/vec4;
    %pushi/vec4 36879, 496, 16;
    %cmp/z;
    %jmp/1 T_13.17, 4;
    %dup/vec4;
    %pushi/vec4 49152, 4095, 16;
    %cmp/z;
    %jmp/1 T_13.18, 4;
    %dup/vec4;
    %pushi/vec4 53248, 4095, 16;
    %cmp/z;
    %jmp/1 T_13.19, 4;
    %dup/vec4;
    %pushi/vec4 38152, 0, 16;
    %cmp/z;
    %jmp/1 T_13.20, 4;
    %dup/vec4;
    %pushi/vec4 38168, 0, 16;
    %cmp/z;
    %jmp/1 T_13.21, 4;
    %dup/vec4;
    %pushi/vec4 61441, 1008, 16;
    %cmp/z;
    %jmp/1 T_13.22, 4;
    %dup/vec4;
    %pushi/vec4 62465, 1008, 16;
    %cmp/z;
    %jmp/1 T_13.23, 4;
    %dup/vec4;
    %pushi/vec4 61440, 1008, 16;
    %cmp/z;
    %jmp/1 T_13.24, 4;
    %dup/vec4;
    %pushi/vec4 62464, 1008, 16;
    %cmp/z;
    %jmp/1 T_13.25, 4;
    %dup/vec4;
    %pushi/vec4 2560, 511, 16;
    %cmp/z;
    %jmp/1 T_13.26, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 16;
    %cmp/z;
    %jmp/1 T_13.27, 4;
    %dup/vec4;
    %pushi/vec4 12288, 4095, 16;
    %cmp/z;
    %jmp/1 T_13.28, 4;
    %dup/vec4;
    %pushi/vec4 37891, 496, 16;
    %cmp/z;
    %jmp/1 T_13.29, 4;
    %dup/vec4;
    %pushi/vec4 37898, 496, 16;
    %cmp/z;
    %jmp/1 T_13.30, 4;
    %dup/vec4;
    %pushi/vec4 37888, 496, 16;
    %cmp/z;
    %jmp/1 T_13.31, 4;
    %dup/vec4;
    %pushi/vec4 37889, 496, 16;
    %cmp/z;
    %jmp/1 T_13.32, 4;
    %dup/vec4;
    %pushi/vec4 3072, 496, 16;
    %cmp/z;
    %jmp/1 T_13.33, 4;
    %dup/vec4;
    %pushi/vec4 37894, 496, 16;
    %cmp/z;
    %jmp/1 T_13.34, 4;
    %dup/vec4;
    %pushi/vec4 37895, 496, 16;
    %cmp/z;
    %jmp/1 T_13.35, 4;
    %dup/vec4;
    %pushi/vec4 37893, 496, 16;
    %cmp/z;
    %jmp/1 T_13.36, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7be5ea0_0, 0, 1;
    %jmp T_13.38;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.3 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7af15d0_0;
    %store/vec4 v0x59aac7af13f0_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.4 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7af15d0_0;
    %store/vec4 v0x59aac7af13f0_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.5 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7af15d0_0;
    %store/vec4 v0x59aac7af13f0_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.6 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7af15d0_0;
    %store/vec4 v0x59aac7af13f0_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.7 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7af15d0_0;
    %store/vec4 v0x59aac7af13f0_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.8 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7af15d0_0;
    %store/vec4 v0x59aac7af13f0_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.9 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7af15d0_0;
    %store/vec4 v0x59aac7af13f0_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.10 ;
    %load/vec4 v0x59aac7af15d0_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.11 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x59aac7c06140_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7ba9890_0, 0, 1;
    %load/vec4 v0x59aac7bf52f0_0;
    %store/vec4 v0x59aac7b52d10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.12 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7ace3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7be6be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59aac7c06600_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59aac7bf4ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.13 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7ace3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7be6be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59aac7c06600_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c06a00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59aac7bf4ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.14 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7ace3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7be6be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59aac7c06600_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c06540_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x59aac7bf4ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.15 ;
    %load/vec4 v0x59aac7af15d0_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7ace470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7be6be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59aac7c06600_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59aac7bf4ef0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.16 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c05a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.17 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b239b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7bee130_0, 0, 1;
    %load/vec4 v0x59aac7bee1f0_0;
    %parti/s 1, 11, 5;
    %replicate 10;
    %load/vec4 v0x59aac7bee1f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7bcbce0_0, 0, 22;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b53590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7be5de0_0, 0, 1;
    %load/vec4 v0x59aac7bee1f0_0;
    %parti/s 1, 11, 5;
    %replicate 10;
    %load/vec4 v0x59aac7bee1f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7bcbce0_0, 0, 22;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7af17b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c05980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7af17b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c05980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b539d0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x59aac7b4fa10_0, 0, 4;
    %load/vec4 v0x59aac7bf56f0_0;
    %parti/s 1, 6, 4;
    %replicate 5;
    %load/vec4 v0x59aac7bf56f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7b53a90_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b539d0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x59aac7b4fa10_0, 0, 4;
    %load/vec4 v0x59aac7bf56f0_0;
    %parti/s 1, 6, 4;
    %replicate 5;
    %load/vec4 v0x59aac7bf56f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7b53a90_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b539d0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x59aac7b4fa10_0, 0, 4;
    %load/vec4 v0x59aac7bf56f0_0;
    %parti/s 1, 6, 4;
    %replicate 5;
    %load/vec4 v0x59aac7bf56f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7b53a90_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b539d0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x59aac7b4fa10_0, 0, 4;
    %load/vec4 v0x59aac7bf56f0_0;
    %parti/s 1, 6, 4;
    %replicate 5;
    %load/vec4 v0x59aac7bf56f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7b53a90_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.26 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7af15d0_0;
    %store/vec4 v0x59aac7af13f0_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.27 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7af15d0_0;
    %store/vec4 v0x59aac7af13f0_0, 0, 5;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.28 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x59aac7c06140_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7ba9890_0, 0, 1;
    %load/vec4 v0x59aac7bf52f0_0;
    %store/vec4 v0x59aac7b52d10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.29 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.30 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.31 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.32 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.33 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.34 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.35 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.36 ;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7af1690_0, 0, 5;
    %load/vec4 v0x59aac7c06200_0;
    %store/vec4 v0x59aac7b39bd0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b397d0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x59aac7ba97d0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b23910_0, 0, 1;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x59aac7af14d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b51850_0, 0, 1;
    %jmp T_13.38;
T_13.38 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x59aac7b97fc0;
T_14 ;
    %wait E_0x59aac7b95d00;
    %load/vec4 v0x59aac7b4d7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59aac7b6edd0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x59aac7b6edd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x59aac7b6edd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7b4e7b0, 0, 4;
    %load/vec4 v0x59aac7b6edd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59aac7b6edd0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x59aac7b4e6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x59aac7b6eb20_0;
    %load/vec4 v0x59aac7b6eeb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7b4e7b0, 0, 4;
T_14.4 ;
    %load/vec4 v0x59aac7bbbce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x59aac7bbbc00_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7b4e7b0, 0, 4;
    %load/vec4 v0x59aac7bbbc00_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7b4e7b0, 0, 4;
T_14.6 ;
    %load/vec4 v0x59aac7b526c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x59aac7bbb9c0_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7b4e7b0, 0, 4;
    %load/vec4 v0x59aac7bbb9c0_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7b4e7b0, 0, 4;
T_14.8 ;
    %load/vec4 v0x59aac7b512c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0x59aac7b51200_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7b4e7b0, 0, 4;
    %load/vec4 v0x59aac7b51200_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7b4e7b0, 0, 4;
T_14.10 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x59aac7c07440;
T_15 ;
    %wait E_0x59aac7af5280;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7b96180_0;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7bc0100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7b4ec00_0, 0, 1;
    %load/vec4 v0x59aac7bc08e0_0;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %load/vec4 v0x59aac7b4c8d0_0;
    %store/vec4 v0x59aac7b6e760_0, 0, 1;
    %load/vec4 v0x59aac7b96ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %load/vec4 v0x59aac7bc01c0_0;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %jmp T_15.22;
T_15.0 ;
    %load/vec4 v0x59aac7b96db0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7b96db0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %or;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %store/vec4 v0x59aac7b6e760_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.1 ;
    %load/vec4 v0x59aac7b96db0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7b96db0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %or;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %store/vec4 v0x59aac7b6e760_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.2 ;
    %load/vec4 v0x59aac7bbf610_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7bbf610_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %or;
    %store/vec4 v0x59aac7b6e760_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %load/vec4 v0x59aac7b96ae0_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x59aac7b96ae0_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_15.23, 4;
    %load/vec4 v0x59aac7bc01c0_0;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
T_15.23 ;
    %jmp T_15.22;
T_15.3 ;
    %load/vec4 v0x59aac7bbf610_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7bbf610_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %or;
    %store/vec4 v0x59aac7b6e760_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %load/vec4 v0x59aac7b96ae0_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x59aac7b96ae0_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_15.25, 4;
    %load/vec4 v0x59aac7bc01c0_0;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
T_15.25 ;
    %jmp T_15.22;
T_15.4 ;
    %load/vec4 v0x59aac7bbf610_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7bbf610_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %or;
    %store/vec4 v0x59aac7b6e760_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %load/vec4 v0x59aac7b96ae0_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x59aac7b96ae0_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_15.27, 4;
    %load/vec4 v0x59aac7bc01c0_0;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
T_15.27 ;
    %jmp T_15.22;
T_15.5 ;
    %load/vec4 v0x59aac7bbf610_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7bbf610_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %or;
    %store/vec4 v0x59aac7b6e760_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %inv;
    %and;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %inv;
    %load/vec4 v0x59aac7bbfd60_0;
    %parti/s 1, 7, 4;
    %and;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %and;
    %or;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %load/vec4 v0x59aac7b96ae0_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x59aac7b96ae0_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_15.29, 4;
    %load/vec4 v0x59aac7bc01c0_0;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
T_15.29 ;
    %jmp T_15.22;
T_15.6 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %load/vec4 v0x59aac7bbfd60_0;
    %and;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.7 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %load/vec4 v0x59aac7bbfd60_0;
    %or;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.8 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %load/vec4 v0x59aac7bbfd60_0;
    %xor;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.9 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %inv;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.10 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7bbfa60_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 3, 3;
    %or;
    %store/vec4 v0x59aac7b6e760_0, 0, 1;
    %load/vec4 v0x59aac7bbfa60_0;
    %pushi/vec4 128, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.11 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7bc01c0_0;
    %pushi/vec4 127, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.12 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7bc01c0_0;
    %pushi/vec4 128, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.13 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 6, 4;
    %xor;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %xor;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.15 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x59aac7b96180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 6, 4;
    %xor;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.16 ;
    %load/vec4 v0x59aac7b96180_0;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 6, 4;
    %xor;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.17 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 6, 4;
    %xor;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.18 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x59aac7bc01c0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7b4c830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.19 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %load/vec4 v0x59aac7bc01c0_0;
    %and;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7bc04a0_0, 0, 1;
    %jmp T_15.22;
T_15.20 ;
    %load/vec4 v0x59aac7bc01c0_0;
    %store/vec4 v0x59aac7bbfa60_0, 0, 8;
    %jmp T_15.22;
T_15.22 ;
    %pop/vec4 1;
    %load/vec4 v0x59aac7bbfa60_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x59aac7bc0100_0, 0, 1;
    %load/vec4 v0x59aac7bbfa60_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x59aac7b4ec00_0, 0, 1;
    %load/vec4 v0x59aac7b4ec00_0;
    %load/vec4 v0x59aac7bc04a0_0;
    %xor;
    %store/vec4 v0x59aac7bc0840_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x59aac7af5f10;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59aac7b490a0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x59aac7b490a0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x59aac7b490a0_0;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %load/vec4 v0x59aac7b490a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59aac7b490a0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 57349, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %pushi/vec4 57363, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %pushi/vec4 3841, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %pushi/vec4 12293, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %pushi/vec4 62473, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %pushi/vec4 57381, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %pushi/vec4 57386, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %pushi/vec4 53247, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %pushi/vec4 57360, 0, 16;
    %ix/load 4, 15872, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %pushi/vec4 49152, 0, 16;
    %ix/load 4, 15873, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x59aac7b492f0_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x59aac7af5f10;
T_17 ;
    %wait E_0x59aac7b95d00;
    %load/vec4 v0x59aac7bf3ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59aac7b493b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf3a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7b173d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c188a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7b3a030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7beef30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59aac7b3ba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7bcc4b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7af5910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7af59f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7b48fe0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x59aac7bcc3d0_0;
    %assign/vec4 v0x59aac7b493b0_0, 0;
    %load/vec4 v0x59aac7b493b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf3a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7b173d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c188a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7bcc4b0_0, 0;
    %load/vec4 v0x59aac7b17e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7b3a030_0, 0;
T_17.8 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x59aac7beea00_0;
    %pad/u 32;
    %cmpi/u 16384, 0, 32;
    %jmp/0xz  T_17.10, 5;
    %ix/getv 4, v0x59aac7beea00_0;
    %load/vec4a v0x59aac7c18960, 4;
    %assign/vec4 v0x59aac7bee4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf3a10_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7bee4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf3a10_0, 0;
T_17.11 ;
    %jmp T_17.7;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c188a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7b173d0_0, 0;
    %load/vec4 v0x59aac7bcc4b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7bcc4b0_0, 0;
    %load/vec4 v0x59aac7bcc4b0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.12, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59aac7b490a0_0, 0, 32;
T_17.14 ;
    %load/vec4 v0x59aac7b490a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_17.15, 5;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x59aac7bcc170_0;
    %concati/vec4 0, 0, 6;
    %pad/u 33;
    %load/vec4 v0x59aac7b490a0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %load/vec4 v0x59aac7b490a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59aac7b490a0_0, 0, 32;
    %jmp T_17.14;
T_17.15 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7bcc4b0_0, 0;
T_17.12 ;
    %jmp T_17.7;
T_17.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c188a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7b173d0_0, 0;
    %load/vec4 v0x59aac7bcc4b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7bcc4b0_0, 0;
    %load/vec4 v0x59aac7bcc4b0_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.16, 5;
    %load/vec4 v0x59aac7beef30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59aac7b490a0_0, 0, 32;
T_17.20 ;
    %load/vec4 v0x59aac7b490a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_17.21, 5;
    %ix/getv/s 4, v0x59aac7b490a0_0;
    %load/vec4a v0x59aac7bcc250, 4;
    %load/vec4 v0x59aac7bcc170_0;
    %concati/vec4 0, 0, 6;
    %pad/u 33;
    %load/vec4 v0x59aac7b490a0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x59aac7c18960, 4, 0;
    %load/vec4 v0x59aac7b490a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59aac7b490a0_0, 0, 32;
    %jmp T_17.20;
T_17.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7beef30_0, 0;
T_17.18 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7bcc4b0_0, 0;
T_17.16 ;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x59aac7bcc4b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7bcc4b0_0, 0;
    %load/vec4 v0x59aac7bcc4b0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.22, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7bcc4b0_0, 0;
T_17.22 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x59aac7af5f10;
T_18 ;
    %wait E_0x59aac7c008a0;
    %load/vec4 v0x59aac7b493b0_0;
    %store/vec4 v0x59aac7bcc3d0_0, 0, 3;
    %load/vec4 v0x59aac7b493b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59aac7bcc3d0_0, 0, 3;
    %jmp T_18.6;
T_18.0 ;
    %load/vec4 v0x59aac7bee5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59aac7bcc3d0_0, 0, 3;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0x59aac7b17ea0_0;
    %load/vec4 v0x59aac7b3a030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59aac7bcc3d0_0, 0, 3;
    %jmp T_18.10;
T_18.9 ;
    %load/vec4 v0x59aac7bee960_0;
    %load/vec4 v0x59aac7b3a030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x59aac7bcc3d0_0, 0, 3;
T_18.11 ;
T_18.10 ;
T_18.8 ;
    %jmp T_18.6;
T_18.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59aac7bcc3d0_0, 0, 3;
    %jmp T_18.6;
T_18.2 ;
    %load/vec4 v0x59aac7bcc4b0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.13, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59aac7bcc3d0_0, 0, 3;
T_18.13 ;
    %jmp T_18.6;
T_18.3 ;
    %load/vec4 v0x59aac7bcc4b0_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.15, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59aac7bcc3d0_0, 0, 3;
T_18.15 ;
    %jmp T_18.6;
T_18.4 ;
    %load/vec4 v0x59aac7bcc4b0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.17, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59aac7bcc3d0_0, 0, 3;
T_18.17 ;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x59aac7af5f10;
T_19 ;
    %wait E_0x59aac7b95d00;
    %load/vec4 v0x59aac7bf3ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59aac7b3ba80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59aac7b490a0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x59aac7b490a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x59aac7b490a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7bcc250, 0, 4;
    %load/vec4 v0x59aac7b490a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59aac7b490a0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x59aac7beee70_0;
    %load/vec4 v0x59aac7b3a030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x59aac7b3ba80_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_19.6, 5;
    %load/vec4 v0x59aac7b69bc0_0;
    %load/vec4 v0x59aac7b3ba80_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7bcc250, 0, 4;
    %load/vec4 v0x59aac7b3ba80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x59aac7b3ba80_0, 0;
    %load/vec4 v0x59aac7b3ba80_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7beef30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59aac7b3ba80_0, 0;
T_19.8 ;
T_19.6 ;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x59aac7bee960_0;
    %load/vec4 v0x59aac7b493b0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59aac7b3ba80_0, 0;
T_19.10 ;
T_19.5 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x59aac7af5f10;
T_20 ;
    %wait E_0x59aac79e47c0;
    %load/vec4 v0x59aac7bee5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x59aac7beea00_0;
    %assign/vec4 v0x59aac7af5910_0, 0;
    %load/vec4 v0x59aac7bee4e0_0;
    %assign/vec4 v0x59aac7af59f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x59aac7b39f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x59aac7b6a430_0;
    %assign/vec4 v0x59aac7af5910_0, 0;
    %load/vec4 v0x59aac7b69bc0_0;
    %assign/vec4 v0x59aac7af59f0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x59aac7bbd310;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59aac7a94800_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x59aac7a94800_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x59aac7a94800_0;
    %store/vec4a v0x59aac7c3b4f0, 4, 0;
    %load/vec4 v0x59aac7a94800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59aac7a94800_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59aac7a94800_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x59aac7a94800_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x59aac7a94800_0;
    %store/vec4a v0x59aac7a6bfa0, 4, 0;
    %load/vec4 v0x59aac7a94800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59aac7a94800_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7a6bfa0, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7a6bfa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59aac7a6bfa0, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x59aac7bbd310;
T_22 ;
    %wait E_0x59aac7b95d00;
    %load/vec4 v0x59aac7c3b230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59aac7c3b5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c3b430_0, 0;
    %pushi/vec4 2303, 0, 16;
    %assign/vec4 v0x59aac7c3bad0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7c15440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac79f7500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c3ba10_0, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x59aac79411a0_0;
    %assign/vec4 v0x59aac7c3b5b0_0, 0;
    %load/vec4 v0x59aac7c3b2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x59aac7c3b370_0;
    %assign/vec4 v0x59aac7c3bad0_0, 0;
    %load/vec4 v0x59aac7c3b370_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
    %load/vec4 v0x59aac7c3b370_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
T_22.2 ;
    %load/vec4 v0x59aac7c3b5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %jmp T_22.8;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c3b430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c3ba10_0, 0;
    %jmp T_22.8;
T_22.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %load/vec4 v0x59aac79f75f0_0;
    %store/vec4 v0x59aac7c16620_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v3_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x59aac7bbda10;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %load/vec4 v0x59aac79f75f0_0;
    %pad/u 17;
    %subi 256, 0, 17;
    %ix/vec4 4;
    %load/vec4a v0x59aac7c3b4f0, 4;
    %assign/vec4 v0x59aac7be8760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %jmp T_22.10;
T_22.9 ;
    %load/vec4 v0x59aac79f75f0_0;
    %store/vec4 v0x59aac7b966f0_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v3_tb.dut.cpu_core_inst.sram_inst.is_io_address, S_0x59aac7bbd690;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %load/vec4 v0x59aac79f75f0_0;
    %pad/u 17;
    %subi 32, 0, 17;
    %ix/vec4 4;
    %load/vec4a v0x59aac7a6bfa0, 4;
    %assign/vec4 v0x59aac7be8760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %jmp T_22.12;
T_22.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7be8760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c3b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
T_22.12 ;
T_22.10 ;
    %load/vec4 v0x59aac79f75f0_0;
    %assign/vec4 v0x59aac7c15440_0, 0;
    %jmp T_22.8;
T_22.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %load/vec4 v0x59aac79f75f0_0;
    %store/vec4 v0x59aac7c16620_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v3_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x59aac7bbda10;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.13, 8;
    %load/vec4 v0x59aac7be8630_0;
    %load/vec4 v0x59aac79f75f0_0;
    %pad/u 17;
    %subi 256, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7c3b4f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %jmp T_22.14;
T_22.13 ;
    %load/vec4 v0x59aac79f75f0_0;
    %store/vec4 v0x59aac7b966f0_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v3_tb.dut.cpu_core_inst.sram_inst.is_io_address, S_0x59aac7bbd690;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.15, 8;
    %load/vec4 v0x59aac7be8630_0;
    %load/vec4 v0x59aac79f75f0_0;
    %pad/u 17;
    %subi 32, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
    %load/vec4 v0x59aac79f75f0_0;
    %cmpi/e 93, 0, 16;
    %jmp/0xz  T_22.17, 4;
    %load/vec4 v0x59aac7be8630_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c3bad0_0, 4, 5;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x59aac79f75f0_0;
    %cmpi/e 94, 0, 16;
    %jmp/0xz  T_22.19, 4;
    %load/vec4 v0x59aac7be8630_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c3bad0_0, 4, 5;
T_22.19 ;
T_22.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %jmp T_22.16;
T_22.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c3b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
T_22.16 ;
T_22.14 ;
    %load/vec4 v0x59aac79f75f0_0;
    %assign/vec4 v0x59aac7c15440_0, 0;
    %load/vec4 v0x59aac7be8630_0;
    %assign/vec4 v0x59aac79f7500_0, 0;
    %jmp T_22.8;
T_22.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %load/vec4 v0x59aac7c3bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.21, 8;
    %load/vec4 v0x59aac7c3bad0_0;
    %store/vec4 v0x59aac7c16620_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v3_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x59aac7bbda10;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.23, 8;
    %load/vec4 v0x59aac7c3b850_0;
    %load/vec4 v0x59aac7c3bad0_0;
    %pad/u 17;
    %subi 256, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7c3b4f0, 0, 4;
    %load/vec4 v0x59aac7c3bad0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x59aac7c3bad0_0, 0;
    %load/vec4 v0x59aac7c3bad0_0;
    %parti/s 8, 0, 2;
    %subi 1, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
    %load/vec4 v0x59aac7c3bad0_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
T_22.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %jmp T_22.22;
T_22.21 ;
    %load/vec4 v0x59aac7c3bbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.25, 8;
    %load/vec4 v0x59aac7c3bad0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x59aac7c3bad0_0, 0;
    %load/vec4 v0x59aac7c3bad0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x59aac7c16620_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v3_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x59aac7bbda10;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.27, 8;
    %load/vec4 v0x59aac7c3bad0_0;
    %pad/u 34;
    %subi 255, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x59aac7c3b4f0, 4;
    %assign/vec4 v0x59aac7c3b930_0, 0;
T_22.27 ;
    %load/vec4 v0x59aac7c3bad0_0;
    %parti/s 8, 0, 2;
    %addi 1, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
    %load/vec4 v0x59aac7c3bad0_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %jmp T_22.26;
T_22.25 ;
    %load/vec4 v0x59aac7c3c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.29, 8;
    %load/vec4 v0x59aac7c3bad0_0;
    %store/vec4 v0x59aac7c16620_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v3_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x59aac7bbda10;
    %load/vec4 v0x59aac7c3bad0_0;
    %subi 1, 0, 16;
    %store/vec4 v0x59aac7c16620_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v3_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x59aac7bbda10;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.31, 8;
    %load/vec4 v0x59aac7c3b690_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x59aac7c3bad0_0;
    %pad/u 17;
    %subi 256, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7c3b4f0, 0, 4;
    %load/vec4 v0x59aac7c3b690_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x59aac7c3bad0_0;
    %pad/u 34;
    %subi 257, 0, 34;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7c3b4f0, 0, 4;
    %load/vec4 v0x59aac7c3bad0_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x59aac7c3bad0_0, 0;
    %load/vec4 v0x59aac7c3bad0_0;
    %parti/s 8, 0, 2;
    %subi 2, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
    %load/vec4 v0x59aac7c3bad0_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
T_22.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %jmp T_22.30;
T_22.29 ;
    %load/vec4 v0x59aac7c3bc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.33, 8;
    %load/vec4 v0x59aac7c3bad0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x59aac7c3bad0_0, 0;
    %load/vec4 v0x59aac7c3bad0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x59aac7c16620_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v3_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x59aac7bbda10;
    %load/vec4 v0x59aac7c3bad0_0;
    %addi 2, 0, 16;
    %store/vec4 v0x59aac7c16620_0, 0, 16;
    %callf/vec4 TD_axioma_cpu_v3_tb.dut.cpu_core_inst.sram_inst.is_sram_address, S_0x59aac7bbda10;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.35, 8;
    %load/vec4 v0x59aac7c3bad0_0;
    %pad/u 34;
    %subi 255, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x59aac7c3b4f0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c3b770_0, 4, 5;
    %load/vec4 v0x59aac7c3bad0_0;
    %pad/u 34;
    %subi 254, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x59aac7c3b4f0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c3b770_0, 4, 5;
T_22.35 ;
    %load/vec4 v0x59aac7c3bad0_0;
    %parti/s 8, 0, 2;
    %addi 2, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
    %load/vec4 v0x59aac7c3bad0_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
    %jmp T_22.34;
T_22.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bf4420_0, 0;
T_22.34 ;
T_22.30 ;
T_22.26 ;
T_22.22 ;
    %jmp T_22.8;
T_22.8 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x59aac7bbd310;
T_23 ;
    %wait E_0x59aac79b1c80;
    %load/vec4 v0x59aac7c3b5b0_0;
    %store/vec4 v0x59aac79411a0_0, 0, 2;
    %load/vec4 v0x59aac7c3b5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.0 ;
    %load/vec4 v0x59aac7c3bf40_0;
    %flag_set/vec4 8;
    %load/vec4 v0x59aac7c3bbb0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x59aac7c3c000_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x59aac7c3bc70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_23.5, 9;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x59aac79411a0_0, 0, 2;
    %jmp T_23.6;
T_23.5 ;
    %load/vec4 v0x59aac7bf4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59aac79411a0_0, 0, 2;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x59aac7c05660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59aac79411a0_0, 0, 2;
T_23.9 ;
T_23.8 ;
T_23.6 ;
    %jmp T_23.4;
T_23.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59aac79411a0_0, 0, 2;
    %jmp T_23.4;
T_23.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59aac79411a0_0, 0, 2;
    %jmp T_23.4;
T_23.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59aac79411a0_0, 0, 2;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x59aac7bbd310;
T_24 ;
    %wait E_0x59aac79d6290;
    %load/vec4 v0x59aac7a6bee0_0;
    %load/vec4 v0x59aac79d62d0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x59aac79d62d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x59aac7a6bfa0, 4;
    %store/vec4 v0x59aac7a6be00_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7a6be00_0, 0, 8;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x59aac7bbd310;
T_25 ;
    %wait E_0x59aac79e47c0;
    %load/vec4 v0x59aac79410e0_0;
    %load/vec4 v0x59aac79d62d0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x59aac79d63b0_0;
    %load/vec4 v0x59aac79d62d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7a6bfa0, 0, 4;
    %load/vec4 v0x59aac79d62d0_0;
    %cmpi/e 61, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x59aac79d62d0_0;
    %cmpi/e 62, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_25.2, 4;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59aac7a6bfa0, 4;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x59aac7a6bfa0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59aac7c3bad0_0, 0;
T_25.2 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x59aac7b6b8b0;
T_26 ;
    %wait E_0x59aac7b95d00;
    %load/vec4 v0x59aac7bb88f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7be9350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bbb590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bb94f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bb8e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7992fb0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x59aac7be9290_0;
    %assign/vec4 v0x59aac7be9350_0, 0;
    %load/vec4 v0x59aac7be7790_0;
    %assign/vec4 v0x59aac7bbb590_0, 0;
    %load/vec4 v0x59aac7bb9450_0;
    %assign/vec4 v0x59aac7bb94f0_0, 0;
    %load/vec4 v0x59aac7bb9200_0;
    %assign/vec4 v0x59aac7bb8e30_0, 0;
    %load/vec4 v0x59aac7992ef0_0;
    %assign/vec4 v0x59aac7992fb0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x59aac7b6b8b0;
T_27 ;
    %wait E_0x59aac7bef970;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x59aac7b4d2b0_0, 0, 26;
    %load/vec4 v0x59aac7c02a70_0;
    %load/vec4 v0x59aac7c02ea0_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7be76f0_0;
    %load/vec4 v0x59aac7c02ea0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb9820_0;
    %load/vec4 v0x59aac7bb9b50_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb9140_0;
    %load/vec4 v0x59aac7bb9b50_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb8ed0_0;
    %load/vec4 v0x59aac7bb9b50_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb78c0_0;
    %load/vec4 v0x59aac7bb7360_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb7980_0;
    %load/vec4 v0x59aac7bb7360_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb75b0_0;
    %load/vec4 v0x59aac7bb7360_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7b4cda0_0;
    %load/vec4 v0x59aac7bb72a0_0;
    %parti/s 1, 5, 4;
    %and;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7b4ce60_0;
    %load/vec4 v0x59aac7bb72a0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb7bd0_0;
    %load/vec4 v0x59aac7bb72a0_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb7c70_0;
    %load/vec4 v0x59aac7bb72a0_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb82b0_0;
    %load/vec4 v0x59aac7bb7650_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb7ee0_0;
    %load/vec4 v0x59aac7bb7650_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb7f80_0;
    %load/vec4 v0x59aac7bb7650_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb85a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb7050_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb6d20_0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb6c80_0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7c05250_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7c03440_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7c046d0_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb6f90_0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %load/vec4 v0x59aac7bb81f0_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x59aac7b4d2b0_0, 4, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x59aac7b6b8b0;
T_28 ;
    %wait E_0x59aac7b95d00;
    %load/vec4 v0x59aac7bb88f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59aac7bbb650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bbafb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59aac7b4d370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bbaef0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x59aac7c041c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x59aac7c04280_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x59aac7bbb300_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x59aac7bb8810_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x59aac7bb9a70_0;
    %assign/vec4 v0x59aac7bbb650_0, 0;
    %load/vec4 v0x59aac7bbb650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %jmp T_28.6;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bbafb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bbaef0_0, 0;
    %load/vec4 v0x59aac7bbb300_0;
    %load/vec4 v0x59aac7b4d2b0_0;
    %or;
    %assign/vec4 v0x59aac7bbb300_0, 0;
    %load/vec4 v0x59aac7bbb300_0;
    %load/vec4 v0x59aac7c02f80_0;
    %replicate 26;
    %and;
    %assign/vec4 v0x59aac7bb8810_0, 0;
    %load/vec4 v0x59aac7c02f80_0;
    %load/vec4 v0x59aac7bb8810_0;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %fork TD_axioma_cpu_v3_tb.dut.cpu_core_inst.interrupt_inst.find_highest_priority, S_0x59aac7b68da0;
    %join;
T_28.7 ;
    %jmp T_28.6;
T_28.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bbafb0_0, 0;
    %load/vec4 v0x59aac7c02990_0;
    %pad/u 6;
    %assign/vec4 v0x59aac7b4d370_0, 0;
    %load/vec4 v0x59aac7bbb240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.9, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x59aac7c02990_0;
    %assign/vec4/off/d v0x59aac7bbb300_0, 4, 5;
    %load/vec4 v0x59aac7c02990_0;
    %assign/vec4 v0x59aac7c041c0_0, 0;
    %load/vec4 v0x59aac7c02990_0;
    %pad/u 6;
    %assign/vec4 v0x59aac7c04280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7bbaef0_0, 0;
T_28.9 ;
    %jmp T_28.6;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bbafb0_0, 0;
    %load/vec4 v0x59aac7bb8500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bbaef0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x59aac7c041c0_0, 0;
T_28.11 ;
    %jmp T_28.6;
T_28.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7bbaef0_0, 0;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x59aac7b6b8b0;
T_29 ;
    %wait E_0x59aac795a260;
    %load/vec4 v0x59aac7bbb650_0;
    %store/vec4 v0x59aac7bb9a70_0, 0, 2;
    %load/vec4 v0x59aac7bbb650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %load/vec4 v0x59aac7c02f80_0;
    %load/vec4 v0x59aac7bb8810_0;
    %or/r;
    %and;
    %load/vec4 v0x59aac7bbaef0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x59aac7bb9a70_0, 0, 2;
T_29.5 ;
    %jmp T_29.4;
T_29.1 ;
    %load/vec4 v0x59aac7bbb240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x59aac7bb9a70_0, 0, 2;
    %jmp T_29.8;
T_29.7 ;
    %load/vec4 v0x59aac7c02f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59aac7bb9a70_0, 0, 2;
T_29.9 ;
T_29.8 ;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x59aac7bb8500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x59aac7bb9a70_0, 0, 2;
T_29.11 ;
    %jmp T_29.4;
T_29.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x59aac7bb9a70_0, 0, 2;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x59aac7c06d40;
T_30 ;
    %wait E_0x59aac7b95d00;
    %load/vec4 v0x59aac7c41460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59aac7c3cf00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7c40600_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7c3f450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c3f520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c41f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c3f790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c41500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c3f210_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59aac7c3f3b0_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x59aac7c3f3b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x59aac7c3f3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59aac7c3feb0, 0, 4;
    %load/vec4 v0x59aac7c3f3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59aac7c3f3b0_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x59aac7c40540_0;
    %assign/vec4 v0x59aac7c3cf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c3f790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c41500_0, 0;
    %load/vec4 v0x59aac7c3cf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %jmp T_30.9;
T_30.4 ;
    %load/vec4 v0x59aac7c3f930_0;
    %load/vec4 v0x59aac7c42150_0;
    %and;
    %load/vec4 v0x59aac7c3f860_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v0x59aac7c40600_0;
    %assign/vec4 v0x59aac7c3fa00_0, 0;
    %jmp T_30.11;
T_30.10 ;
    %load/vec4 v0x59aac7c3f2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.12, 8;
    %load/vec4 v0x59aac7c3f140_0;
    %assign/vec4 v0x59aac7c3f450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c3f520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c3f210_0, 0;
    %jmp T_30.13;
T_30.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c3f210_0, 0;
T_30.13 ;
T_30.11 ;
    %jmp T_30.9;
T_30.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c3f520_0, 0;
    %load/vec4 v0x59aac7c3db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %load/vec4 v0x59aac7c3d9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c42c50_0, 0;
    %load/vec4 v0x59aac7c40600_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x59aac7c42600_0, 0;
    %load/vec4 v0x59aac7c40600_0;
    %pad/u 18;
    %load/vec4 v0x59aac7c3e090_0;
    %parti/s 1, 11, 5;
    %replicate 6;
    %load/vec4 v0x59aac7c3e090_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pad/u 16;
    %assign/vec4 v0x59aac7c40600_0, 0;
    %jmp T_30.17;
T_30.16 ;
    %load/vec4 v0x59aac7c3e8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c42ab0_0, 0;
    %load/vec4 v0x59aac7c3f450_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 24, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x59aac7c41500_0, 0;
    %jmp T_30.19;
T_30.18 ;
    %load/vec4 v0x59aac7c3e160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.20, 8;
    %load/vec4 v0x59aac7c40600_0;
    %pad/u 18;
    %load/vec4 v0x59aac7c3e090_0;
    %parti/s 1, 11, 5;
    %replicate 6;
    %load/vec4 v0x59aac7c3e090_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %pad/u 16;
    %assign/vec4 v0x59aac7c40600_0, 0;
    %jmp T_30.21;
T_30.20 ;
    %load/vec4 v0x59aac7c3d800_0;
    %load/vec4 v0x59aac7c3d730_0;
    %load/vec4 v0x59aac7c41f10_0;
    %store/vec4 v0x59aac7bbead0_0, 0, 8;
    %store/vec4 v0x59aac7bbee90_0, 0, 4;
    %callf/vec4 TD_axioma_cpu_v3_tb.dut.cpu_core_inst.branch_taken, S_0x59aac7bf4b10;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.22, 8;
    %load/vec4 v0x59aac7c40600_0;
    %load/vec4 v0x59aac7c3d8d0_0;
    %parti/s 1, 11, 5;
    %replicate 4;
    %load/vec4 v0x59aac7c3d8d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x59aac7c40600_0, 0;
    %jmp T_30.23;
T_30.22 ;
    %load/vec4 v0x59aac7c40600_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x59aac7c40600_0, 0;
T_30.23 ;
T_30.21 ;
T_30.19 ;
T_30.17 ;
T_30.14 ;
    %jmp T_30.9;
T_30.6 ;
    %load/vec4 v0x59aac7c3cc50_0;
    %load/vec4 v0x59aac7c3ebf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.24, 8;
    %load/vec4 v0x59aac7c3eb50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.26, 8;
    %load/vec4 v0x59aac7c3c600_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c41f10_0, 4, 5;
T_30.26 ;
    %load/vec4 v0x59aac7c3eb50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.28, 8;
    %load/vec4 v0x59aac7c3c9e0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c41f10_0, 4, 5;
T_30.28 ;
    %load/vec4 v0x59aac7c3eb50_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.30, 8;
    %load/vec4 v0x59aac7c3c7a0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c41f10_0, 4, 5;
T_30.30 ;
    %load/vec4 v0x59aac7c3eb50_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.32, 8;
    %load/vec4 v0x59aac7c3c910_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c41f10_0, 4, 5;
T_30.32 ;
    %load/vec4 v0x59aac7c3eb50_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.34, 8;
    %load/vec4 v0x59aac7c3c840_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c41f10_0, 4, 5;
T_30.34 ;
    %load/vec4 v0x59aac7c3eb50_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.36, 8;
    %load/vec4 v0x59aac7c3c6d0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c41f10_0, 4, 5;
T_30.36 ;
T_30.24 ;
    %jmp T_30.9;
T_30.7 ;
    %load/vec4 v0x59aac7c3f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.38, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c3f790_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c41f10_0, 4, 5;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x59aac7c3faa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59aac7c40600_0, 0;
T_30.38 ;
    %jmp T_30.9;
T_30.8 ;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x59aac7c06d40;
T_31 ;
    %wait E_0x59aac7af0e00;
    %load/vec4 v0x59aac7c3cf00_0;
    %store/vec4 v0x59aac7c40540_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c40fa0_0, 0, 1;
    %load/vec4 v0x59aac7c3cb80_0;
    %store/vec4 v0x59aac7c40eb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c3cc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c41ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c41e40_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59aac7c41a10_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7c41b00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c42b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c429e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c42c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c42ab0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7c42770_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59aac7c42600_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c3fde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c40470_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x59aac7c3fb70_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7c3fc40_0, 0, 8;
    %load/vec4 v0x59aac7c3cf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %jmp T_31.6;
T_31.0 ;
    %load/vec4 v0x59aac7c3f930_0;
    %load/vec4 v0x59aac7c42150_0;
    %and;
    %load/vec4 v0x59aac7c3f860_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.7, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x59aac7c40540_0, 0, 3;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v0x59aac7c3f2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x59aac7c40540_0, 0, 3;
T_31.9 ;
T_31.8 ;
    %jmp T_31.6;
T_31.1 ;
    %load/vec4 v0x59aac7c3db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x59aac7c40540_0, 0, 3;
    %jmp T_31.12;
T_31.11 ;
    %load/vec4 v0x59aac7c3efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.13, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x59aac7c40540_0, 0, 3;
    %jmp T_31.14;
T_31.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59aac7c40540_0, 0, 3;
T_31.14 ;
T_31.12 ;
    %jmp T_31.6;
T_31.2 ;
    %load/vec4 v0x59aac7c3e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c40fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c3cc50_0, 0, 1;
T_31.15 ;
    %load/vec4 v0x59aac7c3e300_0;
    %flag_set/vec4 8;
    %load/vec4 v0x59aac7c3e3d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_31.17, 9;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x59aac7c40540_0, 0, 3;
    %jmp T_31.18;
T_31.17 ;
    %load/vec4 v0x59aac7c3ee30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x59aac7c3ec90_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_31.19, 9;
    %load/vec4 v0x59aac7c3ee30_0;
    %store/vec4 v0x59aac7c42b80_0, 0, 1;
    %load/vec4 v0x59aac7c3ec90_0;
    %store/vec4 v0x59aac7c429e0_0, 0, 1;
    %load/vec4 v0x59aac7c41070_0;
    %store/vec4 v0x59aac7c42770_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59aac7c40540_0, 0, 3;
    %jmp T_31.20;
T_31.19 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59aac7c40540_0, 0, 3;
T_31.20 ;
T_31.18 ;
    %jmp T_31.6;
T_31.3 ;
    %load/vec4 v0x59aac7c41d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.21, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59aac7c40540_0, 0, 3;
T_31.21 ;
    %jmp T_31.6;
T_31.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x59aac7c40540_0, 0, 3;
    %jmp T_31.6;
T_31.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x59aac7c40540_0, 0, 3;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x59aac7c432c0;
T_32 ;
    %wait E_0x59aac7c43b80;
    %load/vec4 v0x59aac7c4f330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c4f090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c4e940_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c4ebe0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x59aac7c4f170_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x59aac7c4ea20_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x59aac7c4ecc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c4f250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c4eb00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c4efb0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x59aac7c4dfc0_0;
    %assign/vec4 v0x59aac7c4ebe0_0, 0;
    %load/vec4 v0x59aac7c4e330_0;
    %assign/vec4 v0x59aac7c4ecc0_0, 0;
    %load/vec4 v0x59aac7c4e6b0_0;
    %assign/vec4 v0x59aac7c4efb0_0, 0;
    %load/vec4 v0x59aac7c4dd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x59aac7c4d9b0_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_32.11, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_32.12, 6;
    %jmp T_32.13;
T_32.4 ;
    %load/vec4 v0x59aac7c4da90_0;
    %assign/vec4 v0x59aac7c4f090_0, 0;
    %jmp T_32.13;
T_32.5 ;
    %load/vec4 v0x59aac7c4da90_0;
    %assign/vec4 v0x59aac7c4e940_0, 0;
    %jmp T_32.13;
T_32.6 ;
    %load/vec4 v0x59aac7c4ebe0_0;
    %load/vec4 v0x59aac7c4da90_0;
    %xor;
    %assign/vec4 v0x59aac7c4ebe0_0, 0;
    %jmp T_32.13;
T_32.7 ;
    %load/vec4 v0x59aac7c4da90_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x59aac7c4f170_0, 0;
    %jmp T_32.13;
T_32.8 ;
    %load/vec4 v0x59aac7c4da90_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x59aac7c4ea20_0, 0;
    %jmp T_32.13;
T_32.9 ;
    %load/vec4 v0x59aac7c4ecc0_0;
    %load/vec4 v0x59aac7c4da90_0;
    %parti/s 7, 0, 2;
    %xor;
    %assign/vec4 v0x59aac7c4ecc0_0, 0;
    %jmp T_32.13;
T_32.10 ;
    %load/vec4 v0x59aac7c4da90_0;
    %assign/vec4 v0x59aac7c4f250_0, 0;
    %jmp T_32.13;
T_32.11 ;
    %load/vec4 v0x59aac7c4da90_0;
    %assign/vec4 v0x59aac7c4eb00_0, 0;
    %jmp T_32.13;
T_32.12 ;
    %load/vec4 v0x59aac7c4efb0_0;
    %load/vec4 v0x59aac7c4da90_0;
    %xor;
    %assign/vec4 v0x59aac7c4efb0_0, 0;
    %jmp T_32.13;
T_32.13 ;
    %pop/vec4 1;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x59aac7c432c0;
T_33 ;
    %wait E_0x59aac7c43ae0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7c4db70_0, 0, 8;
    %load/vec4 v0x59aac7c4dc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x59aac7c4d9b0_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7c4db70_0, 0, 8;
    %jmp T_33.12;
T_33.2 ;
    %load/vec4 v0x59aac7c4f090_0;
    %store/vec4 v0x59aac7c4db70_0, 0, 8;
    %jmp T_33.12;
T_33.3 ;
    %load/vec4 v0x59aac7c4e940_0;
    %store/vec4 v0x59aac7c4db70_0, 0, 8;
    %jmp T_33.12;
T_33.4 ;
    %load/vec4 v0x59aac7c4ebe0_0;
    %store/vec4 v0x59aac7c4db70_0, 0, 8;
    %jmp T_33.12;
T_33.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59aac7c4f170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7c4db70_0, 0, 8;
    %jmp T_33.12;
T_33.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59aac7c4ea20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7c4db70_0, 0, 8;
    %jmp T_33.12;
T_33.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59aac7c4ecc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x59aac7c4db70_0, 0, 8;
    %jmp T_33.12;
T_33.8 ;
    %load/vec4 v0x59aac7c4f250_0;
    %store/vec4 v0x59aac7c4db70_0, 0, 8;
    %jmp T_33.12;
T_33.9 ;
    %load/vec4 v0x59aac7c4eb00_0;
    %store/vec4 v0x59aac7c4db70_0, 0, 8;
    %jmp T_33.12;
T_33.10 ;
    %load/vec4 v0x59aac7c4efb0_0;
    %store/vec4 v0x59aac7c4db70_0, 0, 8;
    %jmp T_33.12;
T_33.12 ;
    %pop/vec4 1;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x59aac7c530a0;
T_34 ;
    %wait E_0x59aac7c43b80;
    %load/vec4 v0x59aac7c54e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c54db0_0, 0;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x59aac7c54b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c54bf0_0, 0;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x59aac7c54cd0_0, 0;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0x59aac7c54a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c54950_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7c53fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c54180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59aac7c55850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c55770_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59aac7c555d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c55510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c556b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59aac7c55430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c55350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59aac7c54f30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59aac7c55270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c551b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c55010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c550f0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x59aac7c540a0_0;
    %load/vec4 v0x59aac7c53fa0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.2, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59aac7c53fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c54180_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x59aac7c53fa0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x59aac7c53fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c54180_0, 0;
T_34.3 ;
    %load/vec4 v0x59aac7c54890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x59aac7c544d0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %jmp T_34.12;
T_34.6 ;
    %load/vec4 v0x59aac7c56600_0;
    %load/vec4 v0x59aac7c560c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.13, 8;
    %load/vec4 v0x59aac7c545e0_0;
    %assign/vec4 v0x59aac7c54db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c54b10_0, 4, 5;
    %load/vec4 v0x59aac7c545e0_0;
    %assign/vec4 v0x59aac7c55770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c55510_0, 0;
T_34.13 ;
    %jmp T_34.12;
T_34.7 ;
    %load/vec4 v0x59aac7c545e0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c54b10_0, 4, 5;
    %load/vec4 v0x59aac7c545e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c54b10_0, 4, 5;
    %load/vec4 v0x59aac7c545e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c54b10_0, 4, 5;
    %jmp T_34.12;
T_34.8 ;
    %load/vec4 v0x59aac7c545e0_0;
    %assign/vec4 v0x59aac7c54bf0_0, 0;
    %jmp T_34.12;
T_34.9 ;
    %load/vec4 v0x59aac7c545e0_0;
    %assign/vec4 v0x59aac7c54cd0_0, 0;
    %jmp T_34.12;
T_34.10 ;
    %load/vec4 v0x59aac7c545e0_0;
    %assign/vec4 v0x59aac7c54a30_0, 0;
    %jmp T_34.12;
T_34.11 ;
    %load/vec4 v0x59aac7c545e0_0;
    %assign/vec4 v0x59aac7c54950_0, 0;
    %jmp T_34.12;
T_34.12 ;
    %pop/vec4 1;
T_34.4 ;
    %load/vec4 v0x59aac7c547d0_0;
    %load/vec4 v0x59aac7c544d0_0;
    %pushi/vec4 6, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.15, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c54b10_0, 4, 5;
    %load/vec4 v0x59aac7c550f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c550f0_0, 0;
T_34.17 ;
T_34.15 ;
    %load/vec4 v0x59aac7c54180_0;
    %load/vec4 v0x59aac7c56600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.19, 8;
    %load/vec4 v0x59aac7c55850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.24, 6;
    %jmp T_34.25;
T_34.21 ;
    %load/vec4 v0x59aac7c55510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.26, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x59aac7c55850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c556b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59aac7c555d0_0, 0;
    %jmp T_34.27;
T_34.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c556b0_0, 0;
T_34.27 ;
    %jmp T_34.25;
T_34.22 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x59aac7c55850_0, 0;
    %load/vec4 v0x59aac7c55770_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x59aac7c556b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59aac7c55770_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59aac7c55770_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x59aac7c555d0_0, 0;
    %jmp T_34.25;
T_34.23 ;
    %load/vec4 v0x59aac7c555d0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_34.28, 5;
    %load/vec4 v0x59aac7c55770_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x59aac7c556b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59aac7c55770_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59aac7c55770_0, 0;
    %load/vec4 v0x59aac7c555d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x59aac7c555d0_0, 0;
    %jmp T_34.29;
T_34.28 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x59aac7c55850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c556b0_0, 0;
T_34.29 ;
    %jmp T_34.25;
T_34.24 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59aac7c55850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c55510_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c54b10_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c54b10_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c556b0_0, 0;
    %jmp T_34.25;
T_34.25 ;
    %pop/vec4 1;
T_34.19 ;
    %load/vec4 v0x59aac7c54180_0;
    %load/vec4 v0x59aac7c563c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.30, 8;
    %load/vec4 v0x59aac7c55430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.35, 6;
    %jmp T_34.36;
T_34.32 ;
    %load/vec4 v0x59aac7c55930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.37, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x59aac7c55430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59aac7c55270_0, 0;
T_34.37 ;
    %jmp T_34.36;
T_34.33 ;
    %load/vec4 v0x59aac7c55270_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.39, 4;
    %load/vec4 v0x59aac7c55930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.41, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x59aac7c55430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x59aac7c54f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c55350_0, 0;
    %jmp T_34.42;
T_34.41 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59aac7c55430_0, 0;
T_34.42 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59aac7c55270_0, 0;
    %jmp T_34.40;
T_34.39 ;
    %load/vec4 v0x59aac7c55270_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x59aac7c55270_0, 0;
T_34.40 ;
    %jmp T_34.36;
T_34.34 ;
    %load/vec4 v0x59aac7c55270_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.43, 4;
    %load/vec4 v0x59aac7c55930_0;
    %load/vec4 v0x59aac7c55350_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59aac7c55350_0, 0;
    %load/vec4 v0x59aac7c54f30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x59aac7c54f30_0, 0;
    %load/vec4 v0x59aac7c54f30_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_34.45, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x59aac7c55430_0, 0;
T_34.45 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59aac7c55270_0, 0;
    %jmp T_34.44;
T_34.43 ;
    %load/vec4 v0x59aac7c55270_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x59aac7c55270_0, 0;
T_34.44 ;
    %jmp T_34.36;
T_34.35 ;
    %load/vec4 v0x59aac7c55270_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_34.47, 4;
    %load/vec4 v0x59aac7c55930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.49, 8;
    %load/vec4 v0x59aac7c55350_0;
    %assign/vec4 v0x59aac7c55010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c550f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c54b10_0, 4, 5;
    %load/vec4 v0x59aac7c55350_0;
    %assign/vec4 v0x59aac7c54db0_0, 0;
    %jmp T_34.50;
T_34.49 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c54b10_0, 4, 5;
T_34.50 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x59aac7c55430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59aac7c55270_0, 0;
    %jmp T_34.48;
T_34.47 ;
    %load/vec4 v0x59aac7c55270_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x59aac7c55270_0, 0;
T_34.48 ;
    %jmp T_34.36;
T_34.36 ;
    %pop/vec4 1;
T_34.30 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x59aac7c530a0;
T_35 ;
    %wait E_0x59aac7c53f10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7c546f0_0, 0, 8;
    %load/vec4 v0x59aac7c547d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x59aac7c544d0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7c546f0_0, 0, 8;
    %jmp T_35.9;
T_35.2 ;
    %load/vec4 v0x59aac7c54db0_0;
    %store/vec4 v0x59aac7c546f0_0, 0, 8;
    %jmp T_35.9;
T_35.3 ;
    %load/vec4 v0x59aac7c54b10_0;
    %store/vec4 v0x59aac7c546f0_0, 0, 8;
    %jmp T_35.9;
T_35.4 ;
    %load/vec4 v0x59aac7c54bf0_0;
    %store/vec4 v0x59aac7c546f0_0, 0, 8;
    %jmp T_35.9;
T_35.5 ;
    %load/vec4 v0x59aac7c54cd0_0;
    %store/vec4 v0x59aac7c546f0_0, 0, 8;
    %jmp T_35.9;
T_35.6 ;
    %load/vec4 v0x59aac7c54a30_0;
    %store/vec4 v0x59aac7c546f0_0, 0, 8;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x59aac7c54950_0;
    %store/vec4 v0x59aac7c546f0_0, 0, 8;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x59aac7c4f690;
T_36 ;
    %wait E_0x59aac7c43b80;
    %load/vec4 v0x59aac7c51c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x59aac7c512c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c52ae0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c52ae0_0, 0;
    %load/vec4 v0x59aac7c51f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x59aac7c512c0_0, 0;
    %jmp T_36.9;
T_36.2 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x59aac7c512c0_0, 0;
    %jmp T_36.9;
T_36.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c52ae0_0, 0;
    %jmp T_36.9;
T_36.4 ;
    %load/vec4 v0x59aac7c512c0_0;
    %cmpi/u 7, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.10, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x59aac7c512c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c52ae0_0, 0;
    %jmp T_36.11;
T_36.10 ;
    %load/vec4 v0x59aac7c512c0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x59aac7c512c0_0, 0;
T_36.11 ;
    %jmp T_36.9;
T_36.5 ;
    %load/vec4 v0x59aac7c512c0_0;
    %cmpi/u 63, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.12, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x59aac7c512c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c52ae0_0, 0;
    %jmp T_36.13;
T_36.12 ;
    %load/vec4 v0x59aac7c512c0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x59aac7c512c0_0, 0;
T_36.13 ;
    %jmp T_36.9;
T_36.6 ;
    %load/vec4 v0x59aac7c512c0_0;
    %cmpi/u 255, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.14, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x59aac7c512c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c52ae0_0, 0;
    %jmp T_36.15;
T_36.14 ;
    %load/vec4 v0x59aac7c512c0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x59aac7c512c0_0, 0;
T_36.15 ;
    %jmp T_36.9;
T_36.7 ;
    %load/vec4 v0x59aac7c512c0_0;
    %cmpi/u 1023, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.16, 5;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x59aac7c512c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c52ae0_0, 0;
    %jmp T_36.17;
T_36.16 ;
    %load/vec4 v0x59aac7c512c0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x59aac7c512c0_0, 0;
T_36.17 ;
    %jmp T_36.9;
T_36.9 ;
    %pop/vec4 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x59aac7c4f690;
T_37 ;
    %wait E_0x59aac7c43b80;
    %load/vec4 v0x59aac7c51c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c519b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c517f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c518d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c51630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c51710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c51b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c51a90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c52940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c52a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c50f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c50fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c51200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c513a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c51460_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x59aac7c50e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x59aac7c50ae0_0;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %jmp T_37.11;
T_37.4 ;
    %load/vec4 v0x59aac7c50bf0_0;
    %assign/vec4 v0x59aac7c519b0_0, 0;
    %load/vec4 v0x59aac7c50bf0_0;
    %assign/vec4 v0x59aac7c52940_0, 0;
    %jmp T_37.11;
T_37.5 ;
    %load/vec4 v0x59aac7c50bf0_0;
    %assign/vec4 v0x59aac7c517f0_0, 0;
    %jmp T_37.11;
T_37.6 ;
    %load/vec4 v0x59aac7c50bf0_0;
    %assign/vec4 v0x59aac7c518d0_0, 0;
    %jmp T_37.11;
T_37.7 ;
    %load/vec4 v0x59aac7c50bf0_0;
    %assign/vec4 v0x59aac7c51630_0, 0;
    %jmp T_37.11;
T_37.8 ;
    %load/vec4 v0x59aac7c50bf0_0;
    %assign/vec4 v0x59aac7c51710_0, 0;
    %jmp T_37.11;
T_37.9 ;
    %load/vec4 v0x59aac7c50bf0_0;
    %assign/vec4 v0x59aac7c51b70_0, 0;
    %jmp T_37.11;
T_37.10 ;
    %load/vec4 v0x59aac7c51a90_0;
    %load/vec4 v0x59aac7c50bf0_0;
    %inv;
    %and;
    %assign/vec4 v0x59aac7c51a90_0, 0;
    %jmp T_37.11;
T_37.11 ;
    %pop/vec4 1;
T_37.2 ;
    %load/vec4 v0x59aac7c52ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c50f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c50fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c51200_0, 0;
    %load/vec4 v0x59aac7c52de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.17, 6;
    %jmp T_37.18;
T_37.14 ;
    %load/vec4 v0x59aac7c52940_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7c52940_0, 0;
    %load/vec4 v0x59aac7c52940_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_37.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c51200_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c51a90_0, 4, 5;
T_37.19 ;
    %load/vec4 v0x59aac7c52940_0;
    %load/vec4 v0x59aac7c51630_0;
    %cmp/e;
    %jmp/0xz  T_37.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c50f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c51a90_0, 4, 5;
T_37.21 ;
    %load/vec4 v0x59aac7c52940_0;
    %load/vec4 v0x59aac7c51710_0;
    %cmp/e;
    %jmp/0xz  T_37.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c50fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c51a90_0, 4, 5;
T_37.23 ;
    %jmp T_37.18;
T_37.15 ;
    %load/vec4 v0x59aac7c52940_0;
    %load/vec4 v0x59aac7c51630_0;
    %cmp/e;
    %jmp/0xz  T_37.25, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59aac7c52940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c50f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c51a90_0, 4, 5;
    %jmp T_37.26;
T_37.25 ;
    %load/vec4 v0x59aac7c52940_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7c52940_0, 0;
T_37.26 ;
    %load/vec4 v0x59aac7c52940_0;
    %load/vec4 v0x59aac7c51710_0;
    %cmp/e;
    %jmp/0xz  T_37.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c50fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c51a90_0, 4, 5;
T_37.27 ;
    %jmp T_37.18;
T_37.16 ;
    %load/vec4 v0x59aac7c52940_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7c52940_0, 0;
    %load/vec4 v0x59aac7c52940_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_37.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c51200_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c51a90_0, 4, 5;
T_37.29 ;
    %load/vec4 v0x59aac7c52940_0;
    %load/vec4 v0x59aac7c51630_0;
    %cmp/e;
    %jmp/0xz  T_37.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c50f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c51a90_0, 4, 5;
    %load/vec4 v0x59aac7c51cf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.33, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.34, 6;
    %jmp T_37.35;
T_37.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c513a0_0, 0;
    %jmp T_37.35;
T_37.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c513a0_0, 0;
    %jmp T_37.35;
T_37.35 ;
    %pop/vec4 1;
T_37.31 ;
    %load/vec4 v0x59aac7c52940_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.36, 4;
    %load/vec4 v0x59aac7c51cf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.39, 6;
    %jmp T_37.40;
T_37.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c513a0_0, 0;
    %jmp T_37.40;
T_37.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c513a0_0, 0;
    %jmp T_37.40;
T_37.40 ;
    %pop/vec4 1;
T_37.36 ;
    %load/vec4 v0x59aac7c52940_0;
    %load/vec4 v0x59aac7c51710_0;
    %cmp/e;
    %jmp/0xz  T_37.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c50fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c51a90_0, 4, 5;
    %load/vec4 v0x59aac7c51dd0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.43, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.44, 6;
    %jmp T_37.45;
T_37.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c51460_0, 0;
    %jmp T_37.45;
T_37.44 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c51460_0, 0;
    %jmp T_37.45;
T_37.45 ;
    %pop/vec4 1;
T_37.41 ;
    %load/vec4 v0x59aac7c52940_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.46, 4;
    %load/vec4 v0x59aac7c51dd0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.48, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.49, 6;
    %jmp T_37.50;
T_37.48 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c51460_0, 0;
    %jmp T_37.50;
T_37.49 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c51460_0, 0;
    %jmp T_37.50;
T_37.50 ;
    %pop/vec4 1;
T_37.46 ;
    %jmp T_37.18;
T_37.17 ;
    %load/vec4 v0x59aac7c52a20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_37.51, 4;
    %load/vec4 v0x59aac7c52940_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x59aac7c52940_0, 0;
    %load/vec4 v0x59aac7c52940_0;
    %cmpi/e 254, 0, 8;
    %jmp/0xz  T_37.53, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c52a20_0, 0;
T_37.53 ;
    %jmp T_37.52;
T_37.51 ;
    %load/vec4 v0x59aac7c52940_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x59aac7c52940_0, 0;
    %load/vec4 v0x59aac7c52940_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_37.55, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c52a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c51200_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c51a90_0, 4, 5;
T_37.55 ;
T_37.52 ;
    %load/vec4 v0x59aac7c52940_0;
    %load/vec4 v0x59aac7c51630_0;
    %cmp/e;
    %jmp/0xz  T_37.57, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c50f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59aac7c51a90_0, 4, 5;
    %load/vec4 v0x59aac7c52a20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_37.59, 4;
    %load/vec4 v0x59aac7c51cf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.61, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.62, 6;
    %jmp T_37.63;
T_37.61 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c513a0_0, 0;
    %jmp T_37.63;
T_37.62 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c513a0_0, 0;
    %jmp T_37.63;
T_37.63 ;
    %pop/vec4 1;
    %jmp T_37.60;
T_37.59 ;
    %load/vec4 v0x59aac7c51cf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.64, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.65, 6;
    %jmp T_37.66;
T_37.64 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x59aac7c513a0_0, 0;
    %jmp T_37.66;
T_37.65 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59aac7c513a0_0, 0;
    %jmp T_37.66;
T_37.66 ;
    %pop/vec4 1;
T_37.60 ;
T_37.57 ;
    %jmp T_37.18;
T_37.18 ;
    %pop/vec4 1;
    %load/vec4 v0x59aac7c52940_0;
    %assign/vec4 v0x59aac7c519b0_0, 0;
T_37.12 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x59aac7c4f690;
T_38 ;
    %wait E_0x59aac7c506c0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7c50cc0_0, 0, 8;
    %load/vec4 v0x59aac7c50d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x59aac7c50ae0_0;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7c50cc0_0, 0, 8;
    %jmp T_38.10;
T_38.2 ;
    %load/vec4 v0x59aac7c519b0_0;
    %store/vec4 v0x59aac7c50cc0_0, 0, 8;
    %jmp T_38.10;
T_38.3 ;
    %load/vec4 v0x59aac7c517f0_0;
    %store/vec4 v0x59aac7c50cc0_0, 0, 8;
    %jmp T_38.10;
T_38.4 ;
    %load/vec4 v0x59aac7c518d0_0;
    %store/vec4 v0x59aac7c50cc0_0, 0, 8;
    %jmp T_38.10;
T_38.5 ;
    %load/vec4 v0x59aac7c51630_0;
    %store/vec4 v0x59aac7c50cc0_0, 0, 8;
    %jmp T_38.10;
T_38.6 ;
    %load/vec4 v0x59aac7c51710_0;
    %store/vec4 v0x59aac7c50cc0_0, 0, 8;
    %jmp T_38.10;
T_38.7 ;
    %load/vec4 v0x59aac7c51b70_0;
    %store/vec4 v0x59aac7c50cc0_0, 0, 8;
    %jmp T_38.10;
T_38.8 ;
    %load/vec4 v0x59aac7c51a90_0;
    %store/vec4 v0x59aac7c50cc0_0, 0, 8;
    %jmp T_38.10;
T_38.10 ;
    %pop/vec4 1;
T_38.0 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x59aac7c2a4f0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5b640_0, 0, 1;
T_39.0 ;
    %delay 31250, 0;
    %load/vec4 v0x59aac7c5b640_0;
    %inv;
    %store/vec4 v0x59aac7c5b640_0, 0, 1;
    %jmp T_39.0;
    %end;
    .thread T_39;
    .scope S_0x59aac7c2a4f0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5b530_0, 0, 1;
T_40.0 ;
    %delay 15625000, 0;
    %load/vec4 v0x59aac7c5b530_0;
    %inv;
    %store/vec4 v0x59aac7c5b530_0, 0, 1;
    %jmp T_40.0;
    %end;
    .thread T_40;
    .scope S_0x59aac7c2a4f0;
T_41 ;
    %vpi_call 2 95 "$dumpfile", "axioma_cpu_v3_tb.vcd" {0 0 0};
    %vpi_call 2 96 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59aac7c2a4f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5cd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5cc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c5d250_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7c5c660_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x59aac7c5c880_0, 0, 7;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59aac7c5cb90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5c010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5c0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c5d110_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x59aac7c5b820_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59aac7c5b730_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5b470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59aac7c5ba50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x59aac7c5d030_0, 0, 32;
    %vpi_call 2 114 "$display", "===============================================" {0 0 0};
    %vpi_call 2 115 "$display", "AXIOMA CPU V3 TESTBENCH - FASE 3 PERIF\303\211RICOS" {0 0 0};
    %vpi_call 2 116 "$display", "===============================================" {0 0 0};
    %vpi_call 2 117 "$display", "Perif\303\251ricos: GPIO + UART + Timer0 + Clock System" {0 0 0};
    %vpi_call 2 118 "$display", "Clock: 16 MHz externo con sistema avanzado" {0 0 0};
    %vpi_call 2 119 "$display", "Estado: Fase 3 - Perif\303\251ricos b\303\241sicos" {0 0 0};
    %vpi_call 2 120 "$display", "===============================================" {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c5cc50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c5cd40_0, 0, 1;
    %vpi_call 2 129 "$display", "\134n=== FASE 0: INICIALIZACI\303\223N ===" {0 0 0};
T_41.0 ;
    %load/vec4 v0x59aac7c5cf40_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_41.1, 6;
    %wait E_0x59aac7946c00;
    %jmp T_41.0;
T_41.1 ;
    %vpi_call 2 131 "$display", "\342\234\205 Sistema de clock estabilizado" {0 0 0};
    %vpi_call 2 132 "$display", "MCUSR: %02h", v0x59aac7c5c150_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x59aac7c5d030_0, 0, 32;
    %vpi_call 2 136 "$display", "\134n=== FASE 1: TEST B\303\201SICO CPU ===" {0 0 0};
    %vpi_call 2 137 "$display", "Verificando funcionamiento b\303\241sico del n\303\272cleo..." {0 0 0};
    %pushi/vec4 100, 0, 32;
T_41.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_41.3, 5;
    %jmp/1 T_41.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x59aac79472a0;
    %load/vec4 v0x59aac7c5ba50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x59aac7c5ba50_0, 0, 32;
    %load/vec4 v0x59aac7c5bce0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x59aac7c5b960_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %vpi_call 2 144 "$display", "PC: %04h | Instr: %04h | SP: %04h | SREG: %02h", v0x59aac7c5bce0_0, v0x59aac7c5bb30_0, v0x59aac7c5bf00_0, v0x59aac7c5bdf0_0 {0 0 0};
T_41.4 ;
    %load/vec4 v0x59aac7c5b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %vpi_call 2 149 "$display", "\342\235\214 CPU detenida inesperadamente" {0 0 0};
    %vpi_call 2 150 "$finish" {0 0 0};
T_41.6 ;
    %jmp T_41.2;
T_41.3 ;
    %pop/vec4 1;
    %load/vec4 v0x59aac7c5b960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.8, 8;
    %vpi_call 2 155 "$display", "\342\234\205 CPU funcionando correctamente" {0 0 0};
T_41.8 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x59aac7c5d030_0, 0, 32;
    %vpi_call 2 160 "$display", "\134n=== FASE 2: TEST GPIO ===" {0 0 0};
    %vpi_call 2 161 "$display", "Probando puertos GPIO..." {0 0 0};
    %delay 1000000, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x59aac7c5c660_0, 0, 8;
    %pushi/vec4 85, 0, 7;
    %store/vec4 v0x59aac7c5c880_0, 0, 7;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x59aac7c5cb90_0, 0, 8;
    %delay 1000000, 0;
    %vpi_call 2 170 "$display", "Entradas GPIO:" {0 0 0};
    %vpi_call 2 171 "$display", "  PORTB_PIN: %02h", v0x59aac7c5c660_0 {0 0 0};
    %vpi_call 2 172 "$display", "  PORTC_PIN: %02h", v0x59aac7c5c880_0 {0 0 0};
    %vpi_call 2 173 "$display", "  PORTD_PIN: %02h", v0x59aac7c5cb90_0 {0 0 0};
    %vpi_call 2 175 "$display", "Salidas GPIO:" {0 0 0};
    %vpi_call 2 176 "$display", "  PORTB_OUT: %02h, DDR: %02h", v0x59aac7c5c550_0, v0x59aac7c5c440_0 {0 0 0};
    %vpi_call 2 177 "$display", "  PORTC_OUT: %02h, DDR: %02h", v0x59aac7c5c7e0_0, v0x59aac7c5c720_0 {0 0 0};
    %vpi_call 2 178 "$display", "  PORTD_OUT: %02h, DDR: %02h", v0x59aac7c5ca80_0, v0x59aac7c5c970_0 {0 0 0};
    %vpi_call 2 179 "$display", "\342\234\205 GPIO test completado" {0 0 0};
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x59aac7c5d030_0, 0, 32;
    %vpi_call 2 183 "$display", "\134n=== FASE 3: TEST UART ===" {0 0 0};
    %vpi_call 2 184 "$display", "Probando comunicaci\303\263n UART..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5d110_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c5d110_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5d110_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c5d110_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5d110_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c5d110_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5d110_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c5d110_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5d110_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c5d110_0, 0, 1;
    %delay 8680000, 0;
    %delay 5000000, 0;
    %vpi_call 2 202 "$display", "UART RX simulado: 0x55" {0 0 0};
    %vpi_call 2 203 "$display", "UART TX estado: %b", v0x59aac7c5d1b0_0 {0 0 0};
    %vpi_call 2 204 "$display", "\342\234\205 UART test completado" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x59aac7c5d030_0, 0, 32;
    %vpi_call 2 208 "$display", "\134n=== FASE 4: TEST TIMER0 ===" {0 0 0};
    %vpi_call 2 209 "$display", "Probando Timer0 y PWM..." {0 0 0};
    %delay 10000000, 0;
    %vpi_call 2 212 "$display", "PWM Outputs:" {0 0 0};
    %vpi_call 2 213 "$display", "  OC0A: %b", v0x59aac7c5c260_0 {0 0 0};
    %vpi_call 2 214 "$display", "  OC0B: %b", v0x59aac7c5c350_0 {0 0 0};
    %vpi_call 2 215 "$display", "\342\234\205 Timer0 test completado" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x59aac7c5d030_0, 0, 32;
    %vpi_call 2 219 "$display", "\134n=== FASE 5: TEST INTERRUPCIONES ===" {0 0 0};
    %vpi_call 2 220 "$display", "Probando interrupciones externas..." {0 0 0};
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c5c010_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5c010_0, 0, 1;
    %delay 1000000, 0;
    %load/vec4 v0x59aac7c5bc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.10, 8;
    %vpi_call 2 230 "$display", "\342\234\205 Interrupci\303\263n INT0 procesada" {0 0 0};
    %jmp T_41.11;
T_41.10 ;
    %vpi_call 2 232 "$display", "\342\232\240\357\270\217  Interrupci\303\263n INT0 no detectada" {0 0 0};
T_41.11 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x59aac7c5d030_0, 0, 32;
    %vpi_call 2 237 "$display", "\134n=== FASE 6: TEST SISTEMA CLOCK ===" {0 0 0};
    %vpi_call 2 238 "$display", "Probando diferentes configuraciones de clock..." {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x59aac7c5b730_0, 0, 4;
    %delay 5000000, 0;
    %vpi_call 2 243 "$display", "Clock prescaler cambiado a /2" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x59aac7c5b730_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 247 "$display", "Clock prescaler restaurado a /1" {0 0 0};
    %vpi_call 2 248 "$display", "\342\234\205 Sistema de clock test completado" {0 0 0};
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x59aac7c5d030_0, 0, 32;
    %vpi_call 2 252 "$display", "\134n=== FASE 7: TEST BROWN-OUT ===" {0 0 0};
    %vpi_call 2 253 "$display", "Simulando condici\303\263n de bajo voltaje..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59aac7c5d250_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59aac7c5d250_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 259 "$display", "\342\234\205 Brown-out detection test completado" {0 0 0};
    %vpi_call 2 262 "$display", "\134n=== RESULTADOS FINALES FASE 3 ===" {0 0 0};
    %vpi_call 2 263 "$display", "Ciclos totales ejecutados: %d", v0x59aac7c5ba50_0 {0 0 0};
    %vpi_call 2 264 "$display", "PC final: %04h", v0x59aac7c5bce0_0 {0 0 0};
    %vpi_call 2 265 "$display", "Stack Pointer: %04h", v0x59aac7c5bf00_0 {0 0 0};
    %vpi_call 2 266 "$display", "SREG final: %08b", v0x59aac7c5bdf0_0 {0 0 0};
    %vpi_call 2 267 "$display", "MCUSR: %08b", v0x59aac7c5c150_0 {0 0 0};
    %vpi_call 2 270 "$display", "\134n=== FUNCIONALIDADES VERIFICADAS ===" {0 0 0};
    %vpi_call 2 271 "$display", "\342\234\205 Sistema de clock avanzado" {0 0 0};
    %vpi_call 2 272 "$display", "\342\234\205 Reset m\303\272ltiple (externo, POR, BOD)" {0 0 0};
    %vpi_call 2 273 "$display", "\342\234\205 GPIO puertos B, C, D" {0 0 0};
    %vpi_call 2 274 "$display", "\342\234\205 UART con baud rate configurable" {0 0 0};
    %vpi_call 2 275 "$display", "\342\234\205 Timer0 con modos PWM" {0 0 0};
    %vpi_call 2 276 "$display", "\342\234\205 Sistema de interrupciones expandido" {0 0 0};
    %vpi_call 2 277 "$display", "\342\234\205 CPU n\303\272cleo AVR completo" {0 0 0};
    %vpi_call 2 280 "$display", "\134n=== COMPATIBILIDAD AVR FASE 3 ===" {0 0 0};
    %vpi_call 2 281 "$display", "Instruction Set: ~30%% ATmega328P" {0 0 0};
    %vpi_call 2 282 "$display", "Perif\303\251ricos: GPIO + UART + Timer0" {0 0 0};
    %vpi_call 2 283 "$display", "Sistema Clock: Avanzado con prescalers" {0 0 0};
    %vpi_call 2 284 "$display", "Reset System: Completo" {0 0 0};
    %vpi_call 2 285 "$display", "Memory Map: 100%% compatible" {0 0 0};
    %vpi_call 2 286 "$display", "I/O Registers: Perif\303\251ricos b\303\241sicos" {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 289 "$display", "\134n\360\237\216\257 AxiomaCore-328 Fase 3 Completada Exitosamente!" {0 0 0};
    %vpi_call 2 290 "$display", "\360\237\232\200 Listo para Fase 4: Perif\303\251ricos Avanzados" {0 0 0};
    %vpi_call 2 291 "$finish" {0 0 0};
    %end;
    .thread T_41;
    .scope S_0x59aac7c2a4f0;
T_42 ;
    %delay 200000000, 0;
    %vpi_call 2 297 "$display", "\342\217\260 TIMEOUT: Simulaci\303\263n muy larga" {0 0 0};
    %vpi_call 2 298 "$display", "Fase actual: %d", v0x59aac7c5d030_0 {0 0 0};
    %vpi_call 2 299 "$display", "Ciclos: %d", v0x59aac7c5ba50_0 {0 0 0};
    %vpi_call 2 300 "$finish" {0 0 0};
    %end;
    .thread T_42;
    .scope S_0x59aac7c2a4f0;
T_43 ;
    %wait E_0x59aac79472a0;
    %load/vec4 v0x59aac7c5bc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %vpi_call 2 306 "$display", "\360\237\232\250 INTERRUPCI\303\223N ACTIVA en ciclo %d", v0x59aac7c5ba50_0 {0 0 0};
T_43.0 ;
    %load/vec4 v0x59aac7c5cf40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %vpi_call 2 310 "$display", "\342\232\240\357\270\217  CLOCK NO ESTABLE en ciclo %d", v0x59aac7c5ba50_0 {0 0 0};
T_43.2 ;
    %jmp T_43;
    .thread T_43;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench/axioma_cpu_v3_tb.v";
    "core/axioma_cpu/axioma_cpu_v3.v";
    "clock_reset/axioma_clock_system.v";
    "core/axioma_cpu/axioma_cpu_v2.v";
    "core/axioma_alu/axioma_alu.v";
    "core/axioma_decoder/axioma_decoder_v2.v";
    "memory/axioma_flash_ctrl/axioma_flash_ctrl.v";
    "axioma_interrupt/axioma_interrupt.v";
    "core/axioma_registers/axioma_registers.v";
    "memory/axioma_sram_ctrl/axioma_sram_ctrl.v";
    "peripherals/axioma_gpio/axioma_gpio.v";
    "peripherals/axioma_timers/axioma_timer0.v";
    "peripherals/axioma_uart/axioma_uart.v";
