[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SignedPort2/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 67
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/SignedPort2/dut.sv
n<> u<66> t<Top_level_rule> c<1> l<1:1> el<7:1>
  n<> u<1> t<Null_rule> p<66> s<65> l<1:1> el<1:0>
  n<> u<65> t<Source_text> p<66> c<64> l<1:1> el<6:10>
    n<> u<64> t<Description> p<65> c<63> l<1:1> el<6:10>
      n<> u<63> t<Module_declaration> p<64> c<17> l<1:1> el<6:10>
        n<> u<17> t<Module_nonansi_header> p<63> c<2> s<26> l<1:1> el<1:26>
          n<module> u<2> t<Module_keyword> p<17> s<3> l<1:1> el<1:7>
          n<wire_top> u<3> t<StringConst> p<17> s<16> l<1:8> el<1:16>
          n<> u<16> t<List_of_ports> p<17> c<9> l<1:16> el<1:25>
            n<> u<9> t<Port> p<16> c<8> s<15> l<1:17> el<1:20>
              n<> u<8> t<Port_expression> p<9> c<7> l<1:17> el<1:20>
                n<> u<7> t<Port_reference> p<8> c<4> l<1:17> el<1:20>
                  n<inp> u<4> t<StringConst> p<7> s<6> l<1:17> el<1:20>
                  n<> u<6> t<Constant_select> p<7> c<5> l<1:20> el<1:20>
                    n<> u<5> t<Constant_bit_select> p<6> l<1:20> el<1:20>
            n<> u<15> t<Port> p<16> c<14> l<1:22> el<1:24>
              n<> u<14> t<Port_expression> p<15> c<13> l<1:22> el<1:24>
                n<> u<13> t<Port_reference> p<14> c<10> l<1:22> el<1:24>
                  n<xn> u<10> t<StringConst> p<13> s<12> l<1:22> el<1:24>
                  n<> u<12> t<Constant_select> p<13> c<11> l<1:24> el<1:24>
                    n<> u<11> t<Constant_bit_select> p<12> l<1:24> el<1:24>
        n<> u<26> t<Module_item> p<63> c<25> s<45> l<2:5> el<2:27>
          n<> u<25> t<Port_declaration> p<26> c<24> l<2:5> el<2:26>
            n<> u<24> t<Input_declaration> p<25> c<21> l<2:5> el<2:26>
              n<> u<21> t<Net_port_type> p<24> c<18> s<23> l<2:11> el<2:22>
                n<> u<18> t<NetType_Wire> p<21> s<20> l<2:11> el<2:15>
                n<> u<20> t<Data_type_or_implicit> p<21> c<19> l<2:16> el<2:22>
                  n<> u<19> t<Signing_Signed> p<20> l<2:16> el<2:22>
              n<> u<23> t<List_of_port_identifiers> p<24> c<22> l<2:23> el<2:26>
                n<inp> u<22> t<StringConst> p<23> l<2:23> el<2:26>
        n<> u<45> t<Module_item> p<63> c<44> s<61> l<3:5> el<3:25>
          n<> u<44> t<Port_declaration> p<45> c<43> l<3:5> el<3:24>
            n<> u<43> t<Output_declaration> p<44> c<40> l<3:5> el<3:24>
              n<> u<40> t<Net_port_type> p<43> c<39> s<42> l<3:12> el<3:21>
                n<> u<39> t<Data_type_or_implicit> p<40> c<38> l<3:12> el<3:21>
                  n<> u<38> t<Data_type> p<39> c<27> l<3:12> el<3:21>
                    n<> u<27> t<IntVec_TypeReg> p<38> s<37> l<3:12> el<3:15>
                    n<> u<37> t<Packed_dimension> p<38> c<36> l<3:16> el<3:21>
                      n<> u<36> t<Constant_range> p<37> c<31> l<3:17> el<3:20>
                        n<> u<31> t<Constant_expression> p<36> c<30> s<35> l<3:17> el<3:18>
                          n<> u<30> t<Constant_primary> p<31> c<29> l<3:17> el<3:18>
                            n<> u<29> t<Primary_literal> p<30> c<28> l<3:17> el<3:18>
                              n<4> u<28> t<IntConst> p<29> l<3:17> el<3:18>
                        n<> u<35> t<Constant_expression> p<36> c<34> l<3:19> el<3:20>
                          n<> u<34> t<Constant_primary> p<35> c<33> l<3:19> el<3:20>
                            n<> u<33> t<Primary_literal> p<34> c<32> l<3:19> el<3:20>
                              n<0> u<32> t<IntConst> p<33> l<3:19> el<3:20>
              n<> u<42> t<List_of_port_identifiers> p<43> c<41> l<3:22> el<3:24>
                n<xn> u<41> t<StringConst> p<42> l<3:22> el<3:24>
        n<> u<61> t<Module_item> p<63> c<60> s<62> l<5:5> el<5:21>
          n<> u<60> t<Non_port_module_item> p<61> c<59> l<5:5> el<5:21>
            n<> u<59> t<Module_or_generate_item> p<60> c<58> l<5:5> el<5:21>
              n<> u<58> t<Module_common_item> p<59> c<57> l<5:5> el<5:21>
                n<> u<57> t<Continuous_assign> p<58> c<56> l<5:5> el<5:21>
                  n<> u<56> t<List_of_net_assignments> p<57> c<55> l<5:12> el<5:20>
                    n<> u<55> t<Net_assignment> p<56> c<50> l<5:12> el<5:20>
                      n<> u<50> t<Net_lvalue> p<55> c<47> s<54> l<5:12> el<5:14>
                        n<> u<47> t<Ps_or_hierarchical_identifier> p<50> c<46> s<49> l<5:12> el<5:14>
                          n<xn> u<46> t<StringConst> p<47> l<5:12> el<5:14>
                        n<> u<49> t<Constant_select> p<50> c<48> l<5:15> el<5:15>
                          n<> u<48> t<Constant_bit_select> p<49> l<5:15> el<5:15>
                      n<> u<54> t<Expression> p<55> c<53> l<5:17> el<5:20>
                        n<> u<53> t<Primary> p<54> c<52> l<5:17> el<5:20>
                          n<> u<52> t<Primary_literal> p<53> c<51> l<5:17> el<5:20>
                            n<inp> u<51> t<StringConst> p<52> l<5:17> el<5:20>
        n<> u<62> t<ENDMODULE> p<63> l<6:1> el<6:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SignedPort2/dut.sv:1:1: No timescale set for "wire_top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SignedPort2/dut.sv:1:1: Compile module "work@wire_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
ContAssign                                             1
Design                                                 1
LogicNet                                               2
LogicTypespec                                          2
Module                                                 1
Port                                                   2
Range                                                  1
RefObj                                                 4
RefTypespec                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SignedPort2/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/SignedPort2/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/SignedPort2/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@wire_top
  |vpiDefName:work@wire_top
  |vpiNet:
  \_LogicNet: (work@wire_top.inp), line:1:17, endln:1:20
    |vpiParent:
    \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
    |vpiName:inp
    |vpiFullName:work@wire_top.inp
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@wire_top.xn), line:1:22, endln:1:24
    |vpiParent:
    \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
    |vpiName:xn
    |vpiFullName:work@wire_top.xn
    |vpiNetType:48
  |vpiPort:
  \_Port: (inp), line:1:17, endln:1:20
    |vpiParent:
    \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@wire_top.inp.inp), line:1:17, endln:1:20
      |vpiParent:
      \_Port: (inp), line:1:17, endln:1:20
      |vpiName:inp
      |vpiFullName:work@wire_top.inp.inp
      |vpiActual:
      \_LogicNet: (work@wire_top.inp), line:1:17, endln:1:20
    |vpiTypedef:
    \_RefTypespec: (work@wire_top.inp)
      |vpiParent:
      \_Port: (inp), line:1:17, endln:1:20
      |vpiFullName:work@wire_top.inp
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:15
  |vpiPort:
  \_Port: (xn), line:1:22, endln:1:24
    |vpiParent:
    \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
    |vpiName:xn
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@wire_top.xn.xn), line:1:22, endln:1:24
      |vpiParent:
      \_Port: (xn), line:1:22, endln:1:24
      |vpiName:xn
      |vpiFullName:work@wire_top.xn.xn
      |vpiActual:
      \_LogicNet: (work@wire_top.xn), line:1:22, endln:1:24
    |vpiTypedef:
    \_RefTypespec: (work@wire_top.xn)
      |vpiParent:
      \_Port: (xn), line:1:22, endln:1:24
      |vpiFullName:work@wire_top.xn
      |vpiActual:
      \_LogicTypespec: , line:3:12, endln:3:21
  |vpiContAssign:
  \_ContAssign: , line:5:12, endln:5:20
    |vpiParent:
    \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
    |vpiRhs:
    \_RefObj: (work@wire_top.inp), line:5:17, endln:5:20
      |vpiParent:
      \_ContAssign: , line:5:12, endln:5:20
      |vpiName:inp
      |vpiFullName:work@wire_top.inp
      |vpiActual:
      \_LogicNet: (work@wire_top.inp), line:1:17, endln:1:20
    |vpiLhs:
    \_RefObj: (work@wire_top.xn), line:5:12, endln:5:14
      |vpiParent:
      \_ContAssign: , line:5:12, endln:5:20
      |vpiName:xn
      |vpiFullName:work@wire_top.xn
      |vpiActual:
      \_LogicNet: (work@wire_top.xn), line:1:22, endln:1:24
\_weaklyReferenced:
\_LogicTypespec: , line:2:11, endln:2:15
\_LogicTypespec: , line:3:12, endln:3:21
  |vpiRange:
  \_Range: , line:3:16, endln:3:21
    |vpiParent:
    \_LogicTypespec: , line:3:12, endln:3:21
    |vpiLeftRange:
    \_Constant: , line:3:17, endln:3:18
      |vpiParent:
      \_Range: , line:3:16, endln:3:21
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:3:19, endln:3:20
      |vpiParent:
      \_Range: , line:3:16, endln:3:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
