# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ASG_YODA.srcs/sim_1/imports/Downloads/ASG_Core.v" \
"../../../../ASG_YODA.srcs/sim_1/imports/Downloads/tb_ASG_Core.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
