Model {
  Name			  "pasp_16ip_16ch"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.390"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Fri Aug 31 09:29:11 2007"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "tfiliba"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Feb 17 14:13:42 2009"
  ModelVersionFormat	  "1.%<AutoIncrement:390>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "30000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Monospaced"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Monospaced"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Monospaced"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "pasp_16ip_16ch"
    Location		    [2, 74, 1414, 838]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [27, 23, 78, 73]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp50"
      speed		      "-7"
      package		      "ff1152"
      synthesis_tool	      "XST"
      directory		      "./pasp_16ip_16ch/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [110, 24, 156, 67]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      on
      hw_sys		      "iBOB"
      ibob_linux	      off
      clk_src		      "adc0_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "200"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      Reference
      Name		      "ibob_lwip"
      Ports		      []
      Position		      [109, 99, 156, 142]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/ibob_lwip"
      SourceType	      "ibobethlite"
      ShowPortLabels	      on
    }
    Block {
      BlockType		      SubSystem
      Name		      "pasp"
      Ports		      []
      Position		      [170, 222, 470, 378]
      AttributesFormatString  "IPs=16 Channels=16 Smpl/pkt=64"
      UserDataPersistent      on
      UserData		      "DataTag1"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "pasp"
      MaskPromptString	      "Number of IPs (Must be power of 2)|Number of Ch"
"annels|Samples per Packet"
      MaskStyleString	      "edit,edit,edit"
      MaskTunableValueString  "off,off,off"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskVarAliasString      ",,"
      MaskVariables	      "numcomputers=@1;numchannels=@2;samplesperpacket"
"=@3;"
      MaskInitialization      "pasp_init(gcb,...\n    'numcomputers', numcompu"
"ters, ...\n    'numchannels', numchannels, ...\n    'samplesperpacket', sampl"
"esperpacket);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "16|16|64"
      MaskTabNameString	      ",,"
      System {
	Name			"pasp"
	Location		[2, 74, 1414, 838]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"57"
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [3140, 984, 3185, 1066]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [1805, 100, 1835, 130]
	  ShowName		  off
	  Value			  "2"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  Position		  [1120, 170, 1150, 200]
	  ShowName		  off
	  Value			  "2^12"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  Position		  [1115, 1330, 1145, 1360]
	  ShowName		  off
	  Value			  "2^12"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant5"
	  Position		  [760, 225, 790, 255]
	  ShowName		  off
	  Value			  "2^32 - 1"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  Position		  [1755, 1730, 1785, 1760]
	  ShowName		  off
	  Value			  "2"
	}
	Block {
	  BlockType		  From
	  Name			  "FromPPS"
	  Position		  [1625, 2047, 1665, 2063]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "PPS"
	}
	Block {
	  BlockType		  From
	  Name			  "FromPPSARMReset"
	  Position		  [400, 151, 505, 169]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "PPSARMReset"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1295, 1544, 1350, 1566]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out10"
	  Ports			  [1, 1]
	  Position		  [1755, 629, 1810, 651]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out11"
	  Ports			  [1, 1]
	  Position		  [1755, 539, 1810, 561]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out12"
	  Ports			  [1, 1]
	  Position		  [1755, 584, 1810, 606]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out13"
	  Ports			  [1, 1]
	  Position		  [1755, 674, 1810, 696]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out14"
	  Ports			  [1, 1]
	  Position		  [1755, 719, 1810, 741]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out15"
	  Ports			  [1, 1]
	  Position		  [2430, 159, 2485, 181]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out16"
	  Ports			  [1, 1]
	  Position		  [2430, 69, 2485, 91]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out17"
	  Ports			  [1, 1]
	  Position		  [2430, 114, 2485, 136]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out18"
	  Ports			  [1, 1]
	  Position		  [2430, 204, 2485, 226]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out19"
	  Ports			  [1, 1]
	  Position		  [2430, 249, 2485, 271]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1295, 1584, 1350, 1606]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out21"
	  Ports			  [1, 1]
	  Position		  [1755, 1379, 1810, 1401]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out22"
	  Ports			  [1, 1]
	  Position		  [1755, 1289, 1810, 1311]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out23"
	  Ports			  [1, 1]
	  Position		  [1755, 1334, 1810, 1356]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out24"
	  Ports			  [1, 1]
	  Position		  [1755, 1424, 1810, 1446]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out25"
	  Ports			  [1, 1]
	  Position		  [1755, 1469, 1810, 1491]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out26"
	  Ports			  [1, 1]
	  Position		  [2435, 999, 2490, 1021]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out27"
	  Ports			  [1, 1]
	  Position		  [2435, 909, 2490, 931]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out28"
	  Ports			  [1, 1]
	  Position		  [2435, 954, 2490, 976]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out29"
	  Ports			  [1, 1]
	  Position		  [2435, 1044, 2490, 1066]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1295, 1624, 1350, 1646]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out30"
	  Ports			  [1, 1]
	  Position		  [2435, 1089, 2490, 1111]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [760, 139, 815, 161]
	  SourceBlock		  "xbsIndex_r3/Gateway Out"
	  SourceType		  "Xilinx Gateway Out"
	  output_type		  "Double"
	  nbits			  "8"
	  bin_pt		  "6"
	  arith_type		  "Boolean"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  needs_fixed_name	  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Goto
	  Name			  "GotoPPS"
	  Position		  [430, 566, 470, 584]
	  GotoTag		  "PPS"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "GotoPPSARMReset"
	  Position		  [2175, 2035, 2285, 2055]
	  GotoTag		  "PPSARMReset"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [2355, 116, 2395, 134]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [2355, 161, 2395, 179]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret10"
	  Ports			  [1, 1]
	  Position		  [2360, 1046, 2400, 1064]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret11"
	  Ports			  [1, 1]
	  Position		  [2360, 1091, 2400, 1109]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [2355, 206, 2395, 224]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [2355, 251, 2395, 269]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret8"
	  Ports			  [1, 1]
	  Position		  [2360, 956, 2400, 974]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret9"
	  Ports			  [1, 1]
	  Position		  [2360, 1001, 2400, 1019]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [3]
	  Position		  [1405, 1532, 1455, 1658]
	  Location		  [5, 49, 1445, 873]
	  Open			  off
	  NumInputPorts		  "3"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-5~-5~-5"
	  YMax			  "5~5~5"
	  SaveName		  "ScopeData1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  Ports			  [1]
	  Position		  [845, 126, 890, 174]
	  Location		  [6, 49, 1278, 767]
	  Open			  off
	  NumInputPorts		  "1"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	  }
	  YMin			  "-1"
	  YMax			  "1"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope3"
	  Ports			  [5]
	  Position		  [1840, 524, 1905, 756]
	  Location		  [5, 49, 1445, 873]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	  }
	  YMin			  "-1~-2.5e-005~-1.75e-005~-2.5e-005~-8e-006"
	  YMax			  "1~0~0~0~0"
	  SaveName		  "ScopeData3"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope4"
	  Ports			  [5]
	  Position		  [2515, 54, 2580, 286]
	  Location		  [-3, 41, 1437, 865]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	  }
	  YMin			  "-1~-1~-1~-1~-1"
	  YMax			  "1~0~0~0~0"
	  SaveName		  "ScopeData4"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope5"
	  Ports			  [5]
	  Position		  [1840, 1274, 1905, 1506]
	  Location		  [-3, 41, 1437, 865]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	  }
	  YMin			  "-1~-2.5e-005~-1.75e-005~-2.5e-005~-8e-006"
	  YMax			  "1~0~0~0~0"
	  SaveName		  "ScopeData5"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope6"
	  Ports			  [5]
	  Position		  [2520, 894, 2585, 1126]
	  Location		  [5, 49, 1917, 1165]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	    axes4		    "%<SignalLabel>"
	    axes5		    "%<SignalLabel>"
	  }
	  YMin			  "-1~-1~-1~-1~-1"
	  YMax			  "1~0~0~0~0"
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice10"
	  Ports			  [1, 1]
	  Position		  [1950, 1731, 1995, 1759]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [2000, 101, 2045, 129]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "2"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [1315, 171, 1360, 199]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [1310, 1331, 1355, 1359]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice8"
	  Ports			  [1, 1]
	  Position		  [915, 1616, 955, 1644]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [1230, 1050, 1250, 1070]
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [285, 482, 300, 498]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator10"
	  Position		  [1345, 1942, 1360, 1958]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator12"
	  Position		  [3395, 992, 3410, 1008]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator13"
	  Position		  [3395, 1042, 3410, 1058]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [285, 497, 300, 513]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [285, 512, 300, 528]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [275, 602, 290, 618]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  Position		  [285, 527, 300, 543]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  Position		  [605, 507, 620, 523]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator7"
	  Position		  [1170, 1622, 1185, 1638]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator8"
	  Position		  [1170, 1837, 1185, 1853]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator9"
	  Position		  [1345, 1727, 1360, 1743]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc"
	  Tag			  "xps:adc"
	  Ports			  [4, 17]
	  Position		  [115, 359, 260, 621]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/adc"
	  SourceType		  "adc"
	  ShowPortLabels	  on
	  adc_brd		  "iBOB:adc0"
	  adc_clk_rate		  "800"
	  adc_interleave	  off
	  sample_period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc_data_delay1"
	  Ports			  [1, 1]
	  Position		  [365, 363, 390, 377]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc_data_delay2"
	  Ports			  [1, 1]
	  Position		  [365, 378, 390, 392]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc_data_delay3"
	  Ports			  [1, 1]
	  Position		  [365, 393, 390, 407]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc_data_delay4"
	  Ports			  [1, 1]
	  Position		  [365, 408, 390, 422]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc_data_delay5"
	  Ports			  [1, 1]
	  Position		  [365, 423, 390, 437]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc_data_delay6"
	  Ports			  [1, 1]
	  Position		  [365, 438, 390, 452]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc_data_delay7"
	  Ports			  [1, 1]
	  Position		  [365, 453, 390, 467]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "adc_data_delay8"
	  Ports			  [1, 1]
	  Position		  [365, 468, 390, 482]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitselect_1"
	  Ports			  [2, 1]
	  Position		  [2200, 439, 2295, 486]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitselect_1"
	    Location		    [747, 495, 1111, 805]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "bitselect"
	      Position		      [200, 43, 230, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 93, 55, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux_bitselect"
	      Ports		      [5, 1]
	      Position		      [255, 27, 285, 273]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint_bp_0"
	      Ports		      [1, 1]
	      Position		      [80, 84, 120, 116]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_1"
	      Ports		      [1, 1]
	      Position		      [170, 86, 215, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_2"
	      Ports		      [1, 1]
	      Position		      [170, 136, 215, 164]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_3"
	      Ports		      [1, 1]
	      Position		      [170, 186, 215, 214]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_4"
	      Ports		      [1, 1]
	      Position		      [170, 236, 215, 264]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "10"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [310, 143, 340, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_1"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_2"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_3"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_4"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "reint_bp_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "mux_bitselect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mux_bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reint_bp_0"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 50]
		Branch {
		  Points		  [0, 50]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "slc_bitselect_4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slc_bitselect_3"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "slc_bitselect_2"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"slc_bitselect_1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitselect_2"
	  Ports			  [2, 1]
	  Position		  [2200, 544, 2295, 591]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitselect_2"
	    Location		    [747, 495, 1111, 805]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "bitselect"
	      Position		      [200, 43, 230, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 93, 55, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux_bitselect"
	      Ports		      [5, 1]
	      Position		      [255, 27, 285, 273]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint_bp_0"
	      Ports		      [1, 1]
	      Position		      [80, 84, 120, 116]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_1"
	      Ports		      [1, 1]
	      Position		      [170, 86, 215, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_2"
	      Ports		      [1, 1]
	      Position		      [170, 136, 215, 164]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_3"
	      Ports		      [1, 1]
	      Position		      [170, 186, 215, 214]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_4"
	      Ports		      [1, 1]
	      Position		      [170, 236, 215, 264]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "10"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [310, 143, 340, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "reint_bp_0"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"slc_bitselect_1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		Branch {
		  DstBlock		  "slc_bitselect_2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 50]
		  Branch {
		    DstBlock		    "slc_bitselect_3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "slc_bitselect_4"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "mux_bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "mux_bitselect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "reint_bp_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_4"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_3"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_2"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_1"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitselect_3"
	  Ports			  [2, 1]
	  Position		  [2200, 649, 2295, 696]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitselect_3"
	    Location		    [747, 495, 1111, 805]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "bitselect"
	      Position		      [200, 43, 230, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 93, 55, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux_bitselect"
	      Ports		      [5, 1]
	      Position		      [255, 27, 285, 273]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint_bp_0"
	      Ports		      [1, 1]
	      Position		      [80, 84, 120, 116]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_1"
	      Ports		      [1, 1]
	      Position		      [170, 86, 215, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_2"
	      Ports		      [1, 1]
	      Position		      [170, 136, 215, 164]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_3"
	      Ports		      [1, 1]
	      Position		      [170, 186, 215, 214]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_4"
	      Ports		      [1, 1]
	      Position		      [170, 236, 215, 264]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "10"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [310, 143, 340, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_1"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_2"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_3"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_4"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "reint_bp_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "mux_bitselect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mux_bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reint_bp_0"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 50]
		Branch {
		  Points		  [0, 50]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "slc_bitselect_4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slc_bitselect_3"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "slc_bitselect_2"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"slc_bitselect_1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitselect_4"
	  Ports			  [2, 1]
	  Position		  [2200, 754, 2295, 801]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitselect_4"
	    Location		    [747, 495, 1111, 805]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "bitselect"
	      Position		      [200, 43, 230, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 93, 55, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux_bitselect"
	      Ports		      [5, 1]
	      Position		      [255, 27, 285, 273]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint_bp_0"
	      Ports		      [1, 1]
	      Position		      [80, 84, 120, 116]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_1"
	      Ports		      [1, 1]
	      Position		      [170, 86, 215, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_2"
	      Ports		      [1, 1]
	      Position		      [170, 136, 215, 164]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_3"
	      Ports		      [1, 1]
	      Position		      [170, 186, 215, 214]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_4"
	      Ports		      [1, 1]
	      Position		      [170, 236, 215, 264]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "10"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [310, 143, 340, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "reint_bp_0"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"slc_bitselect_1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		Branch {
		  DstBlock		  "slc_bitselect_2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 50]
		  Branch {
		    DstBlock		    "slc_bitselect_3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "slc_bitselect_4"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "mux_bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "mux_bitselect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "reint_bp_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_4"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_3"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_2"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_1"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitselect_5"
	  Ports			  [2, 1]
	  Position		  [2200, 1189, 2295, 1236]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitselect_5"
	    Location		    [747, 495, 1111, 805]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "bitselect"
	      Position		      [200, 43, 230, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 93, 55, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux_bitselect"
	      Ports		      [5, 1]
	      Position		      [255, 27, 285, 273]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint_bp_0"
	      Ports		      [1, 1]
	      Position		      [80, 84, 120, 116]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_1"
	      Ports		      [1, 1]
	      Position		      [170, 86, 215, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_2"
	      Ports		      [1, 1]
	      Position		      [170, 136, 215, 164]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_3"
	      Ports		      [1, 1]
	      Position		      [170, 186, 215, 214]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_4"
	      Ports		      [1, 1]
	      Position		      [170, 236, 215, 264]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "10"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [310, 143, 340, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_1"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_2"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_3"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_4"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "reint_bp_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "mux_bitselect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mux_bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reint_bp_0"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 50]
		Branch {
		  Points		  [0, 50]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "slc_bitselect_4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slc_bitselect_3"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "slc_bitselect_2"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"slc_bitselect_1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitselect_6"
	  Ports			  [2, 1]
	  Position		  [2200, 1294, 2295, 1341]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitselect_6"
	    Location		    [747, 495, 1111, 805]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "bitselect"
	      Position		      [200, 43, 230, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 93, 55, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux_bitselect"
	      Ports		      [5, 1]
	      Position		      [255, 27, 285, 273]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint_bp_0"
	      Ports		      [1, 1]
	      Position		      [80, 84, 120, 116]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_1"
	      Ports		      [1, 1]
	      Position		      [170, 86, 215, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_2"
	      Ports		      [1, 1]
	      Position		      [170, 136, 215, 164]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_3"
	      Ports		      [1, 1]
	      Position		      [170, 186, 215, 214]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_4"
	      Ports		      [1, 1]
	      Position		      [170, 236, 215, 264]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "10"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [310, 143, 340, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "reint_bp_0"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"slc_bitselect_1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		Branch {
		  DstBlock		  "slc_bitselect_2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 50]
		  Branch {
		    DstBlock		    "slc_bitselect_3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "slc_bitselect_4"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "mux_bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "mux_bitselect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "reint_bp_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_4"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_3"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_2"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_1"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitselect_7"
	  Ports			  [2, 1]
	  Position		  [2200, 1399, 2295, 1446]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitselect_7"
	    Location		    [747, 495, 1111, 805]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "bitselect"
	      Position		      [200, 43, 230, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 93, 55, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux_bitselect"
	      Ports		      [5, 1]
	      Position		      [255, 27, 285, 273]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint_bp_0"
	      Ports		      [1, 1]
	      Position		      [80, 84, 120, 116]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_1"
	      Ports		      [1, 1]
	      Position		      [170, 86, 215, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_2"
	      Ports		      [1, 1]
	      Position		      [170, 136, 215, 164]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_3"
	      Ports		      [1, 1]
	      Position		      [170, 186, 215, 214]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_4"
	      Ports		      [1, 1]
	      Position		      [170, 236, 215, 264]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "10"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [310, 143, 340, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_1"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_2"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_3"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_4"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "reint_bp_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "mux_bitselect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mux_bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reint_bp_0"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 50]
		Branch {
		  Points		  [0, 50]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "slc_bitselect_4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slc_bitselect_3"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "slc_bitselect_2"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"slc_bitselect_1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bitselect_8"
	  Ports			  [2, 1]
	  Position		  [2200, 1504, 2295, 1551]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bitselect_8"
	    Location		    [747, 495, 1111, 805]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "bitselect"
	      Position		      [200, 43, 230, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 93, 55, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux_bitselect"
	      Ports		      [5, 1]
	      Position		      [255, 27, 285, 273]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "reint_bp_0"
	      Ports		      [1, 1]
	      Position		      [80, 84, 120, 116]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_1"
	      Ports		      [1, 1]
	      Position		      [170, 86, 215, 114]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_2"
	      Ports		      [1, 1]
	      Position		      [170, 136, 215, 164]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_3"
	      Ports		      [1, 1]
	      Position		      [170, 186, 215, 214]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "8"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slc_bitselect_4"
	      Ports		      [1, 1]
	      Position		      [170, 236, 215, 264]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "10"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [310, 143, 340, 157]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "reint_bp_0"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"slc_bitselect_1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		Branch {
		  DstBlock		  "slc_bitselect_2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 50]
		  Branch {
		    DstBlock		    "slc_bitselect_3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "slc_bitselect_4"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "mux_bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bitselect"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "mux_bitselect"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "reint_bp_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_4"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_3"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_2"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "slc_bitselect_1"
	      SrcPort		      1
	      DstBlock		      "mux_bitselect"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram_adcscope_1"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [1240, 1706, 1320, 1764]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram_adcscope_2"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [1240, 1921, 1320, 1979]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  on
	  arith_type		  "Signed  (2's comp)"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "[1:2^11]"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bs_delay"
	  Ports			  [1, 1]
	  Position		  [2250, 299, 2275, 321]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri1"
	  Ports			  [1, 2]
	  Position		  [1670, 364, 1710, 406]
	  AttributesFormatString  "18_17 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag2"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  on
	  n_bits		  "18"
	  bin_pt		  "17"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri2"
	  Ports			  [1, 2]
	  Position		  [1670, 449, 1710, 491]
	  AttributesFormatString  "18_17 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag3"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  on
	  n_bits		  "18"
	  bin_pt		  "17"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri3"
	  Ports			  [1, 2]
	  Position		  [1670, 1114, 1710, 1156]
	  AttributesFormatString  "18_17 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  on
	  n_bits		  "18"
	  bin_pt		  "17"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri4"
	  Ports			  [1, 2]
	  Position		  [1670, 1199, 1710, 1241]
	  AttributesFormatString  "18_17 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  on
	  n_bits		  "18"
	  bin_pt		  "17"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_adcscope_1"
	  Ports			  [0, 1]
	  Position		  [1030, 1587, 1075, 1603]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_adcscope_2"
	  Ports			  [0, 1]
	  Position		  [1030, 1802, 1075, 1818]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_reorder"
	  Ports			  [0, 1]
	  Position		  [2735, 984, 2805, 1016]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_reset"
	  Ports			  [0, 1]
	  Position		  [1790, 2090, 1835, 2120]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_scopes_en0"
	  Ports			  [0, 1]
	  Position		  [1970, 402, 2015, 418]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cns_scopes_en1"
	  Ports			  [0, 1]
	  Position		  [1970, 1152, 2015, 1168]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "cns_sync_period"
	  Position		  [95, 125, 125, 155]
	  Value			  "10240"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cnt_adcscope_1"
	  Ports			  [2, 3]
	  Position		  [1115, 1602, 1155, 1638]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  on
	  CounterBits		  "11"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cnt_adcscope_2"
	  Ports			  [2, 3]
	  Position		  [1115, 1817, 1155, 1853]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  on
	  CounterBits		  "11"
	}
	Block {
	  BlockType		  Reference
	  Name			  "coeff_delay"
	  Ports			  [1, 1]
	  Position		  [1530, 299, 1555, 321]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "6"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat_adcscope_1"
	  Ports			  [4, 1]
	  Position		  [835, 1684, 885, 1781]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "concat_adcscope_2"
	  Ports			  [4, 1]
	  Position		  [835, 1899, 885, 1996]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cram0"
	  Ports			  [4, 1]
	  Position		  [2685, 414, 2740, 831]
	  AncestorBlock		  "gavrt_library/cram"
	  UserDataPersistent	  on
	  UserData		  "DataTag6"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cram"
	  MaskDescription	  "Concatenates inputs together after forcing "
"binary point to zero."
	  MaskPromptString	  "Number of slices"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "num_slice=@1;"
	  MaskInitialization	  "cram_init(gcb, ...\n    'num_slice', num_sl"
"ice);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4"
	  System {
	    Name		    "cram0"
	    Location		    [397, 266, 755, 631]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [100, 150, 130, 170]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [100, 250, 130, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [100, 350, 130, 370]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      Position		      [100, 450, 130, 470]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      "S-Function"
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [300, 52, 350, 553]
	      AncestorBlock	      "xbsIndex_r3/Concat"
	      FunctionName	      "xlconcat"
	      Parameters	      "sfcn_mwsv__"
	      MaskType		      "Xilinx Bus Concatenator"
	      MaskDescription	      "Concatenates two or more inputs.  Input"
"s must be unsigned with binary point at zero."
	      MaskHelp		      "eval('xlWeb(xlhtmldoclink(''Concat''))'"
");"
	      MaskPromptString	      "Number of Inputs|Use Explicit Sample Pe"
"riod|Sample Period  (use -1 to inherit first known input period)|Override wit"
"h Doubles"
	      MaskStyleString	      "popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15"
"|16),checkbox,edit,checkbox"
	      MaskTunableValueString  "off,off,off,off"
	      MaskCallbackString      "|xlMagicCallback||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,off,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "num_inputs=@1;explicit_period=@2;period"
"=@3;dbl_ovrd=@4;"
	      MaskInitialization      "[designRoot, family, part, speed, packa"
"ge, simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,"
"1,1);\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position')"
";\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeig"
"ht/2;\n[logoX, logoY] = xlogo(iPos);\n\n\n\n\n% one time added for param list"
"\nnumInputs = num_inputs + 1;\nprecision0 = 1;\nlatency = 0;\ndblOvrd = dbl_o"
"vrd;\nexplicitClk = explicit_period;\n\n\n% just pass everything to s-functio"
"n\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVariables');\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY, fg);\nport_label('input',1,'hi');\nport_l"
"abel('input',num_inputs+1,'lo');\nport_label('output',1,'cat');\n;plot([0 0 i"
"Width iWidth 0], [0 iHeight iHeight 0 0]);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|off|1|off"
	      MaskTabNameString	      ",,,"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp3"
	      Ports		      [1, 1]
	      Position		      [200, 350, 250, 400]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp4"
	      Ports		      [1, 1]
	      Position		      [200, 450, 250, 500]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [400, 250, 430, 270]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterp4"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "Reinterp4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "Reinterp3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cram1"
	  Ports			  [4, 1]
	  Position		  [2670, 1164, 2725, 1581]
	  AncestorBlock		  "gavrt_library/cram"
	  UserDataPersistent	  on
	  UserData		  "DataTag7"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "cram"
	  MaskDescription	  "Concatenates inputs together after forcing "
"binary point to zero."
	  MaskPromptString	  "Number of slices"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "num_slice=@1;"
	  MaskInitialization	  "cram_init(gcb, ...\n    'num_slice', num_sl"
"ice);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4"
	  System {
	    Name		    "cram1"
	    Location		    [397, 266, 1124, 948]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [100, 150, 130, 170]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [100, 250, 130, 270]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [100, 350, 130, 370]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      Position		      [100, 450, 130, 470]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      "S-Function"
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [300, 52, 350, 553]
	      AncestorBlock	      "xbsIndex_r3/Concat"
	      FunctionName	      "xlconcat"
	      Parameters	      "sfcn_mwsv__"
	      MaskType		      "Xilinx Bus Concatenator"
	      MaskDescription	      "Concatenates two or more inputs.  Input"
"s must be unsigned with binary point at zero."
	      MaskHelp		      "eval('xlWeb(xlhtmldoclink(''Concat''))'"
");"
	      MaskPromptString	      "Number of Inputs|Use Explicit Sample Pe"
"riod|Sample Period  (use -1 to inherit first known input period)|Override wit"
"h Doubles"
	      MaskStyleString	      "popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15"
"|16),checkbox,edit,checkbox"
	      MaskTunableValueString  "off,off,off,off"
	      MaskCallbackString      "|xlMagicCallback||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,off,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "num_inputs=@1;explicit_period=@2;period"
"=@3;dbl_ovrd=@4;"
	      MaskInitialization      "[designRoot, family, part, speed, packa"
"ge, simulinkPeriod, sysclkPeriod, dbl_ovrd, trimVbit] = xlSysgenSettings(gcb,"
"1,1);\n[bg,fg] = xlcmap('XBlock',dbl_ovrd);\niPos = get_param(gcb,'Position')"
";\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWidth/2;\niCy=iHeig"
"ht/2;\n[logoX, logoY] = xlogo(iPos);\n\n\n\n\n% one time added for param list"
"\nnumInputs = num_inputs + 1;\nprecision0 = 1;\nlatency = 0;\ndblOvrd = dbl_o"
"vrd;\nexplicitClk = explicit_period;\n\n\n% just pass everything to s-functio"
"n\nsfcn_mwsv__ = get_param(gcb, 'MaskWSVariables');\n"
	      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight "
"iHeight] , bg);\npatch(logoX,logoY, fg);\nport_label('input',1,'hi');\nport_l"
"abel('input',num_inputs+1,'lo');\nport_label('output',1,'cat');\n;plot([0 0 i"
"Width iWidth 0], [0 iHeight iHeight 0 0]);\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      off
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|off|1|off"
	      MaskTabNameString	      ",,,"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp1"
	      Ports		      [1, 1]
	      Position		      [200, 150, 250, 200]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp2"
	      Ports		      [1, 1]
	      Position		      [200, 250, 250, 300]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp3"
	      Ports		      [1, 1]
	      Position		      [200, 350, 250, 400]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterp4"
	      Ports		      [1, 1]
	      Position		      [200, 450, 250, 500]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [400, 250, 430, 270]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterp4"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "Reinterp4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "Reinterp3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Reinterp2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterp1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Reinterp1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dist_gbe"
	  Ports			  [3, 2]
	  Position		  [3260, 973, 3370, 1077]
	  AttributesFormatString  "IPs=16"
	  UserDataPersistent	  on
	  UserData		  "DataTag8"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "dist_gbe"
	  MaskPromptString	  "Num IPs (Must be power of 2)|Samples per sp"
"ectrum (Number of clock cycles to generate 1 spectrum)|Samples per packet (Nu"
"mber of samples to put in a packet)"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "off,off,off"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "numcomputers=@1;numsamples=@2;samplesperpac"
"ket=@3;"
	  MaskInitialization	  "dist_gbe_init(gcb,...\n    'numcomputers', "
"numcomputers,...\n    'numsamples', numsamples,...\n    'samplesperpacket', s"
"amplesperpacket)"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "16|16|64"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "dist_gbe"
	    Location		    [2, 74, 1414, 838]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "64"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [25, 973, 55, 987]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [135, 1023, 165, 1037]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sys_counter"
	      Position		      [970, 1305, 1000, 1320]
	      Orientation	      "up"
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Expression"
	      Ports		      [2, 1]
	      Position		      [1665, 734, 1710, 761]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "a & ~b"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Expression1"
	      Ports		      [2, 1]
	      Position		      [1690, 1364, 1735, 1391]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Expression"
	      SourceType	      "Xilinx Expression Block"
	      expression	      "a & ~b"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out"
	      Ports		      [1, 1]
	      Position		      [2010, 94, 2065, 116]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [340, 1179, 395, 1201]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [340, 1099, 395, 1121]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [340, 1139, 395, 1161]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out31"
	      Ports		      [1, 1]
	      Position		      [855, 189, 910, 211]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out35"
	      Ports		      [1, 1]
	      Position		      [855, 229, 910, 251]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out36"
	      Ports		      [1, 1]
	      Position		      [2010, 34, 2065, 56]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out37"
	      Ports		      [1, 1]
	      Position		      [2010, 64, 2065, 86]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [855, 149, 910, 171]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [2000, 944, 2055, 966]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [340, 1219, 395, 1241]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [2000, 864, 2055, 886]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [2010, 124, 2065, 146]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      Ports		      [1, 1]
	      Position		      [2000, 904, 2055, 926]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      needs_fixed_name	      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [1685, 828, 1715, 852]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [1695, 1458, 1725, 1482]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [1590, 823, 1635, 867]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [1615, 1453, 1660, 1497]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope1"
	      Ports		      [4]
	      Position		      [2155, 30, 2225, 150]
	      Location		      [5, 49, 1437, 865]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
		axes4			"%<SignalLabel>"
	      }
	      TimeRange		      "10000"
	      YMin		      "0~0~-5~-5"
	      YMax		      "1~1~40~5"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope3"
	      Ports		      [4]
	      Position		      [435, 1089, 495, 1251]
	      Location		      [6, 50, 1436, 864]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
		axes4			"%<SignalLabel>"
	      }
	      TimeRange		      "6000"
	      YMin		      "0~0~-1~0"
	      YMax		      "1~65~1~65"
	      SaveName		      "ScopeData4"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope7"
	      Ports		      [3]
	      Position		      [945, 139, 995, 261]
	      Location		      [5, 49, 1445, 873]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
	      }
	      YMin		      "0~0~0"
	      YMax		      "1~275~1"
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope8"
	      Ports		      [3]
	      Position		      [2090, 856, 2155, 974]
	      Location		      [5, 49, 1445, 873]
	      Open		      off
	      NumInputPorts	      "3"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
		axes3			"%<SignalLabel>"
	      }
	      TimeRange		      "6000            "
	      YMin		      "0~0~0"
	      YMax		      "1~1~5250"
	      SaveName		      "ScopeData2"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [1905, 91, 1950, 119]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [1585, 786, 1630, 814]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "16"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [1880, 941, 1925, 969]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [1610, 1421, 1655, 1449]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "16"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [2055, 605, 2075, 625]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      Position		      [2055, 630, 2075, 650]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator10"
	      Position		      [2030, 1260, 2050, 1280]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator11"
	      Position		      [2030, 1285, 2050, 1305]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator12"
	      Position		      [2030, 1310, 2050, 1330]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator13"
	      Position		      [2030, 1335, 2050, 1355]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator14"
	      Position		      [2030, 1360, 2050, 1380]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator15"
	      Position		      [2030, 1385, 2050, 1405]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator16"
	      Position		      [2030, 1410, 2050, 1430]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator17"
	      Position		      [2030, 1435, 2050, 1455]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator18"
	      Position		      [330, 995, 350, 1015]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator2"
	      Position		      [2055, 655, 2075, 675]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator3"
	      Position		      [2055, 680, 2075, 700]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator4"
	      Position		      [2055, 705, 2075, 725]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator5"
	      Position		      [2055, 730, 2075, 750]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator6"
	      Position		      [2055, 755, 2075, 775]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator7"
	      Position		      [2055, 780, 2075, 800]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator8"
	      Position		      [2055, 805, 2075, 825]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator9"
	      Position		      [2030, 1235, 2050, 1255]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bs_delay1"
	      Ports		      [1, 1]
	      Position		      [1385, 714, 1410, 736]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bs_delay2"
	      Ports		      [1, 1]
	      Position		      [1125, 619, 1150, 641]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bs_delay3"
	      Ports		      [1, 1]
	      Position		      [1385, 619, 1410, 641]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bs_delay4"
	      Ports		      [1, 1]
	      Position		      [1385, 1344, 1410, 1366]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bs_delay5"
	      Ports		      [1, 1]
	      Position		      [1125, 1249, 1150, 1271]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bs_delay6"
	      Ports		      [1, 1]
	      Position		      [1385, 1249, 1410, 1271]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bs_delay7"
	      Ports		      [1, 1]
	      Position		      [1049, 1015, 1071, 1040]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "64"
	      reg_retiming	      off
	      explicit_period	      on
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cns_mux_en0"
	      Ports		      [0, 1]
	      Position		      [400, 332, 445, 348]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cns_mux_en1"
	      Ports		      [0, 1]
	      Position		      [120, 907, 165, 923]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cns_mux_rel0"
	      Ports		      [0, 1]
	      Position		      [565, 342, 610, 358]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "127"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "7"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cns_zero_10GbE0"
	      Ports		      [0, 1]
	      Position		      [1650, 588, 1710, 612]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "32"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cns_zero_10GbE1"
	      Ports		      [0, 1]
	      Position		      [1650, 1218, 1710, 1242]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "32"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cns_zero_ip"
	      Ports		      [0, 1]
	      Position		      [1490, 843, 1550, 867]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cns_zero_ip1"
	      Ports		      [0, 1]
	      Position		      [1515, 1473, 1575, 1497]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cnt_mux0"
	      Ports		      [2, 1]
	      Position		      [480, 302, 530, 353]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "7"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ip_ctr"
	      Ports		      [2, 2]
	      Position		      [1465, 764, 1545, 811]
	      AttributesFormatString  "IPs=8"
	      UserDataPersistent      on
	      UserData		      "DataTag9"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "ip_ctr"
	      MaskPromptString	      "Num IPs (Must be power of 2)|Odd Channe"
"ls"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "numcomputers=@1;odd_channels=@2;"
	      MaskInitialization      "ip_ctr_init(gcb,...\n    'numcomputers'"
",numcomputers,...\n    'odd_channels',odd_channels)"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|1"
	      MaskTabNameString	      ","
	      System {
		Name			"ip_ctr"
		Location		[2, 74, 1414, 854]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Count"
		  Position		  [95, 25, 125, 40]
		  Orientation		  "down"
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "Reset"
		  Position		  [95, 27, 125, 43]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  Ports			  [2, 1]
		  Position		  [125, 49, 170, 76]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "3"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "IPMux"
		  Ports			  [9, 1]
		  Position		  [260, 40, 280, 440]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "8"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant1"
		  Position		  [25, 90, 55, 120]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant11"
		  Position		  [25, 315, 55, 345]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant13"
		  Position		  [25, 360, 55, 390]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant15"
		  Position		  [25, 405, 55, 435]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant3"
		  Position		  [25, 135, 55, 165]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant5"
		  Position		  [25, 180, 55, 210]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant7"
		  Position		  [25, 225, 55, 255]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant9"
		  Position		  [25, 270, 55, 300]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Reference
		  Name			  "PortMux"
		  Ports			  [9, 1]
		  Position		  [260, 520, 280, 920]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "8"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant1"
		  Position		  [25, 570, 55, 600]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant11"
		  Position		  [25, 795, 55, 825]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant13"
		  Position		  [25, 840, 55, 870]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant15"
		  Position		  [25, 885, 55, 915]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant3"
		  Position		  [25, 615, 55, 645]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant5"
		  Position		  [25, 660, 55, 690]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant7"
		  Position		  [25, 705, 55, 735]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant9"
		  Position		  [25, 750, 55, 780]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip1"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 90, 185, 120]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_ip1_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip11"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 315, 185, 345]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_ip11_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip13"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 360, 185, 390]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_ip13_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip15"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 405, 185, 435]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_ip15_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip3"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 135, 185, 165]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_ip3_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip5"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 180, 185, 210]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_ip5_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip7"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 225, 185, 255]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_ip7_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip9"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 270, 185, 300]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_ip9_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port1"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 570, 185, 600]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_port1_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port11"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 795, 185, 825]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_port11_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port13"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 840, 185, 870]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_port13_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port15"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 885, 185, 915]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_port15_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port3"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 615, 185, 645]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_port3_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port5"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 660, 185, 690]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_port5_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port7"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 705, 185, 735]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_port7_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port9"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 750, 185, 780]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"_reg_port9_user_data_out"
		}
		Block {
		  BlockType		  Outport
		  Name			  "IP"
		  Position		  [305, 233, 335, 247]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Port"
		  Position		  [305, 283, 335, 297]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reset"
		  SrcPort		  1
		  DstBlock		  "Counter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Count"
		  SrcPort		  1
		  DstBlock		  "Counter1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "IPMux"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "PortMux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "IPMux"
		  SrcPort		  1
		  DstBlock		  "IP"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "PortMux"
		  SrcPort		  1
		  DstBlock		  "Port"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "IP_Constant1"
		  SrcPort		  1
		  DstBlock		  "reg_ip1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip1"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Port_Constant1"
		  SrcPort		  1
		  DstBlock		  "reg_port1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port1"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "IP_Constant3"
		  SrcPort		  1
		  DstBlock		  "reg_ip3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip3"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Port_Constant3"
		  SrcPort		  1
		  DstBlock		  "reg_port3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port3"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "IP_Constant5"
		  SrcPort		  1
		  DstBlock		  "reg_ip5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip5"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Port_Constant5"
		  SrcPort		  1
		  DstBlock		  "reg_port5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port5"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "IP_Constant7"
		  SrcPort		  1
		  DstBlock		  "reg_ip7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip7"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Port_Constant7"
		  SrcPort		  1
		  DstBlock		  "reg_port7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port7"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "IP_Constant9"
		  SrcPort		  1
		  DstBlock		  "reg_ip9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip9"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Port_Constant9"
		  SrcPort		  1
		  DstBlock		  "reg_port9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port9"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "IP_Constant11"
		  SrcPort		  1
		  DstBlock		  "reg_ip11"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip11"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Port_Constant11"
		  SrcPort		  1
		  DstBlock		  "reg_port11"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port11"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "IP_Constant13"
		  SrcPort		  1
		  DstBlock		  "reg_ip13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip13"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "Port_Constant13"
		  SrcPort		  1
		  DstBlock		  "reg_port13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port13"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "IP_Constant15"
		  SrcPort		  1
		  DstBlock		  "reg_ip15"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip15"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Port_Constant15"
		  SrcPort		  1
		  DstBlock		  "reg_port15"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port15"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  9
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ip_ctr1"
	      Ports		      [2, 2]
	      Position		      [1475, 1399, 1555, 1446]
	      AttributesFormatString  "IPs=8"
	      UserDataPersistent      on
	      UserData		      "DataTag10"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "ip_ctr"
	      MaskPromptString	      "Num IPs (Must be power of 2)|Odd Channe"
"ls"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "numcomputers=@1;odd_channels=@2;"
	      MaskInitialization      "ip_ctr_init(gcb,...\n    'numcomputers'"
",numcomputers,...\n    'odd_channels',odd_channels)"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0"
	      MaskTabNameString	      ","
	      System {
		Name			"ip_ctr1"
		Location		[2, 74, 1414, 854]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "Count"
		  Position		  [95, 25, 125, 40]
		  Orientation		  "down"
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "Reset"
		  Position		  [95, 27, 125, 43]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  Ports			  [2, 1]
		  Position		  [125, 49, 170, 76]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "3"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "IPMux"
		  Ports			  [9, 1]
		  Position		  [260, 40, 280, 440]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "8"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant10"
		  Position		  [25, 270, 55, 300]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant12"
		  Position		  [25, 315, 55, 345]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant14"
		  Position		  [25, 360, 55, 390]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant16"
		  Position		  [25, 405, 55, 435]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant2"
		  Position		  [25, 90, 55, 120]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant4"
		  Position		  [25, 135, 55, 165]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant6"
		  Position		  [25, 180, 55, 210]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "IP_Constant8"
		  Position		  [25, 225, 55, 255]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Reference
		  Name			  "PortMux"
		  Ports			  [9, 1]
		  Position		  [260, 520, 280, 920]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "8"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant10"
		  Position		  [25, 750, 55, 780]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant12"
		  Position		  [25, 795, 55, 825]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant14"
		  Position		  [25, 840, 55, 870]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant16"
		  Position		  [25, 885, 55, 915]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant2"
		  Position		  [25, 570, 55, 600]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant4"
		  Position		  [25, 615, 55, 645]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant6"
		  Position		  [25, 660, 55, 690]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Port_Constant8"
		  Position		  [25, 705, 55, 735]
		  Value			  "4000"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip10"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 270, 185, 300]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_ip10_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip12"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 315, 185, 345]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_ip12_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip14"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 360, 185, 390]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_ip14_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip16"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 405, 185, 435]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_ip16_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip2"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 90, 185, 120]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_ip2_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip4"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 135, 185, 165]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_ip4_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip6"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 180, 185, 210]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_ip6_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_ip8"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 225, 185, 255]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_ip8_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port10"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 750, 185, 780]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_port10_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port12"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 795, 185, 825]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_port12_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port14"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 840, 185, 870]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_port14_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port16"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 885, 185, 915]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_port16_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port2"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 570, 185, 600]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_port2_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port4"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 615, 185, 645]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_port4_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port6"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 660, 185, 690]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_port6_user_data_out"
		}
		Block {
		  BlockType		  Reference
		  Name			  "reg_port8"
		  Tag			  "xps:sw_reg"
		  Ports			  [1, 1]
		  Position		  [85, 705, 185, 735]
		  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
		  SourceBlock		  "xps_library/software register"
		  SourceType		  ""
		  ShowPortLabels	  on
		  io_dir		  "From Processor"
		  arith_type		  "Unsigned"
		  bitwidth		  "32"
		  bin_pt		  "0"
		  sample_period		  "1"
		  gw_name		  "pasp_16ip_16ch_pasp_dist_gbe_ip_ctr"
"1_reg_port8_user_data_out"
		}
		Block {
		  BlockType		  Outport
		  Name			  "IP"
		  Position		  [305, 233, 335, 247]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Port"
		  Position		  [305, 283, 335, 297]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reset"
		  SrcPort		  1
		  DstBlock		  "Counter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Count"
		  SrcPort		  1
		  DstBlock		  "Counter1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "IPMux"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "PortMux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "IPMux"
		  SrcPort		  1
		  DstBlock		  "IP"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "PortMux"
		  SrcPort		  1
		  DstBlock		  "Port"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "IP_Constant2"
		  SrcPort		  1
		  DstBlock		  "reg_ip2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip2"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Port_Constant2"
		  SrcPort		  1
		  DstBlock		  "reg_port2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port2"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "IP_Constant4"
		  SrcPort		  1
		  DstBlock		  "reg_ip4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip4"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Port_Constant4"
		  SrcPort		  1
		  DstBlock		  "reg_port4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port4"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "IP_Constant6"
		  SrcPort		  1
		  DstBlock		  "reg_ip6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip6"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Port_Constant6"
		  SrcPort		  1
		  DstBlock		  "reg_port6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port6"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "IP_Constant8"
		  SrcPort		  1
		  DstBlock		  "reg_ip8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip8"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Port_Constant8"
		  SrcPort		  1
		  DstBlock		  "reg_port8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port8"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "IP_Constant10"
		  SrcPort		  1
		  DstBlock		  "reg_ip10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip10"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Port_Constant10"
		  SrcPort		  1
		  DstBlock		  "reg_port10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port10"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "IP_Constant12"
		  SrcPort		  1
		  DstBlock		  "reg_ip12"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip12"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Port_Constant12"
		  SrcPort		  1
		  DstBlock		  "reg_port12"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port12"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "IP_Constant14"
		  SrcPort		  1
		  DstBlock		  "reg_ip14"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip14"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "Port_Constant14"
		  SrcPort		  1
		  DstBlock		  "reg_port14"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port14"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "IP_Constant16"
		  SrcPort		  1
		  DstBlock		  "reg_ip16"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_ip16"
		  SrcPort		  1
		  DstBlock		  "IPMux"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Port_Constant16"
		  SrcPort		  1
		  DstBlock		  "reg_port16"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reg_port16"
		  SrcPort		  1
		  DstBlock		  "PortMux"
		  DstPort		  9
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "led0_10gbe_up0"
	      Tag		      "xps:gpio"
	      Ports		      [1, 1]
	      Position		      [2085, 575, 2185, 605]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/gpio"
	      SourceType	      "gpio"
	      ShowPortLabels	      on
	      io_group		      "iBOB:led"
	      io_dir		      "out"
	      arith_type	      "Boolean"
	      bitwidth		      "1"
	      bin_pt		      "0"
	      bit_index		      "1"
	      sample_period	      "1"
	      use_single_ended	      off
	      use_ddr		      off
	      reg_iob		      on
	      reg_clk_phase	      "0"
	      termination	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "led0_10gbe_up1"
	      Tag		      "xps:gpio"
	      Ports		      [1, 1]
	      Position		      [2055, 1205, 2155, 1235]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/gpio"
	      SourceType	      "gpio"
	      ShowPortLabels	      on
	      io_group		      "iBOB:led"
	      io_dir		      "out"
	      arith_type	      "Boolean"
	      bitwidth		      "1"
	      bin_pt		      "0"
	      bit_index		      "2"
	      sample_period	      "1"
	      use_single_ended	      off
	      use_ddr		      off
	      reg_iob		      on
	      reg_clk_phase	      "0"
	      termination	      "None"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux_counter_data0"
	      Ports		      [3, 1]
	      Position		      [1185, 566, 1235, 694]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mux_counter_data1"
	      Ports		      [3, 1]
	      Position		      [1185, 1196, 1235, 1324]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge_10GbE0"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [1380, 741, 1415, 759]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "negedge_10GbE1"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [1380, 1371, 1415, 1389]
	      SourceBlock	      "casper_library/Misc/negedge"
	      SourceType	      "negedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge_10GbE0"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [1170, 716, 1205, 734]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge_10GbE1"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [1175, 1346, 1210, 1364]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pulse_ext_10GbE0"
	      Ports		      [1, 1]
	      Position		      [1275, 716, 1310, 734]
	      SourceBlock	      "casper_library/Misc/pulse_ext"
	      SourceType	      "pulse_ext"
	      ShowPortLabels	      on
	      pulse_len		      "65"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pulse_ext_10GbE1"
	      Ports		      [1, 1]
	      Position		      [1275, 1346, 1310, 1364]
	      SourceBlock	      "casper_library/Misc/pulse_ext"
	      SourceType	      "pulse_ext"
	      ShowPortLabels	      on
	      pulse_len		      "65"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "rel0"
	      Ports		      [2, 1]
	      Position		      [655, 318, 700, 362]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "reorder"
	      Ports		      [3, 3]
	      Position		      [205, 969, 300, 1041]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "order=5"
	      AncestorBlock	      "casper_library/Reorder/reorder"
	      UserDataPersistent      on
	      UserData		      "DataTag11"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "reorder"
	      MaskPromptString	      "Output Order:|Number of inputs|BRAM Lat"
"ency|Map Latency|Double Buffer"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "map=@1;n_inputs=@2;bram_latency=@3;map_"
"latency=@4;double_buffer=@5;"
	      MaskInitialization      "reorder_init(gcb, ...\n    'map', map, "
"...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ...\n  "
"  'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[0 16 32 48 64 80 96 112 128 144 160 17"
"6 192 208 224 240 256 272 288 304 320 336 352 368 384 400 416 432 448 464 480"
" 496 512 528 544 560 576 592 608 624 640 656 672 688 704 720 736 752 768 784 "
"800 816 832 848 864 880 896 912 928 944 960 976 992 1008 1 17 33 49 65 81 97 "
"113 129 145 161 177 193 209 225 241 257 273 289 305 321 337 353 369 385 401 4"
"17 433 449 465 481 497 513 529 545 561 577 593 609 625 641 657 673 689 705 72"
"1 737 753 769 785 801 817 833 849 865 881 897 913 929 945 961 977 993 1009 2 "
"18 34 50 66 82 98 114 130 146 162 178 194 210 226 242 258 274 290 306 322 338"
" 354 370 386 402 418 434 450 466 482 498 514 530 546 562 578 594 610 626 642 "
"658 674 690 706 722 738 754 770 786 802 818 834 850 866 882 898 914 930 946 9"
"62 978 994 1010 3 19 35 51 67 83 99 115 131 147 163 179 195 211 227 243 259 2"
"75 291 307 323 339 355 371 387 403 419 435 451 467 483 499 515 531 547 563 57"
"9 595 611 627 643 659 675 691 707 723 739 755 771 787 803 819 835 851 867 883"
" 899 915 931 947 963 979 995 1011 4 20 36 52 68 84 100 116 132 148 164 180 19"
"6 212 228 244 260 276 292 308 324 340 356 372 388 404 420 436 452 468 484 500"
" 516 532 548 564 580 596 612 628 644 660 676 692 708 724 740 756 772 788 804 "
"820 836 852 868 884 900 916 932 948 964 980 996 1012 5 21 37 53 69 85 101 117"
" 133 149 165 181 197 213 229 245 261 277 293 309 325 341 357 373 389 405 421 "
"437 453 469 485 501 517 533 549 565 581 597 613 629 645 661 677 693 709 725 7"
"41 757 773 789 805 821 837 853 869 885 901 917 933 949 965 981 997 1013 6 22 "
"38 54 70 86 102 118 134 150 166 182 198 214 230 246 262 278 294 310 326 342 3"
"58 374 390 406 422 438 454 470 486 502 518 534 550 566 582 598 614 630 646 66"
"2 678 694 710 726 742 758 774 790 806 822 838 854 870 886 902 918 934 950 966"
" 982 998 1014 7 23 39 55 71 87 103 119 135 151 167 183 199 215 231 247 263 27"
"9 295 311 327 343 359 375 391 407 423 439 455 471 487 503 519 535 551 567 583"
" 599 615 631 647 663 679 695 711 727 743 759 775 791 807 823 839 855 871 887 "
"903 919 935 951 967 983 999 1015 8 24 40 56 72 88 104 120 136 152 168 184 200"
" 216 232 248 264 280 296 312 328 344 360 376 392 408 424 440 456 472 488 504 "
"520 536 552 568 584 600 616 632 648 664 680 696 712 728 744 760 776 792 808 8"
"24 840 856 872 888 904 920 936 952 968 984 1000 1016 9 25 41 57 73 89 105 121"
" 137 153 169 185 201 217 233 249 265 281 297 313 329 345 361 377 393 409 425 "
"441 457 473 489 505 521 537 553 569 585 601 617 633 649 665 681 697 713 729 7"
"45 761 777 793 809 825 841 857 873 889 905 921 937 953 969 985 1001 1017 10 2"
"6 42 58 74 90 106 122 138 154 170 186 202 218 234 250 266 282 298 314 330 346"
" 362 378 394 410 426 442 458 474 490 506 522 538 554 570 586 602 618 634 650 "
"666 682 698 714 730 746 762 778 794 810 826 842 858 874 890 906 922 938 954 9"
"70 986 1002 1018 11 27 43 59 75 91 107 123 139 155 171 187 203 219 235 251 26"
"7 283 299 315 331 347 363 379 395 411 427 443 459 475 491 507 523 539 555 571"
" 587 603 619 635 651 667 683 699 715 731 747 763 779 795 811 827 843 859 875 "
"891 907 923 939 955 971 987 1003 1019 12 28 44 60 76 92 108 124 140 156 172 1"
"88 204 220 236 252 268 284 300 316 332 348 364 380 396 412 428 444 460 476 49"
"2 508 524 540 556 572 588 604 620 636 652 668 684 700 716 732 748 764 780 796"
" 812 828 844 860 876 892 908 924 940 956 972 988 1004 1020 13 29 45 61 77 93 "
"109 125 141 157 173 189 205 221 237 253 269 285 301 317 333 349 365 381 397 4"
"13 429 445 461 477 493 509 525 541 557 573 589 605 621 637 653 669 685 701 71"
"7 733 749 765 781 797 813 829 845 861 877 893 909 925 941 957 973 989 1005 10"
"21 14 30 46 62 78 94 110 126 142 158 174 190 206 222 238 254 270 286 302 318 "
"334 350 366 382 398 414 430 446 462 478 494 510 526 542 558 574 590 606 622 6"
"38 654 670 686 702 718 734 750 766 782 798 814 830 846 862 878 894 910 926 94"
"2 958 974 990 1006 1022 15 31 47 63 79 95 111 127 143 159 175 191 207 223 239"
" 255 271 287 303 319 335 351 367 383 399 415 431 447 463 479 495 511 527 543 "
"559 575 591 607 623 639 655 671 687 703 719 735 751 767 783 799 815 831 847 8"
"63 879 895 911 927 943 959 975 991 1007 1023]|1|2|1|0"
	      MaskTabNameString	      ",,,,"
	      System {
		Name			"reorder"
		Location		[142, 158, 899, 463]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [40, 63, 70, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [25, 118, 55, 132]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "din0"
		  Position		  [495, 83, 525, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [2, 1]
		  Position		  [95, 56, 145, 109]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "13"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "5119"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [6, 1]
		  Position		  [415, 36, 440, 164]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "5"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [170, 37, 200, 53]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [170, 77, 200, 93]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "10"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram0"
		  Ports			  [3, 1]
		  Position		  [615, 63, 680, 117]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "1024"
		  initVector		  "sin(pi*(0:15)/16)"
		  write_mode		  "Read Before Write"
		  latency		  "2"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_d0"
		  Ports			  [1, 1]
		  Position		  [305, 77, 345, 93]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_din0"
		  Ports			  [1, 1]
		  Position		  [550, 80, 590, 100]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "5"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_map1"
		  Ports			  [1, 1]
		  Position		  [305, 175, 345, 195]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3*map_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_map2"
		  Ports			  [1, 1]
		  Position		  [305, 225, 345, 245]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2*map_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_map3"
		  Ports			  [1, 1]
		  Position		  [305, 275, 345, 295]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1*map_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_map4"
		  Ports			  [1, 1]
		  Position		  [305, 325, 345, 345]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0*map_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_sel"
		  Ports			  [1, 1]
		  Position		  [305, 37, 345, 53]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_valid"
		  Ports			  [1, 1]
		  Position		  [495, 13, 525, 27]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_we"
		  Ports			  [1, 1]
		  Position		  [305, 115, 345, 135]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "map1"
		  Ports			  [1, 1]
		  Position		  [230, 175, 270, 195]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[0 16 32 48 64 80 96 112 128 144 16"
"0 176 192 208 224 240 256 272 288 304 320 336 352 368 384 400 416 432 448 464"
" 480 496 512 528 544 560 576 592 608 624 640 656 672 688 704 720 736 752 768 "
"784 800 816 832 848 864 880 896 912 928 944 960 976 992 1008 1 17 33 49 65 81"
" 97 113 129 145 161 177 193 209 225 241 257 273 289 305 321 337 353 369 385 4"
"01 417 433 449 465 481 497 513 529 545 561 577 593 609 625 641 657 673 689 70"
"5 721 737 753 769 785 801 817 833 849 865 881 897 913 929 945 961 977 993 100"
"9 2 18 34 50 66 82 98 114 130 146 162 178 194 210 226 242 258 274 290 306 322"
" 338 354 370 386 402 418 434 450 466 482 498 514 530 546 562 578 594 610 626 "
"642 658 674 690 706 722 738 754 770 786 802 818 834 850 866 882 898 914 930 9"
"46 962 978 994 1010 3 19 35 51 67 83 99 115 131 147 163 179 195 211 227 243 2"
"59 275 291 307 323 339 355 371 387 403 419 435 451 467 483 499 515 531 547 56"
"3 579 595 611 627 643 659 675 691 707 723 739 755 771 787 803 819 835 851 867"
" 883 899 915 931 947 963 979 995 1011 4 20 36 52 68 84 100 116 132 148 164 18"
"0 196 212 228 244 260 276 292 308 324 340 356 372 388 404 420 436 452 468 484"
" 500 516 532 548 564 580 596 612 628 644 660 676 692 708 724 740 756 772 788 "
"804 820 836 852 868 884 900 916 932 948 964 980 996 1012 5 21 37 53 69 85 101"
" 117 133 149 165 181 197 213 229 245 261 277 293 309 325 341 357 373 389 405 "
"421 437 453 469 485 501 517 533 549 565 581 597 613 629 645 661 677 693 709 7"
"25 741 757 773 789 805 821 837 853 869 885 901 917 933 949 965 981 997 1013 6"
" 22 38 54 70 86 102 118 134 150 166 182 198 214 230 246 262 278 294 310 326 3"
"42 358 374 390 406 422 438 454 470 486 502 518 534 550 566 582 598 614 630 64"
"6 662 678 694 710 726 742 758 774 790 806 822 838 854 870 886 902 918 934 950"
" 966 982 998 1014 7 23 39 55 71 87 103 119 135 151 167 183 199 215 231 247 26"
"3 279 295 311 327 343 359 375 391 407 423 439 455 471 487 503 519 535 551 567"
" 583 599 615 631 647 663 679 695 711 727 743 759 775 791 807 823 839 855 871 "
"887 903 919 935 951 967 983 999 1015 8 24 40 56 72 88 104 120 136 152 168 184"
" 200 216 232 248 264 280 296 312 328 344 360 376 392 408 424 440 456 472 488 "
"504 520 536 552 568 584 600 616 632 648 664 680 696 712 728 744 760 776 792 8"
"08 824 840 856 872 888 904 920 936 952 968 984 1000 1016 9 25 41 57 73 89 105"
" 121 137 153 169 185 201 217 233 249 265 281 297 313 329 345 361 377 393 409 "
"425 441 457 473 489 505 521 537 553 569 585 601 617 633 649 665 681 697 713 7"
"29 745 761 777 793 809 825 841 857 873 889 905 921 937 953 969 985 1001 1017 "
"10 26 42 58 74 90 106 122 138 154 170 186 202 218 234 250 266 282 298 314 330"
" 346 362 378 394 410 426 442 458 474 490 506 522 538 554 570 586 602 618 634 "
"650 666 682 698 714 730 746 762 778 794 810 826 842 858 874 890 906 922 938 9"
"54 970 986 1002 1018 11 27 43 59 75 91 107 123 139 155 171 187 203 219 235 25"
"1 267 283 299 315 331 347 363 379 395 411 427 443 459 475 491 507 523 539 555"
" 571 587 603 619 635 651 667 683 699 715 731 747 763 779 795 811 827 843 859 "
"875 891 907 923 939 955 971 987 1003 1019 12 28 44 60 76 92 108 124 140 156 1"
"72 188 204 220 236 252 268 284 300 316 332 348 364 380 396 412 428 444 460 47"
"6 492 508 524 540 556 572 588 604 620 636 652 668 684 700 716 732 748 764 780"
" 796 812 828 844 860 876 892 908 924 940 956 972 988 1004 1020 13 29 45 61 77"
" 93 109 125 141 157 173 189 205 221 237 253 269 285 301 317 333 349 365 381 3"
"97 413 429 445 461 477 493 509 525 541 557 573 589 605 621 637 653 669 685 70"
"1 717 733 749 765 781 797 813 829 845 861 877 893 909 925 941 957 973 989 100"
"5 1021 14 30 46 62 78 94 110 126 142 158 174 190 206 222 238 254 270 286 302 "
"318 334 350 366 382 398 414 430 446 462 478 494 510 526 542 558 574 590 606 6"
"22 638 654 670 686 702 718 734 750 766 782 798 814 830 846 862 878 894 910 92"
"6 942 958 974 990 1006 1022 15 31 47 63 79 95 111 127 143 159 175 191 207 223"
" 239 255 271 287 303 319 335 351 367 383 399 415 431 447 463 479 495 511 527 "
"543 559 575 591 607 623 639 655 671 687 703 719 735 751 767 783 799 815 831 8"
"47 863 879 895 911 927 943 959 975 991 1007 1023]"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  latency		  "1"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  on
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "map2"
		  Ports			  [1, 1]
		  Position		  [230, 225, 270, 245]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[0 16 32 48 64 80 96 112 128 144 16"
"0 176 192 208 224 240 256 272 288 304 320 336 352 368 384 400 416 432 448 464"
" 480 496 512 528 544 560 576 592 608 624 640 656 672 688 704 720 736 752 768 "
"784 800 816 832 848 864 880 896 912 928 944 960 976 992 1008 1 17 33 49 65 81"
" 97 113 129 145 161 177 193 209 225 241 257 273 289 305 321 337 353 369 385 4"
"01 417 433 449 465 481 497 513 529 545 561 577 593 609 625 641 657 673 689 70"
"5 721 737 753 769 785 801 817 833 849 865 881 897 913 929 945 961 977 993 100"
"9 2 18 34 50 66 82 98 114 130 146 162 178 194 210 226 242 258 274 290 306 322"
" 338 354 370 386 402 418 434 450 466 482 498 514 530 546 562 578 594 610 626 "
"642 658 674 690 706 722 738 754 770 786 802 818 834 850 866 882 898 914 930 9"
"46 962 978 994 1010 3 19 35 51 67 83 99 115 131 147 163 179 195 211 227 243 2"
"59 275 291 307 323 339 355 371 387 403 419 435 451 467 483 499 515 531 547 56"
"3 579 595 611 627 643 659 675 691 707 723 739 755 771 787 803 819 835 851 867"
" 883 899 915 931 947 963 979 995 1011 4 20 36 52 68 84 100 116 132 148 164 18"
"0 196 212 228 244 260 276 292 308 324 340 356 372 388 404 420 436 452 468 484"
" 500 516 532 548 564 580 596 612 628 644 660 676 692 708 724 740 756 772 788 "
"804 820 836 852 868 884 900 916 932 948 964 980 996 1012 5 21 37 53 69 85 101"
" 117 133 149 165 181 197 213 229 245 261 277 293 309 325 341 357 373 389 405 "
"421 437 453 469 485 501 517 533 549 565 581 597 613 629 645 661 677 693 709 7"
"25 741 757 773 789 805 821 837 853 869 885 901 917 933 949 965 981 997 1013 6"
" 22 38 54 70 86 102 118 134 150 166 182 198 214 230 246 262 278 294 310 326 3"
"42 358 374 390 406 422 438 454 470 486 502 518 534 550 566 582 598 614 630 64"
"6 662 678 694 710 726 742 758 774 790 806 822 838 854 870 886 902 918 934 950"
" 966 982 998 1014 7 23 39 55 71 87 103 119 135 151 167 183 199 215 231 247 26"
"3 279 295 311 327 343 359 375 391 407 423 439 455 471 487 503 519 535 551 567"
" 583 599 615 631 647 663 679 695 711 727 743 759 775 791 807 823 839 855 871 "
"887 903 919 935 951 967 983 999 1015 8 24 40 56 72 88 104 120 136 152 168 184"
" 200 216 232 248 264 280 296 312 328 344 360 376 392 408 424 440 456 472 488 "
"504 520 536 552 568 584 600 616 632 648 664 680 696 712 728 744 760 776 792 8"
"08 824 840 856 872 888 904 920 936 952 968 984 1000 1016 9 25 41 57 73 89 105"
" 121 137 153 169 185 201 217 233 249 265 281 297 313 329 345 361 377 393 409 "
"425 441 457 473 489 505 521 537 553 569 585 601 617 633 649 665 681 697 713 7"
"29 745 761 777 793 809 825 841 857 873 889 905 921 937 953 969 985 1001 1017 "
"10 26 42 58 74 90 106 122 138 154 170 186 202 218 234 250 266 282 298 314 330"
" 346 362 378 394 410 426 442 458 474 490 506 522 538 554 570 586 602 618 634 "
"650 666 682 698 714 730 746 762 778 794 810 826 842 858 874 890 906 922 938 9"
"54 970 986 1002 1018 11 27 43 59 75 91 107 123 139 155 171 187 203 219 235 25"
"1 267 283 299 315 331 347 363 379 395 411 427 443 459 475 491 507 523 539 555"
" 571 587 603 619 635 651 667 683 699 715 731 747 763 779 795 811 827 843 859 "
"875 891 907 923 939 955 971 987 1003 1019 12 28 44 60 76 92 108 124 140 156 1"
"72 188 204 220 236 252 268 284 300 316 332 348 364 380 396 412 428 444 460 47"
"6 492 508 524 540 556 572 588 604 620 636 652 668 684 700 716 732 748 764 780"
" 796 812 828 844 860 876 892 908 924 940 956 972 988 1004 1020 13 29 45 61 77"
" 93 109 125 141 157 173 189 205 221 237 253 269 285 301 317 333 349 365 381 3"
"97 413 429 445 461 477 493 509 525 541 557 573 589 605 621 637 653 669 685 70"
"1 717 733 749 765 781 797 813 829 845 861 877 893 909 925 941 957 973 989 100"
"5 1021 14 30 46 62 78 94 110 126 142 158 174 190 206 222 238 254 270 286 302 "
"318 334 350 366 382 398 414 430 446 462 478 494 510 526 542 558 574 590 606 6"
"22 638 654 670 686 702 718 734 750 766 782 798 814 830 846 862 878 894 910 92"
"6 942 958 974 990 1006 1022 15 31 47 63 79 95 111 127 143 159 175 191 207 223"
" 239 255 271 287 303 319 335 351 367 383 399 415 431 447 463 479 495 511 527 "
"543 559 575 591 607 623 639 655 671 687 703 719 735 751 767 783 799 815 831 8"
"47 863 879 895 911 927 943 959 975 991 1007 1023]"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  latency		  "1"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  on
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "map3"
		  Ports			  [1, 1]
		  Position		  [230, 275, 270, 295]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[0 16 32 48 64 80 96 112 128 144 16"
"0 176 192 208 224 240 256 272 288 304 320 336 352 368 384 400 416 432 448 464"
" 480 496 512 528 544 560 576 592 608 624 640 656 672 688 704 720 736 752 768 "
"784 800 816 832 848 864 880 896 912 928 944 960 976 992 1008 1 17 33 49 65 81"
" 97 113 129 145 161 177 193 209 225 241 257 273 289 305 321 337 353 369 385 4"
"01 417 433 449 465 481 497 513 529 545 561 577 593 609 625 641 657 673 689 70"
"5 721 737 753 769 785 801 817 833 849 865 881 897 913 929 945 961 977 993 100"
"9 2 18 34 50 66 82 98 114 130 146 162 178 194 210 226 242 258 274 290 306 322"
" 338 354 370 386 402 418 434 450 466 482 498 514 530 546 562 578 594 610 626 "
"642 658 674 690 706 722 738 754 770 786 802 818 834 850 866 882 898 914 930 9"
"46 962 978 994 1010 3 19 35 51 67 83 99 115 131 147 163 179 195 211 227 243 2"
"59 275 291 307 323 339 355 371 387 403 419 435 451 467 483 499 515 531 547 56"
"3 579 595 611 627 643 659 675 691 707 723 739 755 771 787 803 819 835 851 867"
" 883 899 915 931 947 963 979 995 1011 4 20 36 52 68 84 100 116 132 148 164 18"
"0 196 212 228 244 260 276 292 308 324 340 356 372 388 404 420 436 452 468 484"
" 500 516 532 548 564 580 596 612 628 644 660 676 692 708 724 740 756 772 788 "
"804 820 836 852 868 884 900 916 932 948 964 980 996 1012 5 21 37 53 69 85 101"
" 117 133 149 165 181 197 213 229 245 261 277 293 309 325 341 357 373 389 405 "
"421 437 453 469 485 501 517 533 549 565 581 597 613 629 645 661 677 693 709 7"
"25 741 757 773 789 805 821 837 853 869 885 901 917 933 949 965 981 997 1013 6"
" 22 38 54 70 86 102 118 134 150 166 182 198 214 230 246 262 278 294 310 326 3"
"42 358 374 390 406 422 438 454 470 486 502 518 534 550 566 582 598 614 630 64"
"6 662 678 694 710 726 742 758 774 790 806 822 838 854 870 886 902 918 934 950"
" 966 982 998 1014 7 23 39 55 71 87 103 119 135 151 167 183 199 215 231 247 26"
"3 279 295 311 327 343 359 375 391 407 423 439 455 471 487 503 519 535 551 567"
" 583 599 615 631 647 663 679 695 711 727 743 759 775 791 807 823 839 855 871 "
"887 903 919 935 951 967 983 999 1015 8 24 40 56 72 88 104 120 136 152 168 184"
" 200 216 232 248 264 280 296 312 328 344 360 376 392 408 424 440 456 472 488 "
"504 520 536 552 568 584 600 616 632 648 664 680 696 712 728 744 760 776 792 8"
"08 824 840 856 872 888 904 920 936 952 968 984 1000 1016 9 25 41 57 73 89 105"
" 121 137 153 169 185 201 217 233 249 265 281 297 313 329 345 361 377 393 409 "
"425 441 457 473 489 505 521 537 553 569 585 601 617 633 649 665 681 697 713 7"
"29 745 761 777 793 809 825 841 857 873 889 905 921 937 953 969 985 1001 1017 "
"10 26 42 58 74 90 106 122 138 154 170 186 202 218 234 250 266 282 298 314 330"
" 346 362 378 394 410 426 442 458 474 490 506 522 538 554 570 586 602 618 634 "
"650 666 682 698 714 730 746 762 778 794 810 826 842 858 874 890 906 922 938 9"
"54 970 986 1002 1018 11 27 43 59 75 91 107 123 139 155 171 187 203 219 235 25"
"1 267 283 299 315 331 347 363 379 395 411 427 443 459 475 491 507 523 539 555"
" 571 587 603 619 635 651 667 683 699 715 731 747 763 779 795 811 827 843 859 "
"875 891 907 923 939 955 971 987 1003 1019 12 28 44 60 76 92 108 124 140 156 1"
"72 188 204 220 236 252 268 284 300 316 332 348 364 380 396 412 428 444 460 47"
"6 492 508 524 540 556 572 588 604 620 636 652 668 684 700 716 732 748 764 780"
" 796 812 828 844 860 876 892 908 924 940 956 972 988 1004 1020 13 29 45 61 77"
" 93 109 125 141 157 173 189 205 221 237 253 269 285 301 317 333 349 365 381 3"
"97 413 429 445 461 477 493 509 525 541 557 573 589 605 621 637 653 669 685 70"
"1 717 733 749 765 781 797 813 829 845 861 877 893 909 925 941 957 973 989 100"
"5 1021 14 30 46 62 78 94 110 126 142 158 174 190 206 222 238 254 270 286 302 "
"318 334 350 366 382 398 414 430 446 462 478 494 510 526 542 558 574 590 606 6"
"22 638 654 670 686 702 718 734 750 766 782 798 814 830 846 862 878 894 910 92"
"6 942 958 974 990 1006 1022 15 31 47 63 79 95 111 127 143 159 175 191 207 223"
" 239 255 271 287 303 319 335 351 367 383 399 415 431 447 463 479 495 511 527 "
"543 559 575 591 607 623 639 655 671 687 703 719 735 751 767 783 799 815 831 8"
"47 863 879 895 911 927 943 959 975 991 1007 1023]"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  latency		  "1"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  on
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "map4"
		  Ports			  [1, 1]
		  Position		  [230, 325, 270, 345]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "1024"
		  initVector		  "[0 16 32 48 64 80 96 112 128 144 16"
"0 176 192 208 224 240 256 272 288 304 320 336 352 368 384 400 416 432 448 464"
" 480 496 512 528 544 560 576 592 608 624 640 656 672 688 704 720 736 752 768 "
"784 800 816 832 848 864 880 896 912 928 944 960 976 992 1008 1 17 33 49 65 81"
" 97 113 129 145 161 177 193 209 225 241 257 273 289 305 321 337 353 369 385 4"
"01 417 433 449 465 481 497 513 529 545 561 577 593 609 625 641 657 673 689 70"
"5 721 737 753 769 785 801 817 833 849 865 881 897 913 929 945 961 977 993 100"
"9 2 18 34 50 66 82 98 114 130 146 162 178 194 210 226 242 258 274 290 306 322"
" 338 354 370 386 402 418 434 450 466 482 498 514 530 546 562 578 594 610 626 "
"642 658 674 690 706 722 738 754 770 786 802 818 834 850 866 882 898 914 930 9"
"46 962 978 994 1010 3 19 35 51 67 83 99 115 131 147 163 179 195 211 227 243 2"
"59 275 291 307 323 339 355 371 387 403 419 435 451 467 483 499 515 531 547 56"
"3 579 595 611 627 643 659 675 691 707 723 739 755 771 787 803 819 835 851 867"
" 883 899 915 931 947 963 979 995 1011 4 20 36 52 68 84 100 116 132 148 164 18"
"0 196 212 228 244 260 276 292 308 324 340 356 372 388 404 420 436 452 468 484"
" 500 516 532 548 564 580 596 612 628 644 660 676 692 708 724 740 756 772 788 "
"804 820 836 852 868 884 900 916 932 948 964 980 996 1012 5 21 37 53 69 85 101"
" 117 133 149 165 181 197 213 229 245 261 277 293 309 325 341 357 373 389 405 "
"421 437 453 469 485 501 517 533 549 565 581 597 613 629 645 661 677 693 709 7"
"25 741 757 773 789 805 821 837 853 869 885 901 917 933 949 965 981 997 1013 6"
" 22 38 54 70 86 102 118 134 150 166 182 198 214 230 246 262 278 294 310 326 3"
"42 358 374 390 406 422 438 454 470 486 502 518 534 550 566 582 598 614 630 64"
"6 662 678 694 710 726 742 758 774 790 806 822 838 854 870 886 902 918 934 950"
" 966 982 998 1014 7 23 39 55 71 87 103 119 135 151 167 183 199 215 231 247 26"
"3 279 295 311 327 343 359 375 391 407 423 439 455 471 487 503 519 535 551 567"
" 583 599 615 631 647 663 679 695 711 727 743 759 775 791 807 823 839 855 871 "
"887 903 919 935 951 967 983 999 1015 8 24 40 56 72 88 104 120 136 152 168 184"
" 200 216 232 248 264 280 296 312 328 344 360 376 392 408 424 440 456 472 488 "
"504 520 536 552 568 584 600 616 632 648 664 680 696 712 728 744 760 776 792 8"
"08 824 840 856 872 888 904 920 936 952 968 984 1000 1016 9 25 41 57 73 89 105"
" 121 137 153 169 185 201 217 233 249 265 281 297 313 329 345 361 377 393 409 "
"425 441 457 473 489 505 521 537 553 569 585 601 617 633 649 665 681 697 713 7"
"29 745 761 777 793 809 825 841 857 873 889 905 921 937 953 969 985 1001 1017 "
"10 26 42 58 74 90 106 122 138 154 170 186 202 218 234 250 266 282 298 314 330"
" 346 362 378 394 410 426 442 458 474 490 506 522 538 554 570 586 602 618 634 "
"650 666 682 698 714 730 746 762 778 794 810 826 842 858 874 890 906 922 938 9"
"54 970 986 1002 1018 11 27 43 59 75 91 107 123 139 155 171 187 203 219 235 25"
"1 267 283 299 315 331 347 363 379 395 411 427 443 459 475 491 507 523 539 555"
" 571 587 603 619 635 651 667 683 699 715 731 747 763 779 795 811 827 843 859 "
"875 891 907 923 939 955 971 987 1003 1019 12 28 44 60 76 92 108 124 140 156 1"
"72 188 204 220 236 252 268 284 300 316 332 348 364 380 396 412 428 444 460 47"
"6 492 508 524 540 556 572 588 604 620 636 652 668 684 700 716 732 748 764 780"
" 796 812 828 844 860 876 892 908 924 940 956 972 988 1004 1020 13 29 45 61 77"
" 93 109 125 141 157 173 189 205 221 237 253 269 285 301 317 333 349 365 381 3"
"97 413 429 445 461 477 493 509 525 541 557 573 589 605 621 637 653 669 685 70"
"1 717 733 749 765 781 797 813 829 845 861 877 893 909 925 941 957 973 989 100"
"5 1021 14 30 46 62 78 94 110 126 142 158 174 190 206 222 238 254 270 286 302 "
"318 334 350 366 382 398 414 430 446 462 478 494 510 526 542 558 574 590 606 6"
"22 638 654 670 686 702 718 734 750 766 782 798 814 830 846 862 878 894 910 92"
"6 942 958 974 990 1006 1022 15 31 47 63 79 95 111 127 143 159 175 191 207 223"
" 239 255 271 287 303 319 335 351 367 383 399 415 431 447 463 479 495 511 527 "
"543 559 575 591 607 623 639 655 671 687 703 719 735 751 767 783 799 815 831 8"
"47 863 879 895 911 927 943 959 975 991 1007 1023]"
		  arith_type		  "Unsigned"
		  n_bits		  "10"
		  bin_pt		  "0"
		  latency		  "1"
		  init_zero		  on
		  explicit_period	  off
		  period		  "1"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  distributed_mem	  on
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "post_sync_delay"
		  Ports			  [1, 1]
		  Position		  [135, 159, 155, 201]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "pre_sync_delay"
		  Ports			  [1, 1]
		  Position		  [55, 159, 75, 201]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "4"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay_en"
		  Ports			  [2, 1]
		  Position		  [85, 159, 125, 201]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay_en"
		  SourceType		  "sync_delay_en"
		  ShowPortLabels	  on
		  DelayLen		  "1024"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [165, 173, 195, 187]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [705, 13, 735, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout0"
		  Position		  [705, 83, 735, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "delay_sel"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_sel"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay_d0"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pre_sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_delay_en"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay_en"
		  SrcPort		  1
		  DstBlock		  "post_sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "post_sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_we"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "delay_valid"
		  SrcPort		  1
		  DstBlock		  "valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "bram0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din0"
		  SrcPort		  1
		  DstBlock		  "delay_din0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_din0"
		  SrcPort		  1
		  DstBlock		  "bram0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bram0"
		  SrcPort		  1
		  DstBlock		  "dout0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "map1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "delay_map1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 35; -60, 0]
		    DstBlock		    "map2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay_map1"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "map2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "delay_map2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 35; -60, 0]
		    DstBlock		    "map3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay_map2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "map3"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "delay_map3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 35; -60, 0]
		    DstBlock		    "map4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay_map3"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "map4"
		  SrcPort		  1
		  DstBlock		  "delay_map4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_map4"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  6
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ten_GbE0"
	      Tag		      "xps:tengbe"
	      Ports		      [8, 10]
	      Position		      [1865, 571, 2005, 834]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/ten_GbE"
	      SourceType	      "ten_GbE"
	      ShowPortLabels	      on
	      port		      "iBOB:0"
	      mac_lite		      on
	      show_param	      on
	      pre_emph		      "2"
	      swing		      "800"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ten_GbE1"
	      Tag		      "xps:tengbe"
	      Ports		      [8, 10]
	      Position		      [1865, 1201, 2005, 1464]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/ten_GbE"
	      SourceType	      "ten_GbE"
	      ShowPortLabels	      on
	      port		      "iBOB:1"
	      mac_lite		      on
	      show_param	      on
	      pre_emph		      "2"
	      swing		      "800"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "led_up0"
	      Position		      [2210, 583, 2240, 597]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "led_up1"
	      Position		      [2180, 1213, 2210, 1227]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sys_counter"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"mux_counter_data1"
		DstPort			3
	      }
	      Branch {
		Points			[0, -630]
		DstBlock		"mux_counter_data0"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 120]
		DstBlock		"Gateway Out3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"reorder"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      2
	      DstBlock		      "Terminator18"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out36"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE1"
	      SrcPort		      10
	      DstBlock		      "Terminator17"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE1"
	      SrcPort		      9
	      DstBlock		      "Terminator16"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE1"
	      SrcPort		      8
	      DstBlock		      "Terminator15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE1"
	      SrcPort		      7
	      DstBlock		      "Terminator14"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE1"
	      SrcPort		      6
	      DstBlock		      "Terminator13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE1"
	      SrcPort		      5
	      DstBlock		      "Terminator12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE1"
	      SrcPort		      4
	      DstBlock		      "Terminator11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE1"
	      SrcPort		      3
	      DstBlock		      "Terminator10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE1"
	      SrcPort		      2
	      DstBlock		      "Terminator9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE0"
	      SrcPort		      10
	      DstBlock		      "Terminator8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE0"
	      SrcPort		      9
	      DstBlock		      "Terminator7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE0"
	      SrcPort		      8
	      DstBlock		      "Terminator6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE0"
	      SrcPort		      7
	      DstBlock		      "Terminator5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE0"
	      SrcPort		      6
	      DstBlock		      "Terminator4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE0"
	      SrcPort		      5
	      DstBlock		      "Terminator3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE0"
	      SrcPort		      4
	      DstBlock		      "Terminator2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE0"
	      SrcPort		      3
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE0"
	      SrcPort		      2
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ten_GbE0"
	      SrcPort		      1
	      DstBlock		      "led0_10gbe_up0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cns_zero_10GbE0"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"ten_GbE0"
		DstPort			1
	      }
	      Branch {
		Points			[0, 210]
		DstBlock		"ten_GbE0"
		DstPort			8
	      }
	    }
	    Line {
	      SrcBlock		      "mux_counter_data0"
	      SrcPort		      1
	      DstBlock		      "bs_delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cnt_mux0"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"rel0"
		DstPort			1
	      }
	      Branch {
		Points			[0, -130]
		DstBlock		"Gateway Out31"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "cns_mux_en0"
	      SrcPort		      1
	      DstBlock		      "cnt_mux0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out37"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pulse_ext_10GbE0"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"bs_delay1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"negedge_10GbE0"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge_10GbE0"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[210, 0]
		Branch {
		  Points		  [0, 85]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -10]
		  DstBlock		  "Expression"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"ip_ctr"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "cns_mux_rel0"
	      SrcPort		      1
	      DstBlock		      "rel0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rel0"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[315, 0; 0, 250]
		Branch {
		  DstBlock		  "mux_counter_data0"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 135]
		  Branch {
		    DstBlock		    "posedge_10GbE0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bs_delay7"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		Points			[0, -100]
		DstBlock		"Gateway Out35"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "posedge_10GbE0"
	      SrcPort		      1
	      DstBlock		      "pulse_ext_10GbE0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bs_delay1"
	      SrcPort		      1
	      Points		      [295, 0; 0, -65; 95, 0]
	      Branch {
		DstBlock		"ten_GbE0"
		DstPort			3
	      }
	      Branch {
		Points			[0, -615]
		DstBlock		"Gateway Out36"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "bs_delay3"
	      SrcPort		      1
	      Points		      [0, 0; 380, 0]
	      Branch {
		DstBlock		"ten_GbE0"
		DstPort			2
	      }
	      Branch {
		Points			[0, -525]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out31"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out35"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope7"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "bs_delay2"
	      SrcPort		      1
	      DstBlock		      "mux_counter_data0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ten_GbE1"
	      SrcPort		      1
	      DstBlock		      "led0_10gbe_up1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cns_zero_10GbE1"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"ten_GbE1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 210]
		DstBlock		"ten_GbE1"
		DstPort			8
	      }
	    }
	    Line {
	      SrcBlock		      "mux_counter_data1"
	      SrcPort		      1
	      DstBlock		      "bs_delay6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pulse_ext_10GbE1"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"negedge_10GbE1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bs_delay4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "negedge_10GbE1"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[215, 0]
		Branch {
		  Points		  [0, 85]
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -10]
		  DstBlock		  "Expression1"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"ip_ctr1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "posedge_10GbE1"
	      SrcPort		      1
	      DstBlock		      "pulse_ext_10GbE1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bs_delay4"
	      SrcPort		      1
	      Points		      [295, 0; 0, -65; 85, 0]
	      Branch {
		DstBlock		"ten_GbE1"
		DstPort			3
	      }
	      Branch {
		Points			[0, -415]
		DstBlock		"Gateway Out7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "bs_delay6"
	      SrcPort		      1
	      Points		      [0, 0; 370, 0]
	      Branch {
		DstBlock		"ten_GbE1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -305]
		DstBlock		"Slice2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "bs_delay5"
	      SrcPort		      1
	      DstBlock		      "mux_counter_data1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bs_delay7"
	      SrcPort		      1
	      Points		      [0, 0; 0, 175]
	      Branch {
		DstBlock		"mux_counter_data1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 135]
		DstBlock		"posedge_10GbE1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope8"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      3
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[205, 0]
		Branch {
		  Points		  [0, 230]
		  DstBlock		  "bs_delay5"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -400]
		  DstBlock		  "bs_delay2"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 200]
		DstBlock		"Gateway Out6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "cns_mux_en1"
	      SrcPort		      1
	      Points		      [15, 0; 0, 90]
	      DstBlock		      "reorder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 210]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -180]
		Branch {
		  Points		  [0, -485]
		  Branch {
		    DstBlock		    "cnt_mux0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "Gateway Out4"
		    DstPort		    1
		  }
		}
		Branch {
		  Points		  [615, 0]
		  Branch {
		    DstBlock		    "ip_ctr"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 635]
		    DstBlock		    "ip_ctr1"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "ip_ctr"
	      SrcPort		      1
	      Points		      [20, 0; 0, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"Relational"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0; 145, 0; 0, -85; 110, 0]
		Branch {
		  DstBlock		  "ten_GbE0"
		  DstPort		  4
		}
		Branch {
		  Points		  [0, -555]
		  DstBlock		  "Gateway Out8"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"reorder"
		DstPort			1
	      }
	      Branch {
		Points			[0, 130]
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "led0_10gbe_up0"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "led_up0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "led0_10gbe_up1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "led_up1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cns_zero_ip"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [15, 0; 0, -60]
	      DstBlock		      "ten_GbE0"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Expression"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Expression"
	      SrcPort		      1
	      Points		      [100, 0]
	      Branch {
		DstBlock		"ten_GbE0"
		DstPort			6
	      }
	      Branch {
		Points			[0, -675]
		DstBlock		"Gateway Out37"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ip_ctr1"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		Points			[240, 0; 0, -90]
		DstBlock		"ten_GbE1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Expression1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      Points		      [25, 0; 0, -60]
	      DstBlock		      "ten_GbE1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Expression1"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		DstBlock		"ten_GbE1"
		DstPort			6
	      }
	      Branch {
		Points			[0, -465]
		DstBlock		"Gateway Out9"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "cns_zero_ip1"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ip_ctr"
	      SrcPort		      2
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [210, 0; 0, -80]
	      DstBlock		      "ten_GbE0"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "ip_ctr1"
	      SrcPort		      2
	      DstBlock		      "Slice6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      Points		      [185, 0; 0, -85]
	      DstBlock		      "ten_GbE1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Delay the valid and data signals so tha"
"t\nend-of-frame goes high for the last clock\nthat valid is high. This is a r"
"equirement for\nthe 10GbE block to work."
	      Position		      [1833, 531]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	    }
	    Annotation {
	      Name		      "Delay the valid and data signals so tha"
"t\nend-of-frame goes high for the last clock\nthat valid is high. This is a r"
"equirement for\nthe 10GbE block to work."
	      Position		      [1833, 1161]
	      HorizontalAlignment     "left"
	      DropShadow	      on
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "fft_delay"
	  Ports			  [1, 1]
	  Position		  [1315, 299, 1340, 321]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_wideband_real"
	  Ports			  [6, 3]
	  Position		  [970, 270, 1195, 520]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=5, n_inputs=2"
	  AncestorBlock		  "casper_library/FFTs/fft_wideband_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag12"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_wideband_real"
	  MaskPromptString	  "Size of FFT: (2^?)|Bit Width|Number of Simu"
"ltaneous Inputs: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbia"
"sed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit"
",edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;n_inputs=@3;quantiza"
"tion=&4;overflow=&5;add_latency=@6;mult_latency=@7;bram_latency=@8;"
	  MaskInitialization	  "fft_wideband_real_init(gcb,...\n    'FFTSiz"
"e', FFTSize,...\n    'BitWidth', BitWidth,...\n    'n_inputs', n_inputs,...\n"
"    'quantization', quantization,...\n    'overflow', overflow,...\n    'add_"
"latency', add_latency,...\n    'mult_latency', mult_latency,...\n    'bram_la"
"tency', bram_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|18|2|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "fft_wideband_real"
	    Location		    [62, 128, 911, 677]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      NamePlacement	      "alternate"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [30, 47, 60, 63]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in0"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [30, 202, 60, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [30, 302, 60, 318]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      Position		      [30, 402, 60, 418]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_biplex_real_4x0"
	      Ports		      [6, 6]
	      Position		      [100, 100, 220, 220]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=3, BitWidth=18"
	      AncestorBlock	      "casper_library/FFTs/fft_biplex_real_4x"
	      UserDataPersistent      on
	      UserData		      "DataTag13"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_biplex_real_4x"
	      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max "
"Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,"
"edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;"
"overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	      MaskInitialization      "fft_biplex_real_4x_init(gcb,...\n    'F"
"FTSize', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quant"
"ization,...\n    'overflow', overflow,...\n    'add_latency', add_latency,..."
"\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);\n"
"\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|18|Truncate|Wrap|2|3|2"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"fft_biplex_real_4x0"
		Location		[59, 184, 901, 488]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1"
		  Position		  [15, 33, 45, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2"
		  Position		  [15, 63, 45, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol3"
		  Position		  [15, 93, 45, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol4"
		  Position		  [15, 123, 45, 137]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 153, 45, 167]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [15, 178, 45, 192]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bi_real_unscr_4x"
		  Ports			  [3, 5]
		  Position		  [350, 102, 435, 188]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Size of FFT (2^?):|BRAM Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "FFTSize=@1;bram_latency=@2;"
		  MaskInitialization	  "blk = gcb;\n\nset_param([blk,'/reor"
"der'],'map', mat2str(bit_reverse(0:2^(FFTSize-1)-1, FFTSize-1)));\nset_param("
"[blk,'/reorder'],'bram_latency', num2str(bram_latency));\nset_param([blk,'/re"
"order1'],'map', mat2str(bit_reverse(2^(FFTSize-1)-1:-1:0, FFTSize-1)));\nset_"
"param([blk,'/reorder1'],'bram_latency', num2str(bram_latency));\nset_param([b"
"lk,'/reorder2'],'map', mat2str(2^(FFTSize-1)-1:-1:0));\nset_param([blk,'/reor"
"der2'],'bram_latency', num2str(bram_latency));"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "bi_real_unscr_4x"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "even"
		    Position		    [35, 133, 65, 147]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "odd"
		    Position		    [50, 218, 80, 232]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [35, 93, 65, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [25, 195, 65, 215]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [225, 51, 260, 69]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize-1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [225, 176, 260, 194]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [535, 325, 575, 345]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [225, 82, 260, 118]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [265, 209, 295, 241]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [365, 192, 390, 258]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [365, 107, 390, 173]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [365, 402, 390, 468]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [365, 317, 390, 383]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [285, 153, 330, 197]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [285, 68, 330, 112]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "complex_addsub"
		    Ports		    [2, 2]
		    Position		    [410, 200, 495, 235]
		    SourceBlock		    "casper_library/Misc/complex_addsu"
"b"
		    SourceType		    ""
		    ShowPortLabels	    on
		    BitWidth		    "BitWidth"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "complex_addsub1"
		    Ports		    [2, 2]
		    Position		    [410, 410, 495, 445]
		    SourceBlock		    "casper_library/Misc/complex_addsu"
"b"
		    SourceType		    ""
		    ShowPortLabels	    on
		    BitWidth		    "BitWidth"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay0"
		    Ports		    [1, 1]
		    Position		    [525, 195, 570, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay0"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [525, 250, 570, 280]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay1"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "mirror_spectrum"
		    Ports		    [9, 5]
		    Position		    [755, 32, 845, 248]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "mirror_spectrum"
		    Location		    [2, 74, 1006, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [80, 93, 110, 107]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [85, 173, 115, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in0"
		    Position		    [150, 248, 180, 262]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [85, 318, 115, 332]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in1"
		    Position		    [150, 393, 180, 407]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [85, 478, 115, 492]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in2"
		    Position		    [150, 553, 180, 567]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [85, 623, 115, 637]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in3"
		    Position		    [150, 698, 180, 712]
		    Port		    "9"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [240, 136, 280, 154]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize - 1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [245, 83, 280, 117]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [135, 77, 180, 123]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 2 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [390, 27, 435, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [135, 157, 180, 203]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay4"
		    Ports		    [1, 1]
		    Position		    [135, 302, 180, 348]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay5"
		    Ports		    [1, 1]
		    Position		    [135, 462, 180, 508]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay6"
		    Ports		    [1, 1]
		    Position		    [135, 607, 180, 653]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 155, 430, 205]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [415, 300, 430, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [415, 460, 430, 510]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [415, 605, 430, 655]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate"
		    Ports		    [1, 1]
		    Position		    [265, 244, 300, 286]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate1"
		    Ports		    [1, 1]
		    Position		    [265, 389, 300, 431]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate2"
		    Ports		    [1, 1]
		    Position		    [265, 549, 300, 591]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate3"
		    Ports		    [1, 1]
		    Position		    [265, 694, 300, 736]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [305, 113, 350, 157]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>b"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [205, 234, 245, 276]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag14"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [205, 379, 245, 421]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag15"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [205, 539, 245, 581]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag16"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri3"
		    Ports		    [1, 2]
		    Position		    [205, 684, 245, 726]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag17"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [320, 234, 360, 276]
		    UserDataPersistent	    on
		    UserData		    "DataTag18"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [320, 379, 360, 421]
		    UserDataPersistent	    on
		    UserData		    "DataTag19"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c2"
		    Ports		    [2, 1]
		    Position		    [320, 539, 360, 581]
		    UserDataPersistent	    on
		    UserData		    "DataTag20"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c3"
		    Ports		    [2, 1]
		    Position		    [320, 684, 360, 726]
		    UserDataPersistent	    on
		    UserData		    "DataTag21"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [455, 43, 485, 57]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [455, 173, 485, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [455, 318, 485, 332]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [455, 478, 485, 492]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [455, 623, 485, 637]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "Delay6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay6"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in3"
		    SrcPort		    1
		    DstBlock		    "c_to_ri3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c3"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    2
		    DstBlock		    "Negate3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "Delay5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in2"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c2"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    DstBlock		    "Negate2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "Delay4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay4"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in1"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    DstBlock		    "Negate1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [40, 0; 0, 30]
		    Branch {
		    Points		    [0, 145]
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in0"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    DstBlock		    "Negate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder"
		    Ports		    [3, 3]
		    Position		    [125, 87, 190, 153]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag22"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[0 2 1 3]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "7"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "4"
		    initVector		    "[0 2 1 3]"
		    arith_type		    "Unsigned"
		    n_bits		    "2"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder1"
		    Ports		    [3, 3]
		    Position		    [130, 172, 195, 238]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag23"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[3 1 2 0]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "7"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "4"
		    initVector		    "[3 1 2 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "2"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder2"
		    Ports		    [6, 6]
		    Position		    [630, 290, 710, 455]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag24"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[3 2 1 0]|4|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder2"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [495, 243, 525, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [495, 323, 525, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "7"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram1"
		    Ports		    [3, 1]
		    Position		    [615, 143, 680, 197]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram2"
		    Ports		    [3, 1]
		    Position		    [615, 223, 680, 277]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram3"
		    Ports		    [3, 1]
		    Position		    [615, 303, 680, 357]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din2"
		    Ports		    [1, 1]
		    Position		    [550, 240, 590, 260]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din3"
		    Ports		    [1, 1]
		    Position		    [550, 320, 590, 340]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "4"
		    initVector		    "[3 2 1 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "2"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [705, 243, 735, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [705, 323, 735, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "bram1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "delay_din2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din2"
		    SrcPort		    1
		    DstBlock		    "bram2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram2"
		    SrcPort		    1
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "delay_din3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din3"
		    SrcPort		    1
		    DstBlock		    "bram3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram3"
		    SrcPort		    1
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [440, 19, 480, 61]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-1) + 2*add_latency+1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol1_out"
		    Position		    [865, 88, 895, 102]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol2_out"
		    Position		    [865, 133, 895, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol3_out"
		    Position		    [865, 178, 895, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol4_out"
		    Position		    [865, 223, 895, 237]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [865, 43, 895, 57]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    5
		    DstBlock		    "pol4_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    4
		    DstBlock		    "pol3_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    3
		    DstBlock		    "pol2_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "odd"
		    SrcPort		    1
		    DstBlock		    "reorder1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "even"
		    SrcPort		    1
		    DstBlock		    "reorder"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [10, 0; 0, 30]
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "complex_addsub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 145; 0, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    }
		    Branch {
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "reorder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "reorder"
		    SrcPort		    3
		    Points		    [20, 0]
		    Branch {
		    Points		    [125, 0]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 210; 125, 0]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "reorder1"
		    SrcPort		    3
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, -85]
		    DstBlock		    "reorder"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    DstBlock		    "reorder"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "reorder1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "complex_addsub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, 20]
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    Points		    [15, 0; 0, 30]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "complex_addsub1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "complex_addsub1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "complex_addsub"
		    SrcPort		    1
		    DstBlock		    "delay0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "complex_addsub"
		    SrcPort		    2
		    Points		    [10, 0]
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "complex_addsub1"
		    SrcPort		    2
		    Points		    [100, 0]
		    Branch {
		    Points		    [0, -220]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    8
		    }
		    Branch {
		    DstBlock		    "reorder2"
		    DstPort		    6
		    }
		    }
		    Line {
		    SrcBlock		    "complex_addsub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, -10]
		    Branch {
		    Points		    [0, -245]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    6
		    }
		    Branch {
		    DstBlock		    "reorder2"
		    DstPort		    5
		    }
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -150]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "reorder2"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "delay0"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 150]
		    DstBlock		    "reorder2"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    DstBlock		    "reorder2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [90, 0]
		    Branch {
		    DstBlock		    "mirror_spectrum"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 270]
		    DstBlock		    "reorder2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    2
		    DstBlock		    "pol1_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    4
		    Points		    [15, 0; 0, -245]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    3
		    Points		    [0, -270]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    5
		    Points		    [20, 0; 0, -220]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    6
		    Points		    [25, 0]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    9
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "biplex_core"
		  Ports			  [4, 4]
		  Position		  [145, 100, 265, 195]
		  AttributesFormatString  "FFTSize=3"
		  AncestorBlock		  "casper_library/FFTs/biplex_core"
		  UserDataPersistent	  on
		  UserData		  "DataTag25"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "biplex_core"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: ("
"Max Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latenc"
"y|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,popup(Truncate|Round  (un"
"biased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),e"
"dit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,"
		  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization"
"=&3;overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
		  MaskInitialization	  "biplex_core_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantiza"
"tion,...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n "
"   'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|18|Truncate|Wrap|2|3|2"
		  MaskTabNameString	  ",,,,,,"
		  System {
		    Name		    "biplex_core"
		    Location		    [40, 173, 882, 476]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "pol1"
		    Position		    [15, 33, 45, 47]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "pol2"
		    Position		    [15, 53, 45, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 73, 45, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [15, 143, 45, 157]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_1"
		    Ports		    [4, 4]
		    Position		    [75, 27, 170, 113]
		    AttributesFormatString  "FFTSize=3, FFTStage=1, BitWidth=1"
"8"
		    UserDataPersistent	    on
		    UserData		    "DataTag26"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|1|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_1"
		    Location		    [-22, 74, 849, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 138, 110, 152]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "butterfly"
		    Location		    [2, 74, 998, 708]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [110, 143, 140, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [110, 198, 140, 212]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [180, 348, 210, 362]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 698, 795, 732]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 799, 890, 841]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 93, 825, 137]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 813, 805, 857]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [685, 863, 730, 907]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [685, 803, 730, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [915, 788, 960, 832]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [705, 143, 750, 187]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [705, 83, 750, 127]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 333, 820, 377]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [700, 383, 745, 427]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [700, 323, 745, 367]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 573, 810, 617]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [690, 623, 735, 667]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [690, 563, 735, 607]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [165, 129, 205, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [165, 184, 205, 226]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [980, 803, 1010, 817]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [5, 0; 0, -15]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [5, 0; 0, 10]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [5, 0; 0, 15]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 210]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [100, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 125, 175, 165]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [595, 93, 625, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [595, 123, 625, 137]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    3
		    Points		    [45, 0]
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    4
		    Points		    [10, 0; 0, 25]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_2"
		    Ports		    [5, 4]
		    Position		    [220, 27, 315, 113]
		    AttributesFormatString  "FFTSize=3, FFTStage=2, BitWidth=1"
"8"
		    AncestorBlock	    "casper_library/FFTs/fft_stage_n"
		    UserDataPersistent	    on
		    UserData		    "DataTag27"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|2|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_2"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=3, Coeffs=[0  1],\n StepP"
"eriod=1, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag28"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|[0 1]|1|18|2|3|2|0|Truncate|Wra"
"p"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag29"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag30"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"       ]"
		    StepPeriod		    "3"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_stage_2"
		    DialogParameters {
		    FFTSize		    "3"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    }
		    BlockChoice		    "twiddle_stage_2"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_stage_2"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_stage_2"
		    SourceType		    ""
		    ShowPortLabels	    on
		    FFTSize		    "3"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_3"
		    Ports		    [5, 4]
		    Position		    [330, 27, 425, 113]
		    AttributesFormatString  "FFTSize=3, FFTStage=3, BitWidth=1"
"8"
		    AncestorBlock	    "casper_library/FFTs/fft_stage_n"
		    UserDataPersistent	    on
		    UserData		    "DataTag31"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|3|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_3"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=3, Coeffs=[0  1  2  3],\n"
" StepPeriod=0, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag32"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|[0 1 2 3]|0|18|2|3|2|0|Truncate"
"|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag33"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag34"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [440, 33, 470, 47]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [440, 53, 470, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [440, 73, 470, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [440, 93, 470, 107]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    1
		    DstBlock		    "fft_stage_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    2
		    DstBlock		    "fft_stage_2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    3
		    DstBlock		    "fft_stage_2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    4
		    DstBlock		    "fft_stage_2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "fft_stage_2"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "fft_stage_3"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "fft_stage_1"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    1
		    DstBlock		    "fft_stage_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    2
		    DstBlock		    "fft_stage_3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    3
		    DstBlock		    "fft_stage_3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    4
		    DstBlock		    "fft_stage_3"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "pol1"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "pol2"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    1
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    3
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    4
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [65, 34, 105, 76]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [65, 94, 105, 136]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [505, 18, 535, 32]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [505, 48, 535, 62]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol3_out"
		  Position		  [505, 78, 535, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol4_out"
		  Position		  [505, 108, 535, 122]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [285, 153, 315, 167]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [505, 173, 535, 187]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  5
		  Points		  [0, 5]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  4
		  Points		  [40, 0; 0, -45]
		  DstBlock		  "pol4_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  3
		  Points		  [35, 0; 0, -60]
		  DstBlock		  "pol3_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  2
		  Points		  [25, 0; 0, -75]
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  1
		  Points		  [15, 0; 0, -90]
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "pol4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "biplex_core"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pol3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "biplex_core"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  3
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  1
		  Points		  [65, 0]
		  DstBlock		  "bi_real_unscr_4x"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  2
		  Points		  [65, 0]
		  DstBlock		  "bi_real_unscr_4x"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  4
		  Points		  [35, 0; 0, -10]
		  DstBlock		  "bi_real_unscr_4x"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_direct"
	      Ports		      [6, 5]
	      Position		      [400, 15, 520, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=2"
	      AncestorBlock	      "casper_library/FFTs/fft_direct"
	      UserDataPersistent      on
	      UserData		      "DataTag35"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_direct"
	      MaskPromptString	      "Size of FFT: (2^?)|Bit Width|Add Latenc"
"y|Mult Latency|BRAM Latency|Quantization Behavior|Overflow Behavior|Map Tail "
"of Larger FFT|Size of Larger FFT (2^?):|Start Stage of Map Tail:"
	      MaskStyleString	      "edit,edit,edit,edit,edit,popup(Truncate"
"|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Satura"
"te|Error),edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;add_latency=@3;m"
"ult_latency=@4;bram_latency=@5;quantization=&6;overflow=&7;MapTail=@8;LargerF"
"FTSize=@9;StartStage=@10;"
	      MaskInitialization      "fft_direct_init(gcb,...\n    'FFTSize',"
" FFTSize,...\n    'BitWidth', BitWidth,...\n    'add_latency', add_latency,.."
".\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_latency,..."
"\n    'quantization', quantization,...\n    'overflow', overflow,...\n    'Ma"
"pTail', MapTail,...\n    'LargerFFTSize', LargerFFTSize,...\n    'StartStage'"
", StartStage);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|18|2|3|2|Truncate|Wrap|1|5|4"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"fft_direct"
		Location		[-90, 126, 906, 780]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [30, 47, 60, 63]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in0"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  Position		  [30, 202, 60, 218]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  Position		  [30, 302, 60, 318]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  Position		  [30, 402, 60, 418]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly1_0"
		  Ports			  [4, 4]
		  Position		  [220, 102, 300, 178]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0  4  2  6  1  5"
"  3  7],\n StepPeriod=0, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  UserDataPersistent	  on
		  UserData		  "DataTag36"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "butterfly_direct"
		  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0"
" to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Late"
"ncy|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavio"
"r|Overflow Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)"
"),popup(Wrap|Saturate|Error)"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;"
"BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quanti"
"zation=&9;overflow=&10;"
		  MaskInitialization	  "butterfly_direct_init(gcb,...\n    "
"          'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n       "
"       'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n"
"              'add_latency', add_latency,...\n              'mult_latency', m"
"ult_latency,...\n              'bram_latency', bram_latency,...\n            "
"  'use_bram',use_bram,...\n              'quantization',quantization,...\n   "
"           'overflow',overflow);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|[0 4 2 6 1 5 3 7]|0|18|2|3|2|1|Tr"
"uncate|Wrap"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "butterfly1_0"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag37"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag38"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i               0.92388-0.382"
"68i         0.70711-0.70711i         0.38268-0.92388i     6.1232e-017-1i     "
"         -0.38268-0.92388i        -0.70711-0.70711i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i               0.92388-0.382"
"68i         0.70711-0.70711i         0.38268-0.92388i     6.1232e-017-1i     "
"         -0.38268-0.92388i        -0.70711-0.70711i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly1_1"
		  Ports			  [4, 4]
		  Position		  [220, 302, 300, 378]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0  4  2  6  1  5"
"  3  7],\n StepPeriod=0, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  UserDataPersistent	  on
		  UserData		  "DataTag39"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "butterfly_direct"
		  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0"
" to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Late"
"ncy|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavio"
"r|Overflow Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)"
"),popup(Wrap|Saturate|Error)"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;"
"BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quanti"
"zation=&9;overflow=&10;"
		  MaskInitialization	  "butterfly_direct_init(gcb,...\n    "
"          'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n       "
"       'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n"
"              'add_latency', add_latency,...\n              'mult_latency', m"
"ult_latency,...\n              'bram_latency', bram_latency,...\n            "
"  'use_bram',use_bram,...\n              'quantization',quantization,...\n   "
"           'overflow',overflow);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|[0 4 2 6 1 5 3 7]|0|18|2|3|2|1|Tr"
"uncate|Wrap"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "butterfly1_1"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag40"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag41"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i               0.92388-0.382"
"68i         0.70711-0.70711i         0.38268-0.92388i     6.1232e-017-1i     "
"         -0.38268-0.92388i        -0.70711-0.70711i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i               0.92388-0.382"
"68i         0.70711-0.70711i         0.38268-0.92388i     6.1232e-017-1i     "
"         -0.38268-0.92388i        -0.70711-0.70711i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly2_0"
		  Ports			  [4, 4]
		  Position		  [520, 102, 600, 178]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0   8   4  12   "
"2  10   6  14],\n StepPeriod=0, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  UserDataPersistent	  on
		  UserData		  "DataTag42"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "butterfly_direct"
		  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0"
" to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Late"
"ncy|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavio"
"r|Overflow Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)"
"),popup(Wrap|Saturate|Error)"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;"
"BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quanti"
"zation=&9;overflow=&10;"
		  MaskInitialization	  "butterfly_direct_init(gcb,...\n    "
"          'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n       "
"       'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n"
"              'add_latency', add_latency,...\n              'mult_latency', m"
"ult_latency,...\n              'bram_latency', bram_latency,...\n            "
"  'use_bram',use_bram,...\n              'quantization',quantization,...\n   "
"           'overflow',overflow);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|[0 8 4 12 2 10 6 14]|0|18|2|3|2|1"
"|Truncate|Wrap"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "butterfly2_0"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag43"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag44"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i               0.98079-0.195"
"09i         0.92388-0.38268i         0.83147-0.55557i         0.70711-0.70711"
"i         0.55557-0.83147i         0.38268-0.92388i         0.19509-0.98079i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i               0.98079-0.195"
"09i         0.92388-0.38268i         0.83147-0.55557i         0.70711-0.70711"
"i         0.55557-0.83147i         0.38268-0.92388i         0.19509-0.98079i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly2_1"
		  Ports			  [4, 4]
		  Position		  [520, 302, 600, 378]
		  AttributesFormatString  "FFTSize=5, Coeffs=[1   9   5  13   "
"3  11   7  15],\n StepPeriod=0, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  UserDataPersistent	  on
		  UserData		  "DataTag45"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "butterfly_direct"
		  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0"
" to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Late"
"ncy|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavio"
"r|Overflow Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)"
"),popup(Wrap|Saturate|Error)"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;"
"BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quanti"
"zation=&9;overflow=&10;"
		  MaskInitialization	  "butterfly_direct_init(gcb,...\n    "
"          'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n       "
"       'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n"
"              'add_latency', add_latency,...\n              'mult_latency', m"
"ult_latency,...\n              'bram_latency', bram_latency,...\n            "
"  'use_bram',use_bram,...\n              'quantization',quantization,...\n   "
"           'overflow',overflow);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|[1 9 5 13 3 11 7 15]|0|18|2|3|2|1"
"|Truncate|Wrap"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "butterfly2_1"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag46"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag47"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[6.1232e-017-1i              -0.1"
"9509-0.98079i        -0.38268-0.92388i        -0.55557-0.83147i        -0.707"
"11-0.70711i        -0.83147-0.55557i        -0.92388-0.38268i        -0.98079"
"-0.19509i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[6.1232e-017-1i              -0.1"
"9509-0.98079i        -0.38268-0.92388i        -0.55557-0.83147i        -0.707"
"11-0.70711i        -0.83147-0.55557i        -0.92388-0.38268i        -0.98079"
"-0.19509i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_0"
		  Ports			  [1, 1]
		  Position		  [90, 100, 120, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_1"
		  Ports			  [1, 1]
		  Position		  [90, 200, 120, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_2"
		  Ports			  [1, 1]
		  Position		  [90, 300, 120, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_3"
		  Ports			  [1, 1]
		  Position		  [90, 400, 120, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_0"
		  Ports			  [1, 1]
		  Position		  [390, 100, 420, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_1"
		  Ports			  [1, 1]
		  Position		  [390, 200, 420, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_2"
		  Ports			  [1, 1]
		  Position		  [390, 300, 420, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_3"
		  Ports			  [1, 1]
		  Position		  [390, 400, 420, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_0"
		  Ports			  [1, 1]
		  Position		  [690, 100, 720, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_1"
		  Ports			  [1, 1]
		  Position		  [690, 200, 720, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_2"
		  Ports			  [1, 1]
		  Position		  [690, 300, 720, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_3"
		  Ports			  [1, 1]
		  Position		  [690, 400, 720, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice0"
		  Ports			  [1, 1]
		  Position		  [90, 72, 120, 88]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  Ports			  [1, 1]
		  Position		  [390, 72, 420, 88]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "1"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [750, 17, 780, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out0"
		  Position		  [750, 102, 780, 118]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  Position		  [750, 202, 780, 218]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  Position		  [750, 302, 780, 318]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  Position		  [750, 402, 780, 418]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in0"
		  SrcPort		  1
		  DstBlock		  "node0_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  DstBlock		  "node0_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  DstBlock		  "node0_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  DstBlock		  "node0_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "node2_0"
		  SrcPort		  1
		  DstBlock		  "out0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_1"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_2"
		  SrcPort		  1
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_0"
		  SrcPort		  1
		  DstBlock		  "butterfly1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_2"
		  SrcPort		  1
		  DstBlock		  "butterfly1_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  1
		  DstBlock		  "node1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  2
		  DstBlock		  "node1_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly1_0"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "butterfly1_1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "slice0"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly1_0"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "butterfly1_1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "node0_1"
		  SrcPort		  1
		  DstBlock		  "butterfly1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_3"
		  SrcPort		  1
		  DstBlock		  "butterfly1_1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  1
		  DstBlock		  "node1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  2
		  DstBlock		  "node1_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_0"
		  SrcPort		  1
		  DstBlock		  "butterfly2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_1"
		  SrcPort		  1
		  DstBlock		  "butterfly2_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  1
		  DstBlock		  "node2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  2
		  DstBlock		  "node2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  4
		  DstBlock		  "butterfly2_0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  4
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly2_0"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "butterfly2_1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "node1_2"
		  SrcPort		  1
		  DstBlock		  "butterfly2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_3"
		  SrcPort		  1
		  DstBlock		  "butterfly2_1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly2_1"
		  SrcPort		  1
		  DstBlock		  "node2_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly2_1"
		  SrcPort		  2
		  DstBlock		  "node2_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  4
		  DstBlock		  "butterfly2_1"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_unscrambler"
	      Ports		      [3, 3]
	      Position		      [550, 15, 670, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=4, n_inputs=1"
	      AncestorBlock	      "casper_library/FFTs/fft_unscrambler"
	      UserDataPersistent      on
	      UserData		      "DataTag48"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_unscrambler"
	      MaskPromptString	      "Size of FFT: (2^?)|Number of Simultaneo"
"us Inputs: (2^?)|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "FFTSize=@1;n_inputs=@2;bram_latency=@3;"
	      MaskInitialization      "fft_unscrambler_init(gcb,...\n    'FFTS"
"ize',FFTSize,... \n    'n_inputs', n_inputs,...\n    'bram_latency', bram_lat"
"ency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|1|2"
	      MaskTabNameString	      ",,"
	      System {
		Name			"fft_unscrambler"
		Location		[388, 319, 933, 736]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 58, 60, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [30, 78, 60, 92]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [30, 98, 60, 112]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  Ports			  [0, 1]
		  Position		  [225, 57, 250, 73]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [4, 4]
		  Position		  [265, 39, 360, 96]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag49"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 2 4 6 1 3 5 7]|2|2|1|1"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dbl_buffer0"
		    Ports		    [5, 1]
		    Position		    [615, 63, 680, 117]
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Reorder/dbl_buffer"
		    SourceType		    "dbl_buffer"
		    ShowPortLabels	    on
		    depth		    "8"
		    latency		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dbl_buffer1"
		    Ports		    [5, 1]
		    Position		    [615, 143, 680, 197]
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Reorder/dbl_buffer"
		    SourceType		    "dbl_buffer"
		    ShowPortLabels	    on
		    depth		    "8"
		    latency		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0 2 4 6 1 3 5 7]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "1"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    5
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "dbl_buffer0"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "dbl_buffer0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "dbl_buffer1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "dbl_buffer1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "square_transposer"
		  Ports			  [3, 3]
		  Position		  [85, 30, 170, 120]
		  AttributesFormatString  "n_inputs=1"
		  AncestorBlock		  "casper_library/Reorder/square_trans"
"poser"
		  UserDataPersistent	  on
		  UserData		  "DataTag50"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "square_transposer"
		  MaskPromptString	  "Number of inputs (2^?):"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "n_inputs=@1;"
		  MaskInitialization	  "square_transposer_init(gcb,...\n   "
" 'n_inputs', n_inputs);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "1"
		  System {
		    Name		    "square_transposer"
		    Location		    [11, 180, 1007, 828]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 13, 45, 27]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayb1"
		    Ports		    [1, 1]
		    Position		    [270, 175, 300, 205]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayb2"
		    Ports		    [1, 1]
		    Position		    [270, 255, 300, 285]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayf1"
		    Ports		    [1, 1]
		    Position		    [60, 175, 90, 205]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayf2"
		    Ports		    [1, 1]
		    Position		    [60, 255, 90, 285]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "barrel_switcher"
		    Ports		    [4, 3]
		    Position		    [120, 154, 240, 306]
		    AttributesFormatString  "n_inputs=1"
		    AncestorBlock	    "casper_library/Reorder/barrel_swi"
"tcher"
		    UserDataPersistent	    on
		    UserData		    "DataTag51"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "barrel_switcher"
		    MaskPromptString	    "Number of Inputs: (2^?)"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "n_inputs=@1;"
		    MaskInitialization	    "barrel_switcher_init(gcb,...\n   "
" 'n_inputs', n_inputs);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "1"
		    System {
		    Name		    "barrel_switcher"
		    Location		    [403, 74, 946, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sel"
		    Position		    [15, 23, 45, 37]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [15, 333, 45, 347]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay_sync"
		    Ports		    [1, 1]
		    Position		    [55, 333, 85, 347]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux11"
		    Ports		    [3, 1]
		    Position		    [165, 147, 190, 213]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux21"
		    Ports		    [3, 1]
		    Position		    [165, 227, 190, 293]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [85, 91, 130, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [95, 333, 125, 347]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [315, 173, 345, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [315, 253, 345, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay_sync"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay_sync"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux11"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux21"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "counter"
		    Ports		    [1, 1]
		    Position		    [95, 87, 125, 123]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "n_inputs"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Down"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay0"
		    Ports		    [1, 1]
		    Position		    [270, 15, 300, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [315, 13, 345, 27]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [315, 173, 345, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [315, 253, 345, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "counter"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    1
		    DstBlock		    "delay0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay0"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Delayf1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayf1"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    2
		    DstBlock		    "Delayb1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayb1"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Delayf2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayf2"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    3
		    DstBlock		    "Delayb2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayb2"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [500, 38, 530, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [500, 93, 530, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  Position		  [500, 148, 530, 162]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  2
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  3
		  DstBlock		  "reorder"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  4
		  DstBlock		  "Out2"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice"
	      Ports		      [1, 1]
	      Position		      [100, 17, 130, 33]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "3"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [700, 17, 730, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [700, 102, 730, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [700, 202, 730, 218]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in0"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"fft_biplex_real_4x0"
		DstPort			6
	      }
	      Branch {
		DstBlock		"slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "slice"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      6
	      DstBlock		      "fft_direct"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      2
	      DstBlock		      "fft_direct"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      3
	      DstBlock		      "fft_direct"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      4
	      DstBlock		      "fft_direct"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      1
	      DstBlock		      "fft_unscrambler"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      2
	      DstBlock		      "fft_unscrambler"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      2
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      3
	      DstBlock		      "fft_unscrambler"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      3
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_wideband_real1"
	  Ports			  [6, 3]
	  Position		  [970, 1020, 1195, 1270]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=5, n_inputs=2"
	  AncestorBlock		  "casper_library/FFTs/fft_wideband_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag52"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "fft_wideband_real"
	  MaskPromptString	  "Size of FFT: (2^?)|Bit Width|Number of Simu"
"ltaneous Inputs: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbia"
"sed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit"
",edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;n_inputs=@3;quantiza"
"tion=&4;overflow=&5;add_latency=@6;mult_latency=@7;bram_latency=@8;"
	  MaskInitialization	  "fft_wideband_real_init(gcb,...\n    'FFTSiz"
"e', FFTSize,...\n    'BitWidth', BitWidth,...\n    'n_inputs', n_inputs,...\n"
"    'quantization', quantization,...\n    'overflow', overflow,...\n    'add_"
"latency', add_latency,...\n    'mult_latency', mult_latency,...\n    'bram_la"
"tency', bram_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|18|2|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "fft_wideband_real1"
	    Location		    [62, 128, 911, 677]
	    Open		    on
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      NamePlacement	      "alternate"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [30, 47, 60, 63]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in0"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [30, 202, 60, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [30, 302, 60, 318]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      Position		      [30, 402, 60, 418]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_biplex_real_4x0"
	      Ports		      [6, 6]
	      Position		      [100, 100, 220, 220]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=3, BitWidth=18"
	      AncestorBlock	      "casper_library/FFTs/fft_biplex_real_4x"
	      UserDataPersistent      on
	      UserData		      "DataTag53"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_biplex_real_4x"
	      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max "
"Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,"
"edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;"
"overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	      MaskInitialization      "fft_biplex_real_4x_init(gcb,...\n    'F"
"FTSize', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quant"
"ization,...\n    'overflow', overflow,...\n    'add_latency', add_latency,..."
"\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);\n"
"\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|18|Truncate|Wrap|2|3|2"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"fft_biplex_real_4x0"
		Location		[59, 184, 901, 488]
		Open			on
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1"
		  Position		  [15, 33, 45, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2"
		  Position		  [15, 63, 45, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol3"
		  Position		  [15, 93, 45, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol4"
		  Position		  [15, 123, 45, 137]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 153, 45, 167]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [15, 178, 45, 192]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bi_real_unscr_4x"
		  Ports			  [3, 5]
		  Position		  [350, 102, 435, 188]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskPromptString	  "Size of FFT (2^?):|BRAM Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "FFTSize=@1;bram_latency=@2;"
		  MaskInitialization	  "blk = gcb;\n\nset_param([blk,'/reor"
"der'],'map', mat2str(bit_reverse(0:2^(FFTSize-1)-1, FFTSize-1)));\nset_param("
"[blk,'/reorder'],'bram_latency', num2str(bram_latency));\nset_param([blk,'/re"
"order1'],'map', mat2str(bit_reverse(2^(FFTSize-1)-1:-1:0, FFTSize-1)));\nset_"
"param([blk,'/reorder1'],'bram_latency', num2str(bram_latency));\nset_param([b"
"lk,'/reorder2'],'map', mat2str(2^(FFTSize-1)-1:-1:0));\nset_param([blk,'/reor"
"der2'],'bram_latency', num2str(bram_latency));"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "bi_real_unscr_4x"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "even"
		    Position		    [35, 133, 65, 147]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "odd"
		    Position		    [50, 218, 80, 232]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [35, 93, 65, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [25, 195, 65, 215]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [225, 51, 260, 69]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize-1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [225, 176, 260, 194]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [535, 325, 575, 345]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [225, 82, 260, 118]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [265, 209, 295, 241]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [365, 192, 390, 258]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [365, 107, 390, 173]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [365, 402, 390, 468]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [365, 317, 390, 383]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [285, 153, 330, 197]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [285, 68, 330, 112]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "complex_addsub"
		    Ports		    [2, 2]
		    Position		    [410, 200, 495, 235]
		    SourceBlock		    "casper_library/Misc/complex_addsu"
"b"
		    SourceType		    ""
		    ShowPortLabels	    on
		    BitWidth		    "BitWidth"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "complex_addsub1"
		    Ports		    [2, 2]
		    Position		    [410, 410, 495, 445]
		    SourceBlock		    "casper_library/Misc/complex_addsu"
"b"
		    SourceType		    ""
		    ShowPortLabels	    on
		    BitWidth		    "BitWidth"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay0"
		    Ports		    [1, 1]
		    Position		    [525, 195, 570, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay0"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [525, 250, 570, 280]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay1"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "mirror_spectrum"
		    Ports		    [9, 5]
		    Position		    [755, 32, 845, 248]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "mirror_spectrum"
		    Location		    [2, 74, 1006, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [80, 93, 110, 107]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [85, 173, 115, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in0"
		    Position		    [150, 248, 180, 262]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [85, 318, 115, 332]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in1"
		    Position		    [150, 393, 180, 407]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [85, 478, 115, 492]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in2"
		    Position		    [150, 553, 180, 567]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [85, 623, 115, 637]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in3"
		    Position		    [150, 698, 180, 712]
		    Port		    "9"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [240, 136, 280, 154]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize - 1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    on
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [245, 83, 280, 117]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [135, 77, 180, 123]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 2 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [390, 27, 435, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [135, 157, 180, 203]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay4"
		    Ports		    [1, 1]
		    Position		    [135, 302, 180, 348]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay5"
		    Ports		    [1, 1]
		    Position		    [135, 462, 180, 508]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay6"
		    Ports		    [1, 1]
		    Position		    [135, 607, 180, 653]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 155, 430, 205]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [415, 300, 430, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [415, 460, 430, 510]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [415, 605, 430, 655]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate"
		    Ports		    [1, 1]
		    Position		    [265, 244, 300, 286]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate1"
		    Ports		    [1, 1]
		    Position		    [265, 389, 300, 431]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate2"
		    Ports		    [1, 1]
		    Position		    [265, 549, 300, 591]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate3"
		    Ports		    [1, 1]
		    Position		    [265, 694, 300, 736]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    use_core		    on
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [305, 113, 350, 157]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>b"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [205, 234, 245, 276]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag54"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [205, 379, 245, 421]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag55"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [205, 539, 245, 581]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag56"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri3"
		    Ports		    [1, 2]
		    Position		    [205, 684, 245, 726]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag57"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    on
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [320, 234, 360, 276]
		    UserDataPersistent	    on
		    UserData		    "DataTag58"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [320, 379, 360, 421]
		    UserDataPersistent	    on
		    UserData		    "DataTag59"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c2"
		    Ports		    [2, 1]
		    Position		    [320, 539, 360, 581]
		    UserDataPersistent	    on
		    UserData		    "DataTag60"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c3"
		    Ports		    [2, 1]
		    Position		    [320, 684, 360, 726]
		    UserDataPersistent	    on
		    UserData		    "DataTag61"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [455, 43, 485, 57]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [455, 173, 485, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [455, 318, 485, 332]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [455, 478, 485, 492]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [455, 623, 485, 637]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "Delay6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay6"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in3"
		    SrcPort		    1
		    DstBlock		    "c_to_ri3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c3"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    2
		    DstBlock		    "Negate3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "Delay5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in2"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c2"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    DstBlock		    "Negate2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "Delay4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay4"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in1"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    DstBlock		    "Negate1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [40, 0; 0, 30]
		    Branch {
		    Points		    [0, 145]
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in0"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    DstBlock		    "Negate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder"
		    Ports		    [3, 3]
		    Position		    [125, 87, 190, 153]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag62"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[0 2 1 3]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "7"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "4"
		    initVector		    "[0 2 1 3]"
		    arith_type		    "Unsigned"
		    n_bits		    "2"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder1"
		    Ports		    [3, 3]
		    Position		    [130, 172, 195, 238]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag63"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[3 1 2 0]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "7"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "4"
		    initVector		    "[3 1 2 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "2"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder2"
		    Ports		    [6, 6]
		    Position		    [630, 290, 710, 455]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag64"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[3 2 1 0]|4|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder2"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [495, 243, 525, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [495, 323, 525, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "7"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram1"
		    Ports		    [3, 1]
		    Position		    [615, 143, 680, 197]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram2"
		    Ports		    [3, 1]
		    Position		    [615, 223, 680, 277]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram3"
		    Ports		    [3, 1]
		    Position		    [615, 303, 680, 357]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din2"
		    Ports		    [1, 1]
		    Position		    [550, 240, 590, 260]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din3"
		    Ports		    [1, 1]
		    Position		    [550, 320, 590, 340]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "4"
		    initVector		    "[3 2 1 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "2"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [705, 243, 735, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [705, 323, 735, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "bram1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "delay_din2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din2"
		    SrcPort		    1
		    DstBlock		    "bram2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram2"
		    SrcPort		    1
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "delay_din3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din3"
		    SrcPort		    1
		    DstBlock		    "bram3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram3"
		    SrcPort		    1
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [440, 19, 480, 61]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-1) + 2*add_latency+1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol1_out"
		    Position		    [865, 88, 895, 102]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol2_out"
		    Position		    [865, 133, 895, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol3_out"
		    Position		    [865, 178, 895, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol4_out"
		    Position		    [865, 223, 895, 237]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [865, 43, 895, 57]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    5
		    DstBlock		    "pol4_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    4
		    DstBlock		    "pol3_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    3
		    DstBlock		    "pol2_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "odd"
		    SrcPort		    1
		    DstBlock		    "reorder1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "even"
		    SrcPort		    1
		    DstBlock		    "reorder"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [10, 0; 0, 30]
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "complex_addsub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 145; 0, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    }
		    Branch {
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "reorder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "reorder"
		    SrcPort		    3
		    Points		    [20, 0]
		    Branch {
		    Points		    [125, 0]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 210; 125, 0]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "reorder1"
		    SrcPort		    3
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, -85]
		    DstBlock		    "reorder"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    DstBlock		    "reorder"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "reorder1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "complex_addsub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, 20]
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    Points		    [15, 0; 0, 30]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "complex_addsub1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "complex_addsub1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "complex_addsub"
		    SrcPort		    1
		    DstBlock		    "delay0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "complex_addsub"
		    SrcPort		    2
		    Points		    [10, 0]
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "complex_addsub1"
		    SrcPort		    2
		    Points		    [100, 0]
		    Branch {
		    Points		    [0, -220]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    8
		    }
		    Branch {
		    DstBlock		    "reorder2"
		    DstPort		    6
		    }
		    }
		    Line {
		    SrcBlock		    "complex_addsub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, -10]
		    Branch {
		    Points		    [0, -245]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    6
		    }
		    Branch {
		    DstBlock		    "reorder2"
		    DstPort		    5
		    }
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -150]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "reorder2"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "delay0"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 150]
		    DstBlock		    "reorder2"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    DstBlock		    "reorder2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [90, 0]
		    Branch {
		    DstBlock		    "mirror_spectrum"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 270]
		    DstBlock		    "reorder2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    2
		    DstBlock		    "pol1_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    4
		    Points		    [15, 0; 0, -245]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    3
		    Points		    [0, -270]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    5
		    Points		    [20, 0; 0, -220]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    6
		    Points		    [25, 0]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    9
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "biplex_core"
		  Ports			  [4, 4]
		  Position		  [145, 100, 265, 195]
		  AttributesFormatString  "FFTSize=3"
		  AncestorBlock		  "casper_library/FFTs/biplex_core"
		  UserDataPersistent	  on
		  UserData		  "DataTag65"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "biplex_core"
		  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: ("
"Max Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latenc"
"y|Mult Latency|BRAM Latency"
		  MaskStyleString	  "edit,edit,popup(Truncate|Round  (un"
"biased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),e"
"dit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on"
		  MaskCallbackString	  "||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,"
		  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization"
"=&3;overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
		  MaskInitialization	  "biplex_core_init(gcb,...\n    'FFTS"
"ize', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantiza"
"tion,...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n "
"   'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|18|Truncate|Wrap|2|3|2"
		  MaskTabNameString	  ",,,,,,"
		  System {
		    Name		    "biplex_core"
		    Location		    [40, 173, 882, 476]
		    Open		    on
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "pol1"
		    Position		    [15, 33, 45, 47]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "pol2"
		    Position		    [15, 53, 45, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 73, 45, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [15, 143, 45, 157]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_1"
		    Ports		    [4, 4]
		    Position		    [75, 27, 170, 113]
		    AttributesFormatString  "FFTSize=3, FFTStage=1, BitWidth=1"
"8"
		    UserDataPersistent	    on
		    UserData		    "DataTag66"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|1|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_1"
		    Location		    [-22, 74, 849, 744]
		    Open		    on
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 138, 110, 152]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly"
		    Ports		    [4, 4]
		    Position		    [500, 198, 600, 282]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "butterfly"
		    Location		    [2, 74, 998, 708]
		    Open		    on
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [110, 143, 140, 157]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [110, 198, 140, 212]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [180, 348, 210, 362]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 698, 795, 732]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 799, 890, 841]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 93, 825, 137]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 813, 805, 857]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [685, 863, 730, 907]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [685, 803, 730, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [915, 788, 960, 832]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [705, 143, 750, 187]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [705, 83, 750, 127]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 333, 820, 377]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [700, 383, 745, 427]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [700, 323, 745, 367]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 573, 810, 617]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [690, 623, 735, 667]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [690, 563, 735, 607]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [165, 129, 205, 171]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [165, 184, 205, 226]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "BitWidth - 1"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [980, 803, 1010, 817]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [5, 0; 0, -15]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [5, 0; 0, 10]
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [5, 0; 0, 15]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 210]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [100, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 125, 175, 165]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [595, 93, 625, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [595, 123, 625, 137]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, 85]
		    DstBlock		    "butterfly"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "butterfly"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, 40]
		    DstBlock		    "butterfly"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [0, 50]
		    DstBlock		    "butterfly"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    3
		    Points		    [-25, 0]
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    2
		    Points		    [0, -165]
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    1
		    Points		    [-50, 0; 0, -180]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly"
		    SrcPort		    4
		    Points		    [-60, 0; 0, -140]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_2"
		    Ports		    [5, 4]
		    Position		    [220, 27, 315, 113]
		    AttributesFormatString  "FFTSize=3, FFTStage=2, BitWidth=1"
"8"
		    AncestorBlock	    "casper_library/FFTs/fft_stage_n"
		    UserDataPersistent	    on
		    UserData		    "DataTag67"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|2|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_2"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=3, Coeffs=[0  1],\n StepP"
"eriod=1, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag68"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|[0 1]|1|18|2|3|2|0|Truncate|Wra"
"p"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag69"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag70"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"       ]"
		    StepPeriod		    "3"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_stage_2"
		    DialogParameters {
		    FFTSize		    "3"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    }
		    BlockChoice		    "twiddle_stage_2"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_stage_2"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_stage_2"
		    SourceType		    ""
		    ShowPortLabels	    on
		    FFTSize		    "3"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_stage_2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_stage_2"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "fft_stage_3"
		    Ports		    [5, 4]
		    Position		    [330, 27, 425, 113]
		    AttributesFormatString  "FFTSize=3, FFTStage=3, BitWidth=1"
"8"
		    AncestorBlock	    "casper_library/FFTs/fft_stage_n"
		    UserDataPersistent	    on
		    UserData		    "DataTag71"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "fft_stage_n"
		    MaskPromptString	    "Size of FFT: (2^? pnts)|Stage of "
"FFT:|Output Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|M"
"aximum Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add L"
"atency|Mult Latency|BRAM Latency"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error),edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "||||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;FFTStage=@2;BitWidth=@"
"3;use_bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_lat"
"ency=@9;mult_latency=@10;bram_latency=@11;"
		    MaskInitialization	    "fft_stage_n_init(gcb,...\n    'FF"
"TSize', FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,."
"..\n    'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoe"
"ffNum', MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow'"
", overflow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_"
"latency,...\n    'bram_latency', bram_latency);\n    "
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|3|18|0|0|11|Truncate|Wrap|2|3|2"
		    MaskTabNameString	    ",,,,,,,,,,"
		    System {
		    Name		    "fft_stage_3"
		    Location		    [70, 104, 851, 425]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    Position		    [140, 38, 170, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    Position		    [80, 143, 110, 157]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "of_in"
		    Position		    [595, 98, 625, 112]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [365, 283, 395, 297]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 80, 115, 120]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize-FFTStage+1"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [175, 190, 215, 230]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [640, 73, 685, 117]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    on
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [250, 112, 275, 178]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [255, 12, 280, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [401, 225, 429, 270]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-(FFTStage - 1)"
		    base1		    "MSB of Input"
		    bit0		    "FFTStage - 1"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [135, 85, 170, 115]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "butterfly_direct"
		    Ports		    [4, 4]
		    Position		    [430, 33, 530, 117]
		    AttributesFormatString  "FFTSize=3, Coeffs=[0  1  2  3],\n"
" StepPeriod=0, BitWidth=18"
		    AncestorBlock	    "casper_library/FFTs/butterfly_dir"
"ect"
		    UserDataPersistent	    on
		    UserData		    "DataTag72"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "butterfly_direct"
		    MaskPromptString	    "Size of FFT: (2^?)|Coefficients: "
"(0 to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add La"
"tency|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behav"
"ior|Overflow Behavior"
		    MaskStyleString	    "edit,edit,edit,edit,edit,edit,edi"
"t,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Value"
"s)),popup(Wrap|Saturate|Error)"
		    MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		    MaskCallbackString	    "|||||||||"
		    MaskEnableString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on,on,on,on,on,on"
		    MaskVarAliasString	    ",,,,,,,,,"
		    MaskVariables	    "FFTSize=@1;Coeffs=@2;StepPeriod=@"
"3;BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quan"
"tization=&9;overflow=&10;"
		    MaskInitialization	    "butterfly_direct_init(gcb,...\n  "
"            'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n     "
"         'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,..."
"\n              'add_latency', add_latency,...\n              'mult_latency',"
" mult_latency,...\n              'bram_latency', bram_latency,...\n          "
"    'use_bram',use_bram,...\n              'quantization',quantization,...\n "
"             'overflow',overflow);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|[0 1 2 3]|0|18|2|3|2|0|Truncate"
"|Wrap"
		    MaskTabNameString	    ",,,,,,,,,"
		    System {
		    Name		    "butterfly_direct"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag73"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag74"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i           6.1232e-017-1i   "
"            0.70711-0.70711i        -0.70711-0.70711i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_b"
		    Ports		    [1, 1]
		    Position		    [340, 25, 385, 65]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay_f"
		    Ports		    [1, 1]
		    Position		    [130, 130, 175, 170]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [340, 189, 380, 231]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    on
		    DelayLen		    "2^(FFTSize - FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [595, 23, 625, 37]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [595, 58, 625, 72]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [700, 88, 730, 102]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [570, 148, 600, 162]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    4
		    Points		    [10, 0; 0, 50]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "butterfly_direct"
		    SrcPort		    3
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [20, 0; 0, -125]
		    DstBlock		    "butterfly_direct"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "delay_b"
		    SrcPort		    1
		    DstBlock		    "butterfly_direct"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "delay_f"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [2, 0]
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_f"
		    SrcPort		    1
		    Points		    [0, -5; 50, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "delay_b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [115, 0; 0, -80]
		    DstBlock		    "butterfly_direct"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "of_in"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out1"
		    Position		    [440, 33, 470, 47]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    Position		    [440, 53, 470, 67]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [440, 73, 470, 87]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [440, 93, 470, 107]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    1
		    DstBlock		    "fft_stage_2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    2
		    DstBlock		    "fft_stage_2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    3
		    DstBlock		    "fft_stage_2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_1"
		    SrcPort		    4
		    DstBlock		    "fft_stage_2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "fft_stage_2"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "fft_stage_3"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "fft_stage_1"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    1
		    DstBlock		    "fft_stage_3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    2
		    DstBlock		    "fft_stage_3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    3
		    DstBlock		    "fft_stage_3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_2"
		    SrcPort		    4
		    DstBlock		    "fft_stage_3"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "pol1"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "pol2"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "fft_stage_1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    1
		    DstBlock		    "out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    2
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    3
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "fft_stage_3"
		    SrcPort		    4
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [65, 34, 105, 76]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [65, 94, 105, 136]
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [505, 18, 535, 32]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [505, 48, 535, 62]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol3_out"
		  Position		  [505, 78, 535, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol4_out"
		  Position		  [505, 108, 535, 122]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [285, 153, 315, 167]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [505, 173, 535, 187]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  5
		  Points		  [0, 5]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  4
		  Points		  [40, 0; 0, -45]
		  DstBlock		  "pol4_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  3
		  Points		  [35, 0; 0, -60]
		  DstBlock		  "pol3_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  2
		  Points		  [25, 0; 0, -75]
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  1
		  Points		  [15, 0; 0, -90]
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "pol4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "biplex_core"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pol3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "biplex_core"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  3
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  1
		  Points		  [65, 0]
		  DstBlock		  "bi_real_unscr_4x"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  2
		  Points		  [65, 0]
		  DstBlock		  "bi_real_unscr_4x"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  4
		  Points		  [35, 0; 0, -10]
		  DstBlock		  "bi_real_unscr_4x"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_direct"
	      Ports		      [6, 5]
	      Position		      [400, 15, 520, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=2"
	      AncestorBlock	      "casper_library/FFTs/fft_direct"
	      UserDataPersistent      on
	      UserData		      "DataTag75"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_direct"
	      MaskPromptString	      "Size of FFT: (2^?)|Bit Width|Add Latenc"
"y|Mult Latency|BRAM Latency|Quantization Behavior|Overflow Behavior|Map Tail "
"of Larger FFT|Size of Larger FFT (2^?):|Start Stage of Map Tail:"
	      MaskStyleString	      "edit,edit,edit,edit,edit,popup(Truncate"
"|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Satura"
"te|Error),edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;add_latency=@3;m"
"ult_latency=@4;bram_latency=@5;quantization=&6;overflow=&7;MapTail=@8;LargerF"
"FTSize=@9;StartStage=@10;"
	      MaskInitialization      "fft_direct_init(gcb,...\n    'FFTSize',"
" FFTSize,...\n    'BitWidth', BitWidth,...\n    'add_latency', add_latency,.."
".\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_latency,..."
"\n    'quantization', quantization,...\n    'overflow', overflow,...\n    'Ma"
"pTail', MapTail,...\n    'LargerFFTSize', LargerFFTSize,...\n    'StartStage'"
", StartStage);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|18|2|3|2|Truncate|Wrap|1|5|4"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"fft_direct"
		Location		[-90, 126, 906, 780]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [30, 47, 60, 63]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in0"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  Position		  [30, 202, 60, 218]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  Position		  [30, 302, 60, 318]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  Position		  [30, 402, 60, 418]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly1_0"
		  Ports			  [4, 4]
		  Position		  [220, 102, 300, 178]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0  4  2  6  1  5"
"  3  7],\n StepPeriod=0, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  UserDataPersistent	  on
		  UserData		  "DataTag76"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "butterfly_direct"
		  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0"
" to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Late"
"ncy|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavio"
"r|Overflow Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)"
"),popup(Wrap|Saturate|Error)"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;"
"BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quanti"
"zation=&9;overflow=&10;"
		  MaskInitialization	  "butterfly_direct_init(gcb,...\n    "
"          'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n       "
"       'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n"
"              'add_latency', add_latency,...\n              'mult_latency', m"
"ult_latency,...\n              'bram_latency', bram_latency,...\n            "
"  'use_bram',use_bram,...\n              'quantization',quantization,...\n   "
"           'overflow',overflow);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|[0 4 2 6 1 5 3 7]|0|18|2|3|2|1|Tr"
"uncate|Wrap"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "butterfly1_0"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag77"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag78"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i               0.92388-0.382"
"68i         0.70711-0.70711i         0.38268-0.92388i     6.1232e-017-1i     "
"         -0.38268-0.92388i        -0.70711-0.70711i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i               0.92388-0.382"
"68i         0.70711-0.70711i         0.38268-0.92388i     6.1232e-017-1i     "
"         -0.38268-0.92388i        -0.70711-0.70711i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly1_1"
		  Ports			  [4, 4]
		  Position		  [220, 302, 300, 378]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0  4  2  6  1  5"
"  3  7],\n StepPeriod=0, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  UserDataPersistent	  on
		  UserData		  "DataTag79"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "butterfly_direct"
		  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0"
" to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Late"
"ncy|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavio"
"r|Overflow Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)"
"),popup(Wrap|Saturate|Error)"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;"
"BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quanti"
"zation=&9;overflow=&10;"
		  MaskInitialization	  "butterfly_direct_init(gcb,...\n    "
"          'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n       "
"       'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n"
"              'add_latency', add_latency,...\n              'mult_latency', m"
"ult_latency,...\n              'bram_latency', bram_latency,...\n            "
"  'use_bram',use_bram,...\n              'quantization',quantization,...\n   "
"           'overflow',overflow);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|[0 4 2 6 1 5 3 7]|0|18|2|3|2|1|Tr"
"uncate|Wrap"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "butterfly1_1"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag80"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag81"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i               0.92388-0.382"
"68i         0.70711-0.70711i         0.38268-0.92388i     6.1232e-017-1i     "
"         -0.38268-0.92388i        -0.70711-0.70711i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i               0.92388-0.382"
"68i         0.70711-0.70711i         0.38268-0.92388i     6.1232e-017-1i     "
"         -0.38268-0.92388i        -0.70711-0.70711i        -0.92388-0.38268i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly2_0"
		  Ports			  [4, 4]
		  Position		  [520, 102, 600, 178]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0   8   4  12   "
"2  10   6  14],\n StepPeriod=0, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  UserDataPersistent	  on
		  UserData		  "DataTag82"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "butterfly_direct"
		  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0"
" to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Late"
"ncy|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavio"
"r|Overflow Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)"
"),popup(Wrap|Saturate|Error)"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;"
"BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quanti"
"zation=&9;overflow=&10;"
		  MaskInitialization	  "butterfly_direct_init(gcb,...\n    "
"          'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n       "
"       'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n"
"              'add_latency', add_latency,...\n              'mult_latency', m"
"ult_latency,...\n              'bram_latency', bram_latency,...\n            "
"  'use_bram',use_bram,...\n              'quantization',quantization,...\n   "
"           'overflow',overflow);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|[0 8 4 12 2 10 6 14]|0|18|2|3|2|1"
"|Truncate|Wrap"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "butterfly2_0"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag83"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag84"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[1+0i               0.98079-0.195"
"09i         0.92388-0.38268i         0.83147-0.55557i         0.70711-0.70711"
"i         0.55557-0.83147i         0.38268-0.92388i         0.19509-0.98079i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[1+0i               0.98079-0.195"
"09i         0.92388-0.38268i         0.83147-0.55557i         0.70711-0.70711"
"i         0.55557-0.83147i         0.38268-0.92388i         0.19509-0.98079i "
"   ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly2_1"
		  Ports			  [4, 4]
		  Position		  [520, 302, 600, 378]
		  AttributesFormatString  "FFTSize=5, Coeffs=[1   9   5  13   "
"3  11   7  15],\n StepPeriod=0, BitWidth=18"
		  AncestorBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  UserDataPersistent	  on
		  UserData		  "DataTag85"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "butterfly_direct"
		  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0"
" to 2^(FFTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Late"
"ncy|Mult Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavio"
"r|Overflow Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)"
"),popup(Wrap|Saturate|Error)"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;"
"BitWidth=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quanti"
"zation=&9;overflow=&10;"
		  MaskInitialization	  "butterfly_direct_init(gcb,...\n    "
"          'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n       "
"       'StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n"
"              'add_latency', add_latency,...\n              'mult_latency', m"
"ult_latency,...\n              'bram_latency', bram_latency,...\n            "
"  'use_bram',use_bram,...\n              'quantization',quantization,...\n   "
"           'overflow',overflow);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|[1 9 5 13 3 11 7 15]|0|18|2|3|2|1"
"|Truncate|Wrap"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "butterfly2_1"
		    Location		    [0, 74, 996, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 153, 50, 167]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [40, 178, 70, 192]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 203, 45, 217]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 703, 795, 737]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 814, 890, 856]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 108, 825, 152]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 828, 805, 872]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [4, 1]
		    Position		    [685, 918, 730, 962]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [4, 1]
		    Position		    [685, 818, 730, 862]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [910, 803, 955, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [4, 1]
		    Position		    [705, 198, 750, 242]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [4, 1]
		    Position		    [705, 98, 750, 142]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 348, 820, 392]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [4, 1]
		    Position		    [700, 438, 745, 482]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [4, 1]
		    Position		    [700, 338, 745, 382]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 588, 810, 632]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [4, 1]
		    Position		    [690, 648, 735, 692]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [4, 1]
		    Position		    [690, 578, 735, 622]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    off
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [605, 608, 640, 622]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice12"
		    Ports		    [1, 1]
		    Position		    [605, 638, 640, 652]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice15"
		    Ports		    [1, 1]
		    Position		    [600, 848, 635, 862]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice16"
		    Ports		    [1, 1]
		    Position		    [600, 878, 635, 892]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [620, 128, 655, 142]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [620, 158, 655, 172]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [615, 368, 650, 382]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-2"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [615, 398, 650, 412]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-3"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    on
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    UserDataPersistent	    on
		    UserData		    "DataTag86"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    UserDataPersistent	    on
		    UserData		    "DataTag87"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    on
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "twiddle"
		    Ports		    [3, 5]
		    Position		    [115, 145, 205, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "twiddle_general_3mult"
		    DialogParameters {
		    Coeffs		    "[6.1232e-017-1i              -0.1"
"9509-0.98079i        -0.38268-0.92388i        -0.55557-0.83147i        -0.707"
"11-0.70711i        -0.83147-0.55557i        -0.92388-0.38268i        -0.98079"
"-0.19509i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen"
		    DialogParameters {
		    BlockChoice		    "br_coeff_gen"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen"
		    DialogParameters {
		    Coeffs		    "[1 2 3 4 5 6 7]"
		    StepPeriod		    "4"
		    BitWidth		    "10"
		    bram_latency	    "6"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/b"
"r_coeff_gen/ROM1"
		    DialogParameters {
		    distributed_mem	    "off"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "twiddle_general_3mult/coeff_gen/s"
"tatic_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    BlockChoice		    "twiddle_general_3mult"
		    TemplateBlock	    "casper_library/FFTs/Twiddle/twidd"
"le"
		    MemberBlocks	    "twiddle_coeff_0,twiddle_coeff_1,t"
"widdle_general_3mult,twiddle_general_4mult,twiddle_stage_2"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    System {
		    Name		    "twiddle"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "twiddle_general_3mult"
		    Ports		    [3, 5]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/twidd"
"le_general_3mult"
		    SourceType		    ""
		    ShowPortLabels	    on
		    Coeffs		    "[6.1232e-017-1i              -0.1"
"9509-0.98079i        -0.38268-0.92388i        -0.55557-0.83147i        -0.707"
"11-0.70711i        -0.83147-0.55557i        -0.92388-0.38268i        -0.98079"
"-0.19509i    ]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    add_latency		    "2"
		    mult_latency	    "3"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_re"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_im"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_re"
		    Position		    [200, 120, 220, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw_im"
		    Position		    [200, 160, 220, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [200, 200, 220, 220]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle_general_3mult"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    1
		    DstBlock		    "a_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    2
		    DstBlock		    "a_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    3
		    DstBlock		    "bw_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    4
		    DstBlock		    "bw_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "twiddle_general_3mult"
		    SrcPort		    5
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [975, 818, 1005, 832]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [95, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice16"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical12"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice15"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical12"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice12"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical8"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical9"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical9"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical6"
		    DstPort		    4
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Logical6"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -80]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "Logical3"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 110]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "twiddle"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    2
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    3
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    4
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "twiddle"
		    SrcPort		    5
		    Points		    [5, 0]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_0"
		  Ports			  [1, 1]
		  Position		  [90, 100, 120, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_1"
		  Ports			  [1, 1]
		  Position		  [90, 200, 120, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_2"
		  Ports			  [1, 1]
		  Position		  [90, 300, 120, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_3"
		  Ports			  [1, 1]
		  Position		  [90, 400, 120, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_0"
		  Ports			  [1, 1]
		  Position		  [390, 100, 420, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_1"
		  Ports			  [1, 1]
		  Position		  [390, 200, 420, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_2"
		  Ports			  [1, 1]
		  Position		  [390, 300, 420, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_3"
		  Ports			  [1, 1]
		  Position		  [390, 400, 420, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_0"
		  Ports			  [1, 1]
		  Position		  [690, 100, 720, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_1"
		  Ports			  [1, 1]
		  Position		  [690, 200, 720, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_2"
		  Ports			  [1, 1]
		  Position		  [690, 300, 720, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_3"
		  Ports			  [1, 1]
		  Position		  [690, 400, 720, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice0"
		  Ports			  [1, 1]
		  Position		  [90, 72, 120, 88]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  Ports			  [1, 1]
		  Position		  [390, 72, 420, 88]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "1"
		  base0			  "LSB of Input"
		  boolean_output	  on
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [750, 17, 780, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out0"
		  Position		  [750, 102, 780, 118]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  Position		  [750, 202, 780, 218]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  Position		  [750, 302, 780, 318]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  Position		  [750, 402, 780, 418]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in0"
		  SrcPort		  1
		  DstBlock		  "node0_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  DstBlock		  "node0_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  DstBlock		  "node0_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  DstBlock		  "node0_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "node2_0"
		  SrcPort		  1
		  DstBlock		  "out0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_1"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_2"
		  SrcPort		  1
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_0"
		  SrcPort		  1
		  DstBlock		  "butterfly1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_2"
		  SrcPort		  1
		  DstBlock		  "butterfly1_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  1
		  DstBlock		  "node1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  2
		  DstBlock		  "node1_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly1_0"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "butterfly1_1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "slice0"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly1_0"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "butterfly1_1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "node0_1"
		  SrcPort		  1
		  DstBlock		  "butterfly1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_3"
		  SrcPort		  1
		  DstBlock		  "butterfly1_1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  1
		  DstBlock		  "node1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  2
		  DstBlock		  "node1_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_0"
		  SrcPort		  1
		  DstBlock		  "butterfly2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_1"
		  SrcPort		  1
		  DstBlock		  "butterfly2_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  1
		  DstBlock		  "node2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  2
		  DstBlock		  "node2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  4
		  DstBlock		  "butterfly2_0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  4
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly2_0"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "butterfly2_1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "node1_2"
		  SrcPort		  1
		  DstBlock		  "butterfly2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_3"
		  SrcPort		  1
		  DstBlock		  "butterfly2_1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly2_1"
		  SrcPort		  1
		  DstBlock		  "node2_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly2_1"
		  SrcPort		  2
		  DstBlock		  "node2_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  4
		  DstBlock		  "butterfly2_1"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_unscrambler"
	      Ports		      [3, 3]
	      Position		      [550, 15, 670, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=4, n_inputs=1"
	      AncestorBlock	      "casper_library/FFTs/fft_unscrambler"
	      UserDataPersistent      on
	      UserData		      "DataTag88"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "fft_unscrambler"
	      MaskPromptString	      "Size of FFT: (2^?)|Number of Simultaneo"
"us Inputs: (2^?)|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "FFTSize=@1;n_inputs=@2;bram_latency=@3;"
	      MaskInitialization      "fft_unscrambler_init(gcb,...\n    'FFTS"
"ize',FFTSize,... \n    'n_inputs', n_inputs,...\n    'bram_latency', bram_lat"
"ency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|1|2"
	      MaskTabNameString	      ",,"
	      System {
		Name			"fft_unscrambler"
		Location		[388, 319, 933, 736]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 58, 60, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [30, 78, 60, 92]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [30, 98, 60, 112]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  Ports			  [0, 1]
		  Position		  [225, 57, 250, 73]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [4, 4]
		  Position		  [265, 39, 360, 96]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag89"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 2 4 6 1 3 5 7]|2|2|1|1"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    on
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dbl_buffer0"
		    Ports		    [5, 1]
		    Position		    [615, 63, 680, 117]
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Reorder/dbl_buffer"
		    SourceType		    "dbl_buffer"
		    ShowPortLabels	    on
		    depth		    "8"
		    latency		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dbl_buffer1"
		    Ports		    [5, 1]
		    Position		    [615, 143, 680, 197]
		    BackgroundColor	    "gray"
		    SourceBlock		    "casper_library/Reorder/dbl_buffer"
		    SourceType		    "dbl_buffer"
		    ShowPortLabels	    on
		    depth		    "8"
		    latency		    "2"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0 2 4 6 1 3 5 7]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "1"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    }
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    on
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    5
		    }
		    Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    5
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "dbl_buffer0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "dbl_buffer1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "dbl_buffer0"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "dbl_buffer0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "dbl_buffer1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "dbl_buffer1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "square_transposer"
		  Ports			  [3, 3]
		  Position		  [85, 30, 170, 120]
		  AttributesFormatString  "n_inputs=1"
		  AncestorBlock		  "casper_library/Reorder/square_trans"
"poser"
		  UserDataPersistent	  on
		  UserData		  "DataTag90"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "square_transposer"
		  MaskPromptString	  "Number of inputs (2^?):"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "n_inputs=@1;"
		  MaskInitialization	  "square_transposer_init(gcb,...\n   "
" 'n_inputs', n_inputs);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "1"
		  System {
		    Name		    "square_transposer"
		    Location		    [11, 180, 1007, 828]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 13, 45, 27]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayb1"
		    Ports		    [1, 1]
		    Position		    [270, 175, 300, 205]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayb2"
		    Ports		    [1, 1]
		    Position		    [270, 255, 300, 285]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayf1"
		    Ports		    [1, 1]
		    Position		    [60, 175, 90, 205]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayf2"
		    Ports		    [1, 1]
		    Position		    [60, 255, 90, 285]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "barrel_switcher"
		    Ports		    [4, 3]
		    Position		    [120, 154, 240, 306]
		    AttributesFormatString  "n_inputs=1"
		    AncestorBlock	    "casper_library/Reorder/barrel_swi"
"tcher"
		    UserDataPersistent	    on
		    UserData		    "DataTag91"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "barrel_switcher"
		    MaskPromptString	    "Number of Inputs: (2^?)"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "n_inputs=@1;"
		    MaskInitialization	    "barrel_switcher_init(gcb,...\n   "
" 'n_inputs', n_inputs);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "1"
		    System {
		    Name		    "barrel_switcher"
		    Location		    [403, 74, 946, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sel"
		    Position		    [15, 23, 45, 37]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [15, 333, 45, 347]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay_sync"
		    Ports		    [1, 1]
		    Position		    [55, 333, 85, 347]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux11"
		    Ports		    [3, 1]
		    Position		    [165, 147, 190, 213]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux21"
		    Ports		    [3, 1]
		    Position		    [165, 227, 190, 293]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    mux_type		    off
		    use_rpm		    off
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [85, 91, 130, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [95, 333, 125, 347]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [315, 173, 345, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [315, 253, 345, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay_sync"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay_sync"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux11"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux21"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "counter"
		    Ports		    [1, 1]
		    Position		    [95, 87, 125, 123]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "n_inputs"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Down"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay0"
		    Ports		    [1, 1]
		    Position		    [270, 15, 300, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [315, 13, 345, 27]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [315, 173, 345, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [315, 253, 345, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "counter"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    1
		    DstBlock		    "delay0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay0"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Delayf1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayf1"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    2
		    DstBlock		    "Delayb1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayb1"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Delayf2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayf2"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    3
		    DstBlock		    "Delayb2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayb2"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [500, 38, 530, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [500, 93, 530, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  Position		  [500, 148, 530, 162]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  2
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  3
		  DstBlock		  "reorder"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  4
		  DstBlock		  "Out2"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice"
	      Ports		      [1, 1]
	      Position		      [100, 17, 130, 33]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "3"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [700, 17, 730, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [700, 102, 730, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [700, 202, 730, 218]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in0"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"fft_biplex_real_4x0"
		DstPort			6
	      }
	      Branch {
		DstBlock		"slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "slice"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      6
	      DstBlock		      "fft_direct"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      2
	      DstBlock		      "fft_direct"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      3
	      DstBlock		      "fft_direct"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      4
	      DstBlock		      "fft_direct"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      1
	      DstBlock		      "fft_unscrambler"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      2
	      DstBlock		      "fft_unscrambler"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      2
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      3
	      DstBlock		      "fft_unscrambler"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      3
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "fftdata_delay1"
	  Ports			  [1, 1]
	  Position		  [1315, 384, 1340, 406]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "fftdata_delay2"
	  Ports			  [1, 1]
	  Position		  [1315, 469, 1340, 491]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "fftdata_delay3"
	  Ports			  [1, 1]
	  Position		  [1285, 1134, 1310, 1156]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "fftdata_delay4"
	  Ports			  [1, 1]
	  Position		  [1285, 1219, 1310, 1241]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "4"
	  reg_retiming		  on
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_adc_i0"
	  Ports			  [1, 1]
	  Position		  [750, 1685, 795, 1705]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_adc_i1"
	  Ports			  [1, 1]
	  Position		  [750, 1710, 795, 1730]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_adc_i2"
	  Ports			  [1, 1]
	  Position		  [750, 1735, 795, 1755]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_adc_i3"
	  Ports			  [1, 1]
	  Position		  [750, 1760, 795, 1780]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_adc_i4"
	  Ports			  [1, 1]
	  Position		  [750, 1900, 795, 1920]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_adc_i5"
	  Ports			  [1, 1]
	  Position		  [750, 1925, 795, 1945]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_adc_i6"
	  Ports			  [1, 1]
	  Position		  [750, 1950, 795, 1970]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_adc_i7"
	  Ports			  [1, 1]
	  Position		  [750, 1975, 795, 1995]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "led2_pps"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [480, 500, 580, 530]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "iBOB:led"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "3"
	  sample_period		  "1"
	  use_single_ended	  off
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "log_arm_pps"
	  Ports			  [2, 1]
	  Position		  [2050, 2093, 2095, 2137]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pfb_fir_real"
	  Ports			  [5, 5]
	  Position		  [785, 298, 890, 532]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "taps=2, add_latency=1"
	  AncestorBlock		  "casper_library/PFBs/pfb_fir_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag92"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "pfb_fir_real"
	  MaskPromptString	  "Size of PFB: (2^? pnts)|Total Number of Tap"
"s:|Windowing Function: |Number of Simultaneous Inputs: (2^?)|Make Biplex|Inpu"
"t Bitwidth:|Output Bitwidth:|Coefficient Bitwidth:|Use Distributed Memory for"
" Coeffs|Round Coefficients|Add Latency|Mult Latency|BRAM Latency|Quantization"
" Behavior|Bin Width Scaling (normal=1)"
	  MaskStyleString	  "edit,edit,popup(bartlett|barthannwin|blackm"
"an|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|hamming|hann|kaiser|nu"
"ttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edit,edit,edit,edit,edi"
"t,edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: "
"Even Values)),edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n"
	  MaskCallbackString	  "||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,"
	  MaskVariables		  "PFBSize=@1;TotalTaps=@2;WindowType=&3;n_inp"
"uts=@4;MakeBiplex=@5;BitWidthIn=@6;BitWidthOut=@7;CoeffBitWidth=@8;CoeffDistM"
"em=@9;CoeffRound=&10;add_latency=@11;mult_latency=@12;bram_latency=@13;quanti"
"zation=&14;fwidth=@15;"
	  MaskInitialization	  "pfb_fir_real_init(gcb,...\n    'PFBSize', P"
"FBSize,...\n    'TotalTaps', TotalTaps,...\n    'WindowType', WindowType,..."
"\n    'n_inputs', n_inputs,...\n    'MakeBiplex', MakeBiplex,...\n    'BitWid"
"thIn', BitWidthIn,...\n    'BitWidthOut', BitWidthOut,...\n    'CoeffBitWidth"
"', CoeffBitWidth,...\n    'CoeffDistMem', CoeffDistMem,...\n    'CoeffRound',"
" CoeffRound,...\n    'add_latency', add_latency,...\n    'mult_latency', mult"
"_latency,...\n    'bram_latency', bram_latency,...\n    'quantization', quant"
"ization,...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|2|hamming|2|0|8|18|8|1|0|1|2|2|Truncate|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,,"
	  System {
	    Name		    "pfb_fir_real"
	    Location		    [565, 285, 1296, 739]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 52, 45, 68]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in1"
	      Position		      [15, 102, 45, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in2"
	      Position		      [15, 152, 45, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in3"
	      Position		      [15, 202, 45, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in4"
	      Position		      [15, 252, 45, 268]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 52, 250, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=2"
	      AncestorBlock	      "casper_library/PFBs/first_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag93"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap_real"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Round Coefficients?|Windowing Function:|"
"Mult Latency|BRAM Latency|Number of Simultaneous Inputs: (2^?)|Bit Width (nor"
"mal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,popu"
"p(bartlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|ga"
"usswin|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit"
",edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;CoeffRound=@7;WindowType=&8;mult_late"
"ncy=@9;bram_latency=@10;n_inputs=@11;fwidth=@12;"
	      MaskInitialization      "first_tap_real_init(gcb,...\n    'nput'"
", nput,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,.."
".\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'Coe"
"ffDistMem', CoeffDistMem,...\n    'CoeffRound', CoeffRound,...\n    'WindowTy"
"pe', WindowType,...\n    'mult_latency', mult_latency,...\n    'bram_latency'"
", bram_latency,...\n    'n_inputs', n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|5|8|2|8|1|0|hamming|2|2|2|1"
	      MaskTabNameString	      ",,,,,,,,,,,"
	      System {
		Name			"pol1_in1_first_tap"
		Location		[441, 149, 975, 730]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [365, 172, 415, 223]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [290, 194, 330, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [440, 184, 480, 216]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [290, 134, 330, 166]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [230, 196, 275, 224]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [235, 246, 280, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [350, 15, 395, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [65, 255, 115, 305]
		  ForegroundColor	  "red"
		  BackgroundColor	  "yellow"
		  AttributesFormatString  "PFBSize=5, n_inputs=2, taps=2"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag94"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Round-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultan"
"eous Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8"
";nput=@9;fwidth=@10;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'CoeffRou"
"nd', CoeffRound, ...\n    'TotalTaps', TotalTaps, ...\n    'CoeffDistMem', Co"
"effDistMem, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_"
"latency, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwid"
"th', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|2|1|0|hamming|2|2|0|1"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[3.1185374660155e-018 0.016165617"
"0740572 0.0656663902623872 0.175009649863286 0.351075507876153 0.571842120148"
"991 0.789760948691871 0.947461498288465]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.999428183760704 0.930102884263"
"783 0.760205026373763 0.538365459275223 0.321890335701215 0.155341565541388 0"
".0563056492152491 0.0139821303092272]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [350, 74, 390, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [415, 28, 445, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [415, 88, 445, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [300, 253, 330, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [505, 193, 535, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [0, -230; 125, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [145, 0; 0, -185]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [90, 0; 0, -85]
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [300, 52, 400, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=2"
	      AncestorBlock	      "casper_library/PFBs/last_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag95"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap_real"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_real_init(gcb,...\n    'TotalT"
"aps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', Bit"
"WidthOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'quantization', quanti"
"zation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in1_last_tap"
		Location		[517, 336, 1195, 850]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 133, 60, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [275, 243, 305, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 188, 80, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [250, 188, 280, 202]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [310, 155, 360, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [320, 227, 365, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [175, 142, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [100, 179, 140, 211]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [100, 124, 140, 156]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [245, 154, 285, 186]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_real_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=2, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag96"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_real_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_real_add_tree_init(gcb, ...\n  "
"  'TotalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWid"
"thOut', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_l"
"atency', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_real_add_tree"
		    Location		    [594, 266, 1132, 846]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0"
		    Ports		    [1, 1]
		    Position		    [130, 114, 160, 126]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0"
		    Ports		    [1, 1]
		    Position		    [70, 114, 115, 126]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-0*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-1*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [3, 2]
		    Position		    [200, 114, 350, 216]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 1"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag97"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "2|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [230, 17, 260, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [230, 42, 260, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 163, 530, 177]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidthOut"
		    bin_pt		    "BitWidthOut-1"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 100, 430, 130]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 163, 430, 177]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 152, 630, 168]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0"
		    SrcPort		    1
		    DstBlock		    "Reint0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reint1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [505, 168, 535, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in2_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 102, 250, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=1, taps=2"
	      AncestorBlock	      "casper_library/PFBs/first_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag98"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap_real"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Round Coefficients?|Windowing Function:|"
"Mult Latency|BRAM Latency|Number of Simultaneous Inputs: (2^?)|Bit Width (nor"
"mal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,popu"
"p(bartlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|ga"
"usswin|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit"
",edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;CoeffRound=@7;WindowType=&8;mult_late"
"ncy=@9;bram_latency=@10;n_inputs=@11;fwidth=@12;"
	      MaskInitialization      "first_tap_real_init(gcb,...\n    'nput'"
", nput,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,.."
".\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'Coe"
"ffDistMem', CoeffDistMem,...\n    'CoeffRound', CoeffRound,...\n    'WindowTy"
"pe', WindowType,...\n    'mult_latency', mult_latency,...\n    'bram_latency'"
", bram_latency,...\n    'n_inputs', n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|5|8|2|8|1|0|hamming|2|2|2|1"
	      MaskTabNameString	      ",,,,,,,,,,,"
	      System {
		Name			"pol1_in2_first_tap"
		Location		[441, 149, 975, 730]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [365, 172, 415, 223]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [290, 194, 330, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [440, 184, 480, 216]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [290, 134, 330, 166]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [230, 196, 275, 224]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [235, 246, 280, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [350, 15, 395, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [100, 35, 150, 85]
		  ForegroundColor	  "red"
		  BackgroundColor	  "yellow"
		  AttributesFormatString  "PFBSize=5, n_inputs=2, taps=2"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag99"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Round-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultan"
"eous Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8"
";nput=@9;fwidth=@10;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'CoeffRou"
"nd', CoeffRound, ...\n    'TotalTaps', TotalTaps, ...\n    'CoeffDistMem', Co"
"effDistMem, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_"
"latency, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwid"
"th', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|2|1|0|hamming|2|2|1|1"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.0026501201486707 0.02418909061"
"87353 0.0866786686039924 0.213113936374068 0.403581238821797 0.62882233630224"
"9 0.836980105084559 0.971585457997275]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.993264822418649 0.895513099914"
"161 0.707350805829169 0.481637011666691 0.274364383314177 0.124236779165305 0"
".0413379614417491 0.00908666657559438]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [350, 74, 390, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [415, 28, 445, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [415, 88, 445, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [300, 253, 330, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [505, 193, 535, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [0, -10; 90, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [110, 0; 0, 35]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [55, 0; 0, 135]
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in2_last_tap"
	      Ports		      [4, 2]
	      Position		      [300, 102, 400, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=2"
	      AncestorBlock	      "casper_library/PFBs/last_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag100"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap_real"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_real_init(gcb,...\n    'TotalT"
"aps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', Bit"
"WidthOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'quantization', quanti"
"zation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in2_last_tap"
		Location		[517, 336, 1195, 850]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 133, 60, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [275, 243, 305, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 188, 80, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [250, 188, 280, 202]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [310, 155, 360, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [320, 227, 365, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [175, 142, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [100, 179, 140, 211]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [100, 124, 140, 156]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [245, 154, 285, 186]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_real_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=2, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag101"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_real_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_real_add_tree_init(gcb, ...\n  "
"  'TotalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWid"
"thOut', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_l"
"atency', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_real_add_tree"
		    Location		    [594, 266, 1132, 846]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0"
		    Ports		    [1, 1]
		    Position		    [130, 114, 160, 126]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0"
		    Ports		    [1, 1]
		    Position		    [70, 114, 115, 126]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-0*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-1*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [3, 2]
		    Position		    [200, 114, 350, 216]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 1"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag102"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "2|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [230, 17, 260, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [230, 42, 260, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 163, 530, 177]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidthOut"
		    bin_pt		    "BitWidthOut-1"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 100, 430, 130]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 163, 430, 177]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 152, 630, 168]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0"
		    SrcPort		    1
		    DstBlock		    "Reint0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reint1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [505, 168, 535, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in3_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 152, 250, 183]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=2, taps=2"
	      AncestorBlock	      "casper_library/PFBs/first_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag103"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap_real"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Round Coefficients?|Windowing Function:|"
"Mult Latency|BRAM Latency|Number of Simultaneous Inputs: (2^?)|Bit Width (nor"
"mal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,popu"
"p(bartlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|ga"
"usswin|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit"
",edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;CoeffRound=@7;WindowType=&8;mult_late"
"ncy=@9;bram_latency=@10;n_inputs=@11;fwidth=@12;"
	      MaskInitialization      "first_tap_real_init(gcb,...\n    'nput'"
", nput,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,.."
".\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'Coe"
"ffDistMem', CoeffDistMem,...\n    'CoeffRound', CoeffRound,...\n    'WindowTy"
"pe', WindowType,...\n    'mult_latency', mult_latency,...\n    'bram_latency'"
", bram_latency,...\n    'n_inputs', n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|5|8|2|8|1|0|hamming|2|2|2|1"
	      MaskTabNameString	      ",,,,,,,,,,,"
	      System {
		Name			"pol1_in3_first_tap"
		Location		[441, 149, 975, 730]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [365, 172, 415, 223]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [290, 194, 330, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [440, 184, 480, 216]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [290, 134, 330, 166]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [230, 196, 275, 224]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [235, 246, 280, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [350, 15, 395, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [65, 255, 115, 305]
		  ForegroundColor	  "red"
		  BackgroundColor	  "yellow"
		  AttributesFormatString  "PFBSize=5, n_inputs=2, taps=2"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag104"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Round-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultan"
"eous Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8"
";nput=@9;fwidth=@10;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'CoeffRou"
"nd', CoeffRound, ...\n    'TotalTaps', TotalTaps, ...\n    'CoeffDistMem', Co"
"effDistMem, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_"
"latency, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwid"
"th', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|2|1|0|hamming|2|2|2|1"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.00590327410394983 0.0348093655"
"963705 0.111805550739839 0.255372651705337 0.458378509738419 0.68475998992450"
"5 0.879514682510877 0.988481980811812]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.979453626314143 0.855150032153"
"279 0.652134554227596 0.426151900540966 0.230558971056803 0.0974716688563325 "
"0.0296048151953255 0.00545054213132689]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [350, 74, 390, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [415, 28, 445, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [415, 88, 445, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [300, 253, 330, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [505, 193, 535, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [0, -230; 125, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [145, 0; 0, -185]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [90, 0; 0, -85]
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in3_last_tap"
	      Ports		      [4, 2]
	      Position		      [300, 152, 400, 183]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=2"
	      AncestorBlock	      "casper_library/PFBs/last_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag105"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap_real"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_real_init(gcb,...\n    'TotalT"
"aps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', Bit"
"WidthOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'quantization', quanti"
"zation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in3_last_tap"
		Location		[517, 336, 1195, 850]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 133, 60, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [275, 243, 305, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 188, 80, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [250, 188, 280, 202]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [310, 155, 360, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [320, 227, 365, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [175, 142, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [100, 179, 140, 211]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [100, 124, 140, 156]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [245, 154, 285, 186]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_real_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=2, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag106"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_real_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_real_add_tree_init(gcb, ...\n  "
"  'TotalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWid"
"thOut', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_l"
"atency', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_real_add_tree"
		    Location		    [594, 266, 1132, 846]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0"
		    Ports		    [1, 1]
		    Position		    [130, 114, 160, 126]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0"
		    Ports		    [1, 1]
		    Position		    [70, 114, 115, 126]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-0*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-1*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [3, 2]
		    Position		    [200, 114, 350, 216]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 1"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag107"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "2|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [230, 17, 260, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [230, 42, 260, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 163, 530, 177]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidthOut"
		    bin_pt		    "BitWidthOut-1"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 100, 430, 130]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 163, 430, 177]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 152, 630, 168]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0"
		    SrcPort		    1
		    DstBlock		    "Reint0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reint1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [505, 168, 535, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in4_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 202, 250, 233]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=3, taps=2"
	      AncestorBlock	      "casper_library/PFBs/first_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag108"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap_real"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Round Coefficients?|Windowing Function:|"
"Mult Latency|BRAM Latency|Number of Simultaneous Inputs: (2^?)|Bit Width (nor"
"mal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,popu"
"p(bartlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|ga"
"usswin|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit"
",edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;CoeffRound=@7;WindowType=&8;mult_late"
"ncy=@9;bram_latency=@10;n_inputs=@11;fwidth=@12;"
	      MaskInitialization      "first_tap_real_init(gcb,...\n    'nput'"
", nput,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,.."
".\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'Coe"
"ffDistMem', CoeffDistMem,...\n    'CoeffRound', CoeffRound,...\n    'WindowTy"
"pe', WindowType,...\n    'mult_latency', mult_latency,...\n    'bram_latency'"
", bram_latency,...\n    'n_inputs', n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|5|8|2|8|1|0|hamming|2|2|2|1"
	      MaskTabNameString	      ",,,,,,,,,,,"
	      System {
		Name			"pol1_in4_first_tap"
		Location		[441, 149, 975, 730]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [365, 172, 415, 223]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [290, 194, 330, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [440, 184, 480, 216]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [290, 134, 330, 166]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [230, 196, 275, 224]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [235, 246, 280, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [350, 15, 395, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [65, 255, 115, 305]
		  ForegroundColor	  "red"
		  BackgroundColor	  "yellow"
		  AttributesFormatString  "PFBSize=5, n_inputs=2, taps=2"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag109"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Round-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultan"
"eous Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8"
";nput=@9;fwidth=@10;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'CoeffRou"
"nd', CoeffRound, ...\n    'TotalTaps', TotalTaps, ...\n    'CoeffDistMem', Co"
"effDistMem, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_"
"latency, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwid"
"th', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|2|1|0|hamming|2|2|3|1"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [310, 99, 365, 646]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.0102404214414259 0.04849497926"
"77442 0.141225410855732 0.301496796003045 0.514736063656151 0.738717825898593"
" 0.916574750769155 0.997823494908459]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.958263086338884 0.809769056143"
"494 0.595496440858102 0.372677315570167 0.19081297621167 0.0749077778442863 0"
".0206506376157481 0.00257650165944676]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [350, 74, 390, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [415, 28, 445, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [415, 88, 445, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [300, 253, 330, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [505, 193, 535, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [0, -230; 125, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [145, 0; 0, -185]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [90, 0; 0, -85]
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in4_last_tap"
	      Ports		      [4, 2]
	      Position		      [300, 202, 400, 233]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=2"
	      AncestorBlock	      "casper_library/PFBs/last_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag110"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap_real"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_real_init(gcb,...\n    'TotalT"
"aps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', Bit"
"WidthOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'quantization', quanti"
"zation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in4_last_tap"
		Location		[517, 336, 1195, 850]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 133, 60, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [275, 243, 305, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 188, 80, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [250, 188, 280, 202]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [310, 155, 360, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [320, 227, 365, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [175, 142, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [100, 179, 140, 211]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [100, 124, 140, 156]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [245, 154, 285, 186]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_real_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=2, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag111"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_real_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_real_add_tree_init(gcb, ...\n  "
"  'TotalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWid"
"thOut', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_l"
"atency', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_real_add_tree"
		    Location		    [594, 266, 1132, 846]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0"
		    Ports		    [1, 1]
		    Position		    [130, 114, 160, 126]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0"
		    Ports		    [1, 1]
		    Position		    [70, 114, 115, 126]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-0*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-1*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [3, 2]
		    Position		    [200, 114, 350, 216]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 1"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag112"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "2|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [230, 17, 260, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [230, 42, 260, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 163, 530, 177]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidthOut"
		    bin_pt		    "BitWidthOut-1"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 100, 430, 130]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 163, 430, 177]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 152, 630, 168]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0"
		    SrcPort		    1
		    DstBlock		    "Reint0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reint1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [505, 168, 535, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [450, 52, 480, 68]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out1"
	      Position		      [450, 102, 480, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out2"
	      Position		      [450, 152, 480, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out3"
	      Position		      [450, 202, 480, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out4"
	      Position		      [450, 252, 480, 268]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pol1_in1"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"pol1_in1_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol1_in2_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol1_in3_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol1_in4_first_tap"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2"
	      SrcPort		      1
	      DstBlock		      "pol1_in2_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in2_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in3"
	      SrcPort		      1
	      DstBlock		      "pol1_in3_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in3_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in3_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in3_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in3_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in3_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in3_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in3_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in3_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in3_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in4"
	      SrcPort		      1
	      DstBlock		      "pol1_in4_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in4_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in4_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in4_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in4_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in4_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in4_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in4_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in4_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in4_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out4"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pfb_fir_real1"
	  Ports			  [5, 5]
	  Position		  [785, 1048, 890, 1282]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "taps=3, add_latency=1"
	  AncestorBlock		  "casper_library/PFBs/pfb_fir_real"
	  UserDataPersistent	  on
	  UserData		  "DataTag113"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "pfb_fir_real"
	  MaskPromptString	  "Size of PFB: (2^? pnts)|Total Number of Tap"
"s:|Windowing Function: |Number of Simultaneous Inputs: (2^?)|Make Biplex|Inpu"
"t Bitwidth:|Output Bitwidth:|Coefficient Bitwidth:|Use Distributed Memory for"
" Coeffs|Round Coefficients|Add Latency|Mult Latency|BRAM Latency|Quantization"
" Behavior|Bin Width Scaling (normal=1)"
	  MaskStyleString	  "edit,edit,popup(bartlett|barthannwin|blackm"
"an|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|hamming|hann|kaiser|nu"
"ttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edit,edit,edit,edit,edi"
"t,edit,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: "
"Even Values)),edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n"
	  MaskCallbackString	  "||||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n"
	  MaskVarAliasString	  ",,,,,,,,,,,,,,"
	  MaskVariables		  "PFBSize=@1;TotalTaps=@2;WindowType=&3;n_inp"
"uts=@4;MakeBiplex=@5;BitWidthIn=@6;BitWidthOut=@7;CoeffBitWidth=@8;CoeffDistM"
"em=@9;CoeffRound=&10;add_latency=@11;mult_latency=@12;bram_latency=@13;quanti"
"zation=&14;fwidth=@15;"
	  MaskInitialization	  "pfb_fir_real_init(gcb,...\n    'PFBSize', P"
"FBSize,...\n    'TotalTaps', TotalTaps,...\n    'WindowType', WindowType,..."
"\n    'n_inputs', n_inputs,...\n    'MakeBiplex', MakeBiplex,...\n    'BitWid"
"thIn', BitWidthIn,...\n    'BitWidthOut', BitWidthOut,...\n    'CoeffBitWidth"
"', CoeffBitWidth,...\n    'CoeffDistMem', CoeffDistMem,...\n    'CoeffRound',"
" CoeffRound,...\n    'add_latency', add_latency,...\n    'mult_latency', mult"
"_latency,...\n    'bram_latency', bram_latency,...\n    'quantization', quant"
"ization,...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|3|hamming|2|0|8|18|8|1|0|1|2|2|Truncate|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,,"
	  System {
	    Name		    "pfb_fir_real1"
	    Location		    [565, 285, 1296, 739]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 52, 45, 68]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in1"
	      Position		      [15, 102, 45, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in2"
	      Position		      [15, 152, 45, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in3"
	      Position		      [15, 202, 45, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in4"
	      Position		      [15, 252, 45, 268]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 52, 250, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=3"
	      AncestorBlock	      "casper_library/PFBs/first_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag114"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap_real"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Round Coefficients?|Windowing Function:|"
"Mult Latency|BRAM Latency|Number of Simultaneous Inputs: (2^?)|Bit Width (nor"
"mal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,popu"
"p(bartlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|ga"
"usswin|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit"
",edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;CoeffRound=@7;WindowType=&8;mult_late"
"ncy=@9;bram_latency=@10;n_inputs=@11;fwidth=@12;"
	      MaskInitialization      "first_tap_real_init(gcb,...\n    'nput'"
", nput,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,.."
".\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'Coe"
"ffDistMem', CoeffDistMem,...\n    'CoeffRound', CoeffRound,...\n    'WindowTy"
"pe', WindowType,...\n    'mult_latency', mult_latency,...\n    'bram_latency'"
", bram_latency,...\n    'n_inputs', n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0|5|8|3|8|1|0|hamming|2|2|2|1"
	      MaskTabNameString	      ",,,,,,,,,,,"
	      System {
		Name			"pol1_in1_first_tap"
		Location		[441, 149, 975, 730]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [365, 172, 415, 223]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [290, 194, 330, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [440, 184, 480, 216]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [290, 134, 330, 166]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [230, 196, 275, 224]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [235, 246, 280, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [350, 15, 395, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [65, 255, 115, 305]
		  ForegroundColor	  "red"
		  BackgroundColor	  "yellow"
		  AttributesFormatString  "PFBSize=5, n_inputs=2, taps=3"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag115"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Round-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultan"
"eous Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8"
";nput=@9;fwidth=@10;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'CoeffRou"
"nd', CoeffRound, ...\n    'TotalTaps', TotalTaps, ...\n    'CoeffDistMem', Co"
"effDistMem, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_"
"latency, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwid"
"th', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|3|1|0|hamming|2|2|0|1"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [3, 1]
		    Position		    [310, 97, 365, 643]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[-0.0169765272631355 -0.020532964"
"5199309 -0.0257314038201962 -0.0235428419430042 1.22560544878719e-017 0.05945"
"48911945983 0.164339423212297 0.314126992573313]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.495752371364591 0.684802970131"
"262 0.850400911932662 0.962538529104084 0.999748498376826 0.954787612062335 0"
".836577356682549 0.667796464549951]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.478876173911766 0.300252294988"
"108 0.155211973861489 0.055386443608945 1.12424775379351e-017 -0.021272380512"
"7339 -0.0231245360402284 -0.0190403886828597]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [350, 74, 390, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [415, 28, 445, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [415, 88, 445, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [300, 253, 330, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [505, 193, 535, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [0, -230; 125, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [145, 0; 0, -185]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [90, 0; 0, -85]
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [450, 52, 550, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=3"
	      AncestorBlock	      "casper_library/PFBs/last_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag116"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap_real"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_real_init(gcb,...\n    'TotalT"
"aps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', Bit"
"WidthOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'quantization', quanti"
"zation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in1_last_tap"
		Location		[517, 336, 1195, 850]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 133, 60, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [275, 243, 305, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 188, 80, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [250, 188, 280, 202]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [310, 155, 360, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [320, 227, 365, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [175, 142, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [100, 179, 140, 211]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [100, 124, 140, 156]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [245, 154, 285, 186]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_real_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=3, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag117"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_real_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_real_add_tree_init(gcb, ...\n  "
"  'TotalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWid"
"thOut', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_l"
"atency', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_real_add_tree"
		    Location		    [594, 266, 1132, 846]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0"
		    Ports		    [1, 1]
		    Position		    [130, 114, 160, 126]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2"
		    Ports		    [1, 1]
		    Position		    [130, 214, 160, 226]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0"
		    Ports		    [1, 1]
		    Position		    [70, 114, 115, 126]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-0*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-1*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [70, 214, 115, 226]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-2*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [4, 2]
		    Position		    [200, 117, 350, 268]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag118"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dly2"
		    Ports		    [1, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "dly2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dly2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 188, 530, 202]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidthOut"
		    bin_pt		    "BitWidthOut-1"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 125, 430, 155]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 188, 430, 202]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 177, 630, 193]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0"
		    SrcPort		    1
		    DstBlock		    "Reint0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reint1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    DstBlock		    "Reint2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [505, 168, 535, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 52, 400, 83]
	      BackgroundColor	      "gray"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/PFBs/tap_real"
	      SourceType	      "pfb_tap_real"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in2_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 102, 250, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=1, taps=3"
	      AncestorBlock	      "casper_library/PFBs/first_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag119"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap_real"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Round Coefficients?|Windowing Function:|"
"Mult Latency|BRAM Latency|Number of Simultaneous Inputs: (2^?)|Bit Width (nor"
"mal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,popu"
"p(bartlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|ga"
"usswin|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit"
",edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;CoeffRound=@7;WindowType=&8;mult_late"
"ncy=@9;bram_latency=@10;n_inputs=@11;fwidth=@12;"
	      MaskInitialization      "first_tap_real_init(gcb,...\n    'nput'"
", nput,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,.."
".\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'Coe"
"ffDistMem', CoeffDistMem,...\n    'CoeffRound', CoeffRound,...\n    'WindowTy"
"pe', WindowType,...\n    'mult_latency', mult_latency,...\n    'bram_latency'"
", bram_latency,...\n    'n_inputs', n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|5|8|3|8|1|0|hamming|2|2|2|1"
	      MaskTabNameString	      ",,,,,,,,,,,"
	      System {
		Name			"pol1_in2_first_tap"
		Location		[441, 149, 975, 730]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [365, 172, 415, 223]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [290, 194, 330, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [440, 184, 480, 216]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [290, 134, 330, 166]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [230, 196, 275, 224]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [235, 246, 280, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [350, 15, 395, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [100, 35, 150, 85]
		  ForegroundColor	  "red"
		  BackgroundColor	  "yellow"
		  AttributesFormatString  "PFBSize=5, n_inputs=2, taps=3"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag120"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Round-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultan"
"eous Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8"
";nput=@9;fwidth=@10;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'CoeffRou"
"nd', CoeffRound, ...\n    'TotalTaps', TotalTaps, ...\n    'CoeffDistMem', Co"
"effDistMem, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_"
"latency, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwid"
"th', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|3|1|0|hamming|2|2|1|1"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [3, 1]
		    Position		    [310, 97, 365, 643]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[-0.0174711582672428 -0.021919800"
"0293319 -0.026363784792713 -0.0202593010463233 0.0109949953209431 0.081235192"
"0138593 0.197867893559209 0.357333902497485]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.543465346551106 0.729649923644"
"793 0.884486026768068 0.979421657493323 0.996136159872246 0.931415535442554 0"
".798009729453518 0.621204676567857]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.4321763769567 0.26017044118430"
"4 0.125845587487773 0.0376483424258932 -0.00797210880376094 -0.02296925179696"
"63 -0.022228506361907 -0.0181989998605149]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [350, 74, 390, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [415, 28, 445, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [415, 88, 445, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [300, 253, 330, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [505, 193, 535, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [0, -10; 90, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [110, 0; 0, 35]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [55, 0; 0, 135]
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in2_last_tap"
	      Ports		      [4, 2]
	      Position		      [450, 102, 550, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=3"
	      AncestorBlock	      "casper_library/PFBs/last_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag121"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap_real"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_real_init(gcb,...\n    'TotalT"
"aps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', Bit"
"WidthOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'quantization', quanti"
"zation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in2_last_tap"
		Location		[517, 336, 1195, 850]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 133, 60, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [275, 243, 305, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 188, 80, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [250, 188, 280, 202]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [310, 155, 360, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [320, 227, 365, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [175, 142, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [100, 179, 140, 211]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [100, 124, 140, 156]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [245, 154, 285, 186]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_real_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=3, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag122"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_real_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_real_add_tree_init(gcb, ...\n  "
"  'TotalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWid"
"thOut', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_l"
"atency', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_real_add_tree"
		    Location		    [594, 266, 1132, 846]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0"
		    Ports		    [1, 1]
		    Position		    [130, 114, 160, 126]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2"
		    Ports		    [1, 1]
		    Position		    [130, 214, 160, 226]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0"
		    Ports		    [1, 1]
		    Position		    [70, 114, 115, 126]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-0*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-1*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [70, 214, 115, 226]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-2*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [4, 2]
		    Position		    [200, 117, 350, 268]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag123"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dly2"
		    Ports		    [1, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "dly2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dly2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 188, 530, 202]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidthOut"
		    bin_pt		    "BitWidthOut-1"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 125, 430, 155]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 188, 430, 202]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 177, 630, 193]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0"
		    SrcPort		    1
		    DstBlock		    "Reint0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reint1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    DstBlock		    "Reint2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [505, 168, 535, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in2_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 102, 400, 133]
	      BackgroundColor	      "gray"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/PFBs/tap_real"
	      SourceType	      "pfb_tap_real"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in3_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 152, 250, 183]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=2, taps=3"
	      AncestorBlock	      "casper_library/PFBs/first_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag124"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap_real"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Round Coefficients?|Windowing Function:|"
"Mult Latency|BRAM Latency|Number of Simultaneous Inputs: (2^?)|Bit Width (nor"
"mal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,popu"
"p(bartlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|ga"
"usswin|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit"
",edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;CoeffRound=@7;WindowType=&8;mult_late"
"ncy=@9;bram_latency=@10;n_inputs=@11;fwidth=@12;"
	      MaskInitialization      "first_tap_real_init(gcb,...\n    'nput'"
", nput,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,.."
".\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'Coe"
"ffDistMem', CoeffDistMem,...\n    'CoeffRound', CoeffRound,...\n    'WindowTy"
"pe', WindowType,...\n    'mult_latency', mult_latency,...\n    'bram_latency'"
", bram_latency,...\n    'n_inputs', n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|5|8|3|8|1|0|hamming|2|2|2|1"
	      MaskTabNameString	      ",,,,,,,,,,,"
	      System {
		Name			"pol1_in3_first_tap"
		Location		[441, 149, 975, 730]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [365, 172, 415, 223]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [290, 194, 330, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [440, 184, 480, 216]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [290, 134, 330, 166]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [230, 196, 275, 224]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [235, 246, 280, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [350, 15, 395, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [65, 255, 115, 305]
		  ForegroundColor	  "red"
		  BackgroundColor	  "yellow"
		  AttributesFormatString  "PFBSize=5, n_inputs=2, taps=3"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag125"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Round-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultan"
"eous Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8"
";nput=@9;fwidth=@10;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'CoeffRou"
"nd', CoeffRound, ...\n    'TotalTaps', TotalTaps, ...\n    'CoeffDistMem', Co"
"effDistMem, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_"
"latency, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwid"
"th', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|3|1|0|hamming|2|2|2|1"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [3, 1]
		    Position		    [310, 97, 365, 643]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[-0.018246992027933 -0.0233402692"
"939729 -0.0263582985536271 -0.0154007523758101 0.024458747666206 0.1059705150"
"1257 0.23413758516819 0.402260767431523]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.591206379473107 0.772523519867"
"48 0.914775717986682 0.991339491990753 0.987353285525538 0.903687255688623 0."
"756700104669287 0.573859159030859]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.386584464091185 0.222505884191"
"845 0.0994230368075254 0.0226135729206853 -0.0140160358203808 -0.023695679114"
"1901 -0.0211578883259684 -0.017592678302967]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [350, 74, 390, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [415, 28, 445, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [415, 88, 445, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [300, 253, 330, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [505, 193, 535, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [0, -230; 125, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [145, 0; 0, -185]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [90, 0; 0, -85]
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in3_last_tap"
	      Ports		      [4, 2]
	      Position		      [450, 152, 550, 183]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=3"
	      AncestorBlock	      "casper_library/PFBs/last_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag126"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap_real"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_real_init(gcb,...\n    'TotalT"
"aps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', Bit"
"WidthOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'quantization', quanti"
"zation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in3_last_tap"
		Location		[517, 336, 1195, 850]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 133, 60, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [275, 243, 305, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 188, 80, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [250, 188, 280, 202]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [310, 155, 360, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [320, 227, 365, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [175, 142, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [100, 179, 140, 211]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [100, 124, 140, 156]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [245, 154, 285, 186]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_real_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=3, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag127"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_real_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_real_add_tree_init(gcb, ...\n  "
"  'TotalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWid"
"thOut', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_l"
"atency', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_real_add_tree"
		    Location		    [594, 266, 1132, 846]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0"
		    Ports		    [1, 1]
		    Position		    [130, 114, 160, 126]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2"
		    Ports		    [1, 1]
		    Position		    [130, 214, 160, 226]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0"
		    Ports		    [1, 1]
		    Position		    [70, 114, 115, 126]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-0*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-1*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [70, 214, 115, 226]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-2*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [4, 2]
		    Position		    [200, 117, 350, 268]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag128"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dly2"
		    Ports		    [1, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "dly2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dly2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 188, 530, 202]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidthOut"
		    bin_pt		    "BitWidthOut-1"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 125, 430, 155]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 188, 430, 202]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 177, 630, 193]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0"
		    SrcPort		    1
		    DstBlock		    "Reint0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reint1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    DstBlock		    "Reint2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [505, 168, 535, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in3_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 152, 400, 183]
	      BackgroundColor	      "gray"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/PFBs/tap_real"
	      SourceType	      "pfb_tap_real"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in4_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 202, 250, 233]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=3, taps=3"
	      AncestorBlock	      "casper_library/PFBs/first_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag129"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "first_tap_real"
	      MaskPromptString	      "This is input number:|Size of PFB: (2^?"
" pnts)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implem"
"ent Coeff Gen in Distributed Memory:|Round Coefficients?|Windowing Function:|"
"Mult Latency|BRAM Latency|Number of Simultaneous Inputs: (2^?)|Bit Width (nor"
"mal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,popu"
"p(bartlett|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|ga"
"usswin|hamming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit"
",edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,,"
	      MaskVariables	      "nput=@1;PFBSize=@2;CoeffBitWidth=@3;Tot"
"alTaps=@4;BitWidthIn=@5;CoeffDistMem=@6;CoeffRound=@7;WindowType=&8;mult_late"
"ncy=@9;bram_latency=@10;n_inputs=@11;fwidth=@12;"
	      MaskInitialization      "first_tap_real_init(gcb,...\n    'nput'"
", nput,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,.."
".\n    'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'Coe"
"ffDistMem', CoeffDistMem,...\n    'CoeffRound', CoeffRound,...\n    'WindowTy"
"pe', WindowType,...\n    'mult_latency', mult_latency,...\n    'bram_latency'"
", bram_latency,...\n    'n_inputs', n_inputs,...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|5|8|3|8|1|0|hamming|2|2|2|1"
	      MaskTabNameString	      ",,,,,,,,,,,"
	      System {
		Name			"pol1_in4_first_tap"
		Location		[441, 149, 975, 730]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [35, 33, 65, 47]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 73, 65, 87]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [365, 172, 415, 223]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [290, 194, 330, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [440, 184, 480, 216]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [290, 134, 330, 166]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [230, 196, 275, 224]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "CoeffBitWidth"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [235, 246, 280, 274]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Two Bit Locations"
		  nbits			  "CoeffBitWidth * (TotalTaps - 1)"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "CoeffBitWidth"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [350, 15, 395, 55]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^(PFBSize-n_inputs)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_coeff_gen"
		  Ports			  [2, 3]
		  Position		  [65, 255, 115, 305]
		  ForegroundColor	  "red"
		  BackgroundColor	  "yellow"
		  AttributesFormatString  "PFBSize=5, n_inputs=2, taps=3"
		  AncestorBlock		  "casper_library/PFBs/pfb_coeff_gen"
		  UserDataPersistent	  on
		  UserData		  "DataTag130"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_coeff_gen"
		  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of"
" Coefficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memor"
"y|Round-off Coefficients|Windowing Function: |BRAM Latency|Number of Simultan"
"eous Inputs: (2^?)|This is input number:|Bin Width (normal=1)"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,"
"edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTa"
"ps=@3;CoeffDistMem=@4;CoeffRound=@5;WindowType=&6;bram_latency=@7;n_inputs=@8"
";nput=@9;fwidth=@10;"
		  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'P"
"FBSize', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'CoeffRou"
"nd', CoeffRound, ...\n    'TotalTaps', TotalTaps, ...\n    'CoeffDistMem', Co"
"effDistMem, ...\n    'WindowType', WindowType, ...\n    'bram_latency', bram_"
"latency, ...\n    'n_inputs', n_inputs, ...\n    'nput', nput, ...\n    'fwid"
"th', fwidth);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "5|8|3|1|0|hamming|2|2|3|1"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "pfb_coeff_gen"
		    Location		    [410, 101, 923, 771]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [235, 28, 265, 42]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 93, 45, 107]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [3, 1]
		    Position		    [310, 97, 365, 643]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [65, 75, 115, 125]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    on
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [65, 17, 110, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency+1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [290, 17, 335, 63]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [150, 74, 200, 126]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[-0.0192834833520221 -0.024663205"
"8270509 -0.0254955145241127 -0.00872547830418068 0.0405646716311226 0.1336811"
"05882357 0.272967853595981 0.448536709876902]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM2"
		    Ports		    [1, 1]
		    Position		    [150, 139, 200, 191]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.638486213340462 0.812931491748"
"229 0.940900444853709 0.998143295225202 0.973512003691516 0.871945295522518 0"
".713129930505947 0.526256200739802]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM3"
		    Ports		    [1, 1]
		    Position		    [150, 204, 200, 256]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0.342492579170113 0.187467301854"
"965 0.0759501729453771 0.0101258186154224 -0.0183686735073707 -0.023677314316"
"4853 -0.020056278236629 -0.0172542440621684]"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "7"
		    latency		    "2"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [1, 1]
		    Position		    [385, 325, 430, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    off
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    en			    off
		    out_en		    off
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [220, 84, 260, 116]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret2"
		    Ports		    [1, 1]
		    Position		    [220, 149, 260, 181]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret3"
		    Ports		    [1, 1]
		    Position		    [220, 214, 260, 246]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [360, 28, 390, 42]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [130, 28, 160, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "coeff"
		    Position		    [450, 343, 480, 357]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "coeff"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret2"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ROM3"
		    SrcPort		    1
		    DstBlock		    "Reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret3"
		    SrcPort		    1
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [350, 74, 390, 116]
		  LinkData {
		    BlockName		    "Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "Constant3"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  on
		  DelayLen		  "2^(PFBSize-n_inputs)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [415, 28, 445, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [415, 88, 445, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff_out"
		  Position		  [300, 253, 330, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "taps_out"
		  Position		  [505, 193, 535, 207]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  Points		  [10, 0; 0, 35]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "taps_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "coeff_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  1
		  Points		  [0, -230; 125, 0]
		  Branch {
		    DstBlock		    "delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Reinterpret2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  2
		  Points		  [145, 0; 0, -185]
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_coeff_gen"
		  SrcPort		  3
		  Points		  [90, 0; 0, -85]
		  Branch {
		    Points		    [0, 0]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "pfb_coeff_gen"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pol1_in4_last_tap"
	      Ports		      [4, 2]
	      Position		      [450, 202, 550, 233]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=3"
	      AncestorBlock	      "casper_library/PFBs/last_tap_real"
	      UserDataPersistent      on
	      UserData		      "DataTag131"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "last_tap_real"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavio"
"r"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	      MaskInitialization      "last_tap_real_init(gcb,...\n    'TotalT"
"aps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', Bit"
"WidthOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'quantization', quanti"
"zation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|8|18|8|1|2|Truncate"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"pol1_in4_last_tap"
		Location		[517, 336, 1195, 850]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [30, 133, 60, 147]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [275, 243, 305, 257]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "coeff"
		  Position		  [50, 188, 80, 202]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "taps"
		  Position		  [250, 188, 280, 202]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [310, 155, 360, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [320, 227, 365, 273]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [175, 142, 225, 193]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  on
		  pipeline		  on
		  use_rpm		  on
		  placement_style	  "Rectangular Shape"
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [100, 179, 140, 211]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "CoeffBitWidth - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [100, 124, 140, 156]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "BitWidthIn - 1"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [245, 154, 285, 186]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pfb_real_add_tree"
		  Ports			  [2, 2]
		  Position		  [390, 174, 485, 216]
		  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
		  AttributesFormatString  "taps=3, add_latency=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag132"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "pfb_real_add_tree"
		  MaskPromptString	  "Total Number of Taps:|Input Bitwidt"
"h:|Output Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on,on"
		  MaskCallbackString	  "|||||"
		  MaskEnableString	  "on,on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,"
		  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidth"
"Out=@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
		  MaskInitialization	  "pfb_real_add_tree_init(gcb, ...\n  "
"  'TotalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWid"
"thOut', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_l"
"atency', add_latency, ...\n    'quantization', quantization);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "3|8|18|8|1|Truncate"
		  MaskTabNameString	  ",,,,,"
		  System {
		    Name		    "pfb_real_add_tree"
		    Location		    [594, 266, 1132, 846]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 123, 45, 137]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 28, 45, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint0"
		    Ports		    [1, 1]
		    Position		    [130, 114, 160, 126]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint1"
		    Ports		    [1, 1]
		    Position		    [130, 164, 160, 176]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reint2"
		    Ports		    [1, 1]
		    Position		    [130, 214, 160, 226]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "CoeffBitWidth + BitWidthIn - 2"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice0"
		    Ports		    [1, 1]
		    Position		    [70, 114, 115, 126]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-0*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [70, 164, 115, 176]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-1*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [70, 214, 115, 226]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "CoeffBitWidth + BitWidthIn"
		    bit1		    "-2*(CoeffBitWidth + BitWidthIn)"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "adder_tree1"
		    Ports		    [4, 2]
		    Position		    [200, 117, 350, 268]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "latency 2"
		    AncestorBlock	    "casper_library/Misc/adder_tree"
		    UserDataPersistent	    on
		    UserData		    "DataTag133"
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "adder_tree"
		    MaskDescription	    "Sums all inputs using a tree of a"
"dds and delays."
		    MaskHelp		    "eval('xlWeb([getenv(''MLIB_ROOT''"
"), ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		    MaskPromptString	    "Number of Inputs|Add Latency"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "on,on"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "on,on"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_inputs=@1;latency=@2;"
		    MaskInitialization	    "adder_tree_init(gcb, ...\n    'n_"
"inputs', n_inputs, ...\n    'latency', latency);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "3|1"
		    MaskTabNameString	    ","
		    System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dly2"
		    Ports		    [1, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "dly2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dly2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert1"
		    Ports		    [1, 1]
		    Position		    [500, 188, 530, 202]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidthOut"
		    bin_pt		    "BitWidthOut-1"
		    quantization	    "Truncate"
		    overflow		    "Saturate"
		    latency		    "add_latency"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    off
		    inserted_by_tool	    off
		    pipeline		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [400, 125, 430, 155]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "scale1"
		    Ports		    [1, 1]
		    Position		    [400, 188, 430, 202]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [600, 177, 630, 193]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [600, 28, 630, 42]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    2
		    DstBlock		    "scale1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "scale1"
		    SrcPort		    1
		    DstBlock		    "convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "adder_tree1"
		    SrcPort		    1
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice0"
		    SrcPort		    1
		    DstBlock		    "Reint0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint0"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reint1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint1"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    DstBlock		    "Reint2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reint2"
		    SrcPort		    1
		    DstBlock		    "adder_tree1"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [505, 168, 535, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 198, 540, 212]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  2
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "taps"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "pfb_real_add_tree"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pfb_real_add_tree"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in4_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 202, 400, 233]
	      BackgroundColor	      "gray"
	      LinkData {
		BlockName		"delay/delay_bram/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"sync_delay/Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/PFBs/tap_real"
	      SourceType	      "pfb_tap_real"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [600, 52, 630, 68]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out1"
	      Position		      [600, 102, 630, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out2"
	      Position		      [600, 152, 630, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out3"
	      Position		      [600, 202, 630, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out4"
	      Position		      [600, 252, 630, 268]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pol1_in1"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"pol1_in1_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol1_in2_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol1_in3_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol1_in4_first_tap"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2"
	      SrcPort		      1
	      DstBlock		      "pol1_in2_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in2_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in2_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in2_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in2_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in2_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in2_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in2_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in2_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in2_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in2_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in2_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in3"
	      SrcPort		      1
	      DstBlock		      "pol1_in3_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in3_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in3_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in3_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in3_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in3_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in3_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in3_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in3_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in3_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in3_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in3_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in3_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in3_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in3_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in3_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in3_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in3_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in4"
	      SrcPort		      1
	      DstBlock		      "pol1_in4_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in4_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in4_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in4_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in4_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in4_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in4_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in4_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in4_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in4_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in4_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in4_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in4_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in4_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in4_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in4_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in4_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in4_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out4"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge_adcscope"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [975, 1621, 1010, 1639]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge_arm"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [1800, 2156, 1835, 2174]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge_pps"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [360, 566, 395, 584]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "pulse_ext"
	  Ports			  [1, 1]
	  Position		  [420, 506, 455, 524]
	  SourceBlock		  "casper_library/Misc/pulse_ext"
	  SourceType		  "pulse_ext"
	  ShowPortLabels	  on
	  pulse_len		  "10000000"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_adcscope_trigger"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [795, 1615, 895, 1645]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pasp_16ip_16ch_pasp_reg_adcscope_trigger_us"
"er_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_arm"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1570, 2150, 1670, 2180]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pasp_16ip_16ch_pasp_reg_arm_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_coeff_pol1"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1175, 170, 1275, 200]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pasp_16ip_16ch_pasp_reg_coeff_pol1_user_dat"
"a_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_coeff_pol2"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1170, 1330, 1270, 1360]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pasp_16ip_16ch_pasp_reg_coeff_pol2_user_dat"
"a_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_fft_shift"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [815, 225, 915, 255]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pasp_16ip_16ch_pasp_reg_fft_shift_user_data"
"_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_output_bitselect_pol1"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1860, 100, 1960, 130]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pasp_16ip_16ch_pasp_reg_output_bitselect_po"
"l1_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_output_bitselect_pol2"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [1810, 1730, 1910, 1760]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pasp_16ip_16ch_pasp_reg_output_bitselect_po"
"l2_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_reset_arm"
	  Ports			  [3, 1]
	  Position		  [1905, 2126, 1950, 2174]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  on
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "reg_sync_period"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [205, 125, 305, 155]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "pasp_16ip_16ch_pasp_reg_sync_period_user_da"
"ta_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint"
	  Ports			  [1, 1]
	  Position		  [1395, 169, 1435, 201]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "12"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "reint1"
	  Ports			  [1, 1]
	  Position		  [1390, 1329, 1430, 1361]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "12"
	  force_valid		  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "reorder"
	  Ports			  [4, 4]
	  Position		  [2860, 974, 2955, 1046]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "order=4"
	  AncestorBlock		  "casper_library/Reorder/reorder"
	  UserDataPersistent	  on
	  UserData		  "DataTag134"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "reorder"
	  MaskPromptString	  "Output Order:|Number of inputs|BRAM Latency"
"|Map Latency|Double Buffer"
	  MaskStyleString	  "edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;map_late"
"ncy=@4;double_buffer=@5;"
	  MaskInitialization	  "reorder_init(gcb, ...\n    'map', map, ..."
"\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ...\n    '"
"map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "[0 8 1 9 2 10 3 11 4 12 5 13 6 14 7 15]|2|2"
"|1|0"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "reorder"
	    Location		    [142, 158, 899, 463]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [40, 63, 70, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 118, 55, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din0"
	      Position		      [495, 83, 525, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [495, 163, 525, 177]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [95, 56, 145, 109]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "6"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "63"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [5, 1]
	      Position		      [415, 36, 440, 144]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [170, 37, 200, 53]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [170, 77, 200, 93]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "4"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram0"
	      Ports		      [3, 1]
	      Position		      [615, 63, 680, 117]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "16"
	      initVector	      "sin(pi*(0:15)/16)"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram1"
	      Ports		      [3, 1]
	      Position		      [615, 143, 680, 197]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "16"
	      initVector	      "sin(pi*(0:15)/16)"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_d0"
	      Ports		      [1, 1]
	      Position		      [305, 77, 345, 93]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_din0"
	      Ports		      [1, 1]
	      Position		      [550, 80, 590, 100]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "4"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_din1"
	      Ports		      [1, 1]
	      Position		      [550, 160, 590, 180]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "4"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_map1"
	      Ports		      [1, 1]
	      Position		      [305, 175, 345, 195]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2*map_latency"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_map2"
	      Ports		      [1, 1]
	      Position		      [305, 225, 345, 245]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1*map_latency"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_map3"
	      Ports		      [1, 1]
	      Position		      [305, 275, 345, 295]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0*map_latency"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_sel"
	      Ports		      [1, 1]
	      Position		      [305, 37, 345, 53]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_valid"
	      Ports		      [1, 1]
	      Position		      [495, 13, 525, 27]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_we"
	      Ports		      [1, 1]
	      Position		      [305, 115, 345, 135]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "map1"
	      Ports		      [1, 1]
	      Position		      [230, 175, 270, 195]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "16"
	      initVector	      "[0 8 1 9 2 10 3 11 4 12 5 13 6 14 7 15]"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      latency		      "1"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      on
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "map2"
	      Ports		      [1, 1]
	      Position		      [230, 225, 270, 245]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "16"
	      initVector	      "[0 8 1 9 2 10 3 11 4 12 5 13 6 14 7 15]"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      latency		      "1"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      on
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "map3"
	      Ports		      [1, 1]
	      Position		      [230, 275, 270, 295]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "16"
	      initVector	      "[0 8 1 9 2 10 3 11 4 12 5 13 6 14 7 15]"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      latency		      "1"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      distributed_mem	      on
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "post_sync_delay"
	      Ports		      [1, 1]
	      Position		      [135, 159, 155, 201]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pre_sync_delay"
	      Ports		      [1, 1]
	      Position		      [55, 159, 75, 201]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay_en"
	      Ports		      [2, 1]
	      Position		      [85, 159, 125, 201]
	      LinkData {
		BlockName		"Constant"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant1"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant2"
		DialogParameters {
		  equ			  "P=C"
		}
		BlockName		"Constant3"
		DialogParameters {
		  equ			  "P=C"
		}
	      }
	      SourceBlock	      "casper_library/Delays/sync_delay_en"
	      SourceType	      "sync_delay_en"
	      ShowPortLabels	      on
	      DelayLen		      "16"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [165, 173, 195, 187]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [705, 13, 735, 27]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout0"
	      Position		      [705, 83, 735, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout1"
	      Position		      [705, 163, 735, 177]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"pre_sync_delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			2
	      }
	      Branch {
		DstBlock		"sync_delay_en"
		DstPort			2
	      }
	      Branch {
		DstBlock		"delay_we"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "delay_sel"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_sel"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delay_d0"
		DstPort			1
	      }
	      Branch {
		DstBlock		"map1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay_d0"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pre_sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_delay_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay_en"
	      SrcPort		      1
	      DstBlock		      "post_sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "post_sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_we"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delay_valid"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bram0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"bram1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "delay_valid"
	      SrcPort		      1
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"bram0"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bram1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "din0"
	      SrcPort		      1
	      DstBlock		      "delay_din0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_din0"
	      SrcPort		      1
	      DstBlock		      "bram0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bram0"
	      SrcPort		      1
	      DstBlock		      "dout0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "delay_din1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_din1"
	      SrcPort		      1
	      DstBlock		      "bram1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bram1"
	      SrcPort		      1
	      DstBlock		      "dout1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "map1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delay_map1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 35; -60, 0]
		DstBlock		"map2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay_map1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "map2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delay_map2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 35; -60, 0]
		DstBlock		"map3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay_map2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "map3"
	      SrcPort		      1
	      DstBlock		      "delay_map3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_map3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scale1"
	  Ports			  [2, 1]
	  Position		  [1495, 359, 1585, 406]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scale1"
	    Location		    [422, 183, 867, 404]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [165, 25, 195, 40]
	      Orientation	      "down"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 128, 55, 142]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [80, 114, 120, 156]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag135"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult_coeff_fft_imag"
	      Ports		      [2, 1]
	      Position		      [205, 113, 245, 157]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "6"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult_coeff_fft_real"
	      Ports		      [2, 1]
	      Position		      [205, 48, 245, 92]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "6"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [305, 104, 345, 146]
	      UserDataPersistent      on
	      UserData		      "DataTag136"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [370, 118, 400, 132]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, -45]
	      DstBlock		      "mult_coeff_fft_real"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "mult_coeff_fft_imag"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "mult_coeff_fft_real"
	      SrcPort		      1
	      Points		      [25, 0; 0, 45]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult_coeff_fft_imag"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      Points		      [0, 0; 0, 15]
	      Branch {
		DstBlock		"mult_coeff_fft_real"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"mult_coeff_fft_imag"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Unsigned, 18-bits, b.p. at 12"
	      Position		      [87, 32]
	    }
	    Annotation {
	      Name		      "Output complex signed R/I 18-bits, b.p."
" at 17"
	      Position		      [327, 197]
	    }
	    Annotation {
	      Name		      "Input complex signed R/I 18-bits, b.p. "
"at 17"
	      Position		      [112, 197]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scale2"
	  Ports			  [2, 1]
	  Position		  [1495, 444, 1585, 491]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scale2"
	    Location		    [422, 183, 867, 404]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [165, 25, 195, 40]
	      Orientation	      "down"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 128, 55, 142]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [80, 114, 120, 156]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag137"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult_coeff_fft_imag"
	      Ports		      [2, 1]
	      Position		      [205, 113, 245, 157]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "6"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult_coeff_fft_real"
	      Ports		      [2, 1]
	      Position		      [205, 48, 245, 92]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "6"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [305, 104, 345, 146]
	      UserDataPersistent      on
	      UserData		      "DataTag138"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [370, 118, 400, 132]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      Points		      [0, 0; 0, 15]
	      Branch {
		Points			[0, 65]
		DstBlock		"mult_coeff_fft_imag"
		DstPort			1
	      }
	      Branch {
		DstBlock		"mult_coeff_fft_real"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "mult_coeff_fft_imag"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "mult_coeff_fft_real"
	      SrcPort		      1
	      Points		      [25, 0; 0, 45]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "mult_coeff_fft_imag"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, -45]
	      DstBlock		      "mult_coeff_fft_real"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "Input complex signed R/I 18-bits, b.p. "
"at 17"
	      Position		      [112, 197]
	    }
	    Annotation {
	      Name		      "Output complex signed R/I 18-bits, b.p."
" at 17"
	      Position		      [327, 197]
	    }
	    Annotation {
	      Name		      "Unsigned, 18-bits, b.p. at 12"
	      Position		      [87, 32]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scale3"
	  Ports			  [2, 1]
	  Position		  [1500, 1109, 1590, 1156]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scale3"
	    Location		    [422, 183, 867, 404]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [165, 25, 195, 40]
	      Orientation	      "down"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 128, 55, 142]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [80, 114, 120, 156]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag139"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult_coeff_fft_imag"
	      Ports		      [2, 1]
	      Position		      [205, 113, 245, 157]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "6"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult_coeff_fft_real"
	      Ports		      [2, 1]
	      Position		      [205, 48, 245, 92]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "6"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [305, 104, 345, 146]
	      UserDataPersistent      on
	      UserData		      "DataTag140"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [370, 118, 400, 132]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, -45]
	      DstBlock		      "mult_coeff_fft_real"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "mult_coeff_fft_imag"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "mult_coeff_fft_real"
	      SrcPort		      1
	      Points		      [25, 0; 0, 45]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "mult_coeff_fft_imag"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      Points		      [0, 0; 0, 15]
	      Branch {
		DstBlock		"mult_coeff_fft_real"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"mult_coeff_fft_imag"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "Unsigned, 18-bits, b.p. at 12"
	      Position		      [87, 32]
	    }
	    Annotation {
	      Name		      "Output complex signed R/I 18-bits, b.p."
" at 17"
	      Position		      [327, 197]
	    }
	    Annotation {
	      Name		      "Input complex signed R/I 18-bits, b.p. "
"at 17"
	      Position		      [112, 197]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scale4"
	  Ports			  [2, 1]
	  Position		  [1500, 1194, 1590, 1241]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scale4"
	    Location		    [422, 183, 867, 404]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [165, 25, 195, 40]
	      Orientation	      "down"
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 128, 55, 142]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [80, 114, 120, 156]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag141"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult_coeff_fft_imag"
	      Ports		      [2, 1]
	      Position		      [205, 113, 245, 157]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "6"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "mult_coeff_fft_real"
	      Ports		      [2, 1]
	      Position		      [205, 48, 245, 92]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "6"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [305, 104, 345, 146]
	      UserDataPersistent      on
	      UserData		      "DataTag142"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data_out"
	      Position		      [370, 118, 400, 132]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "data_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      Points		      [0, 0; 0, 15]
	      Branch {
		Points			[0, 65]
		DstBlock		"mult_coeff_fft_imag"
		DstPort			1
	      }
	      Branch {
		DstBlock		"mult_coeff_fft_real"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "mult_coeff_fft_imag"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "mult_coeff_fft_real"
	      SrcPort		      1
	      Points		      [25, 0; 0, 45]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "mult_coeff_fft_imag"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, -45]
	      DstBlock		      "mult_coeff_fft_real"
	      DstPort		      2
	    }
	    Annotation {
	      Name		      "Input complex signed R/I 18-bits, b.p. "
"at 17"
	      Position		      [112, 197]
	    }
	    Annotation {
	      Name		      "Output complex signed R/I 18-bits, b.p."
" at 17"
	      Position		      [327, 197]
	    }
	    Annotation {
	      Name		      "Unsigned, 18-bits, b.p. at 12"
	      Position		      [87, 32]
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scope_output1"
	  Ports			  [3]
	  Position		  [2090, 379, 2135, 441]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scope_output1"
	    Location		    [822, 685, 1167, 792]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [25, 63, 55, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 28, 55, 42]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [160, 43, 190, 57]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [230, 29, 310, 71]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "17"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [90, 27, 130, 63]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "freeze_cntr"
	      ShowPortLabels	      on
	      CounterBits	      "11"
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0; 0, 20]
	      DstBlock		      "bram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scope_output2"
	  Ports			  [3]
	  Position		  [2090, 494, 2135, 556]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scope_output2"
	    Location		    [822, 685, 1167, 792]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [25, 63, 55, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 28, 55, 42]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [160, 43, 190, 57]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [230, 29, 310, 71]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "17"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [90, 27, 130, 63]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "freeze_cntr"
	      ShowPortLabels	      on
	      CounterBits	      "11"
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0; 0, 20]
	      DstBlock		      "bram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scope_output3"
	  Ports			  [3]
	  Position		  [2090, 594, 2135, 656]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scope_output3"
	    Location		    [822, 685, 1167, 792]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [25, 63, 55, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 28, 55, 42]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [160, 43, 190, 57]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [230, 29, 310, 71]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "17"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [90, 27, 130, 63]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "freeze_cntr"
	      ShowPortLabels	      on
	      CounterBits	      "11"
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0; 0, 20]
	      DstBlock		      "bram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scope_output4"
	  Ports			  [3]
	  Position		  [2090, 699, 2135, 761]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scope_output4"
	    Location		    [822, 685, 1167, 792]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [25, 63, 55, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 28, 55, 42]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [160, 43, 190, 57]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [230, 29, 310, 71]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "17"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [90, 27, 130, 63]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "freeze_cntr"
	      ShowPortLabels	      on
	      CounterBits	      "11"
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0; 0, 20]
	      DstBlock		      "bram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scope_output5"
	  Ports			  [3]
	  Position		  [2090, 1129, 2135, 1191]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scope_output5"
	    Location		    [822, 685, 1167, 792]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [25, 63, 55, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 28, 55, 42]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [160, 43, 190, 57]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [230, 29, 310, 71]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "17"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [90, 27, 130, 63]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "freeze_cntr"
	      ShowPortLabels	      on
	      CounterBits	      "11"
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0; 0, 20]
	      DstBlock		      "bram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scope_output6"
	  Ports			  [3]
	  Position		  [2090, 1244, 2135, 1306]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scope_output6"
	    Location		    [822, 685, 1167, 792]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [25, 63, 55, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 28, 55, 42]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [160, 43, 190, 57]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [230, 29, 310, 71]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "17"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [90, 27, 130, 63]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "freeze_cntr"
	      ShowPortLabels	      on
	      CounterBits	      "11"
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0; 0, 20]
	      DstBlock		      "bram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scope_output7"
	  Ports			  [3]
	  Position		  [2090, 1344, 2135, 1406]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scope_output7"
	    Location		    [822, 685, 1167, 792]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [25, 63, 55, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 28, 55, 42]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [160, 43, 190, 57]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [230, 29, 310, 71]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "17"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [90, 27, 130, 63]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "freeze_cntr"
	      ShowPortLabels	      on
	      CounterBits	      "11"
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0; 0, 20]
	      DstBlock		      "bram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "scope_output8"
	  Ports			  [3]
	  Position		  [2090, 1449, 2135, 1511]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "scope_output8"
	    Location		    [822, 685, 1167, 792]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [25, 63, 55, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 28, 55, 42]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [160, 43, 190, 57]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [230, 29, 310, 71]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "17"
	      init_vals		      "[1:2^11]"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [90, 27, 130, 63]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "freeze_cntr"
	      ShowPortLabels	      on
	      CounterBits	      "11"
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [15, 0; 0, 20]
	      DstBlock		      "bram"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  DiscretePulseGenerator
	  Name			  "sim_adcscope_trigger"
	  Ports			  [0, 1]
	  Position		  [720, 1613, 765, 1647]
	  Period		  "5000"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_cns"
	  Position		  [30, 380, 60, 410]
	  Value			  "0.1"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_cns1"
	  Position		  [30, 445, 60, 475]
	  Value			  "0.15"
	}
	Block {
	  BlockType		  Step
	  Name			  "sim_step_arm"
	  Position		  [1495, 2150, 1525, 2180]
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "sim_zero"
	  Position		  [30, 575, 60, 605]
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slc_arm"
	  Ports			  [1, 1]
	  Position		  [1715, 2150, 1755, 2180]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "square_transposer"
	  Ports			  [3, 3]
	  Position		  [3030, 942, 3110, 1068]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "n_inputs=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag143"
	  SourceBlock		  "casper_library/Reorder/square_transposer"
	  SourceType		  "square_transposer"
	  ShowPortLabels	  on
	  n_inputs		  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_generator"
	  Ports			  [2, 1]
	  Position		  [545, 132, 630, 168]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0"
	  System {
	    Name		    "sync_generator"
	    Location		    [380, 251, 1103, 546]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "period"
	      Position		      [90, 188, 120, 202]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "reset"
	      Position		      [450, 48, 480, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [395, 70, 440, 110]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [175, 53, 225, 107]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "32"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "1"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      on
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [510, 58, 555, 102]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [295, 68, 340, 112]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cns"
	      Ports		      [0, 1]
	      Position		      [85, 235, 130, 265]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "4"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "3"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "period_sub"
	      Ports		      [2, 1]
	      Position		      [185, 182, 235, 233]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "32"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_core		      on
	      pipeline		      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [590, 71, 625, 89]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      on
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync"
	      Position		      [650, 73, 680, 87]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -50; -445, 0; 0, 50]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"posedge"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "reset"
	      SrcPort		      1
	      Points		      [5, 0; 0, 15]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "period"
	      SrcPort		      1
	      DstBlock		      "period_sub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "period_sub"
	      SrcPort		      1
	      Points		      [25, 0; 0, -110]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cns"
	      SrcPort		      1
	      Points		      [15, 0; 0, -30]
	      DstBlock		      "period_sub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      DstBlock		      "sync"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_or"
	  Ports			  [4, 1]
	  Position		  [290, 542, 325, 603]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "system_counter"
	  Ports			  [1, 1]
	  Position		  [2235, 2090, 2285, 2140]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "64"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Line {
	  SrcBlock		  "reg_fft_shift"
	  SrcPort		  1
	  Points		  [25, 0; 0, 95]
	  Branch {
	    DstBlock		    "fft_wideband_real"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 750]
	    DstBlock		    "fft_wideband_real1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "fft_wideband_real"
	  SrcPort		  1
	  DstBlock		  "fft_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_wideband_real1"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_sync_period"
	  SrcPort		  1
	  DstBlock		  "sync_generator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_zero"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "adc"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "adc"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "adc_data_delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_generator"
	  SrcPort		  1
	  Points		  [0, 0; 90, 0]
	  Branch {
	    DstBlock		    "Gateway Out8"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 175]
	    Branch {
	      DstBlock		      "pfb_fir_real"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 750]
	      DstBlock		      "pfb_fir_real1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "adc_data_delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  3
	  Points		  [0, 0]
	  DstBlock		  "adc_data_delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  4
	  Points		  [0, 0]
	  DstBlock		  "adc_data_delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  5
	  Points		  [0, 0]
	  DstBlock		  "adc_data_delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  6
	  Points		  [0, 0]
	  DstBlock		  "adc_data_delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  7
	  Points		  [0, 0]
	  DstBlock		  "adc_data_delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  8
	  Points		  [0, 0]
	  DstBlock		  "adc_data_delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cns_sync_period"
	  SrcPort		  1
	  DstBlock		  "reg_sync_period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  13
	  Points		  [0, 0]
	  DstBlock		  "sync_or"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  14
	  Points		  [0, 0]
	  DstBlock		  "sync_or"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  15
	  Points		  [0, 0]
	  DstBlock		  "sync_or"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  16
	  Points		  [0, 0]
	  DstBlock		  "sync_or"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "sync_or"
	  SrcPort		  1
	  DstBlock		  "posedge_pps"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge_pps"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "GotoPPS"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pulse_ext"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "FromPPSARMReset"
	  SrcPort		  1
	  DstBlock		  "sync_generator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "pulse_ext"
	  SrcPort		  1
	  DstBlock		  "led2_pps"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_arm"
	  SrcPort		  1
	  DstBlock		  "slc_arm"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cns_reset"
	  SrcPort		  1
	  Points		  [15, 0; 0, 30]
	  DstBlock		  "reg_reset_arm"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_reset_arm"
	  SrcPort		  1
	  Points		  [40, 0; 0, -25]
	  DstBlock		  "log_arm_pps"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "FromPPS"
	  SrcPort		  1
	  Points		  [225, 0; 0, 50]
	  DstBlock		  "log_arm_pps"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "log_arm_pps"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 95; -240, 0; 0, -60]
	    DstBlock		    "reg_reset_arm"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "system_counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "GotoPPSARMReset"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "slc_arm"
	  SrcPort		  1
	  DstBlock		  "posedge_arm"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge_arm"
	  SrcPort		  1
	  DstBlock		  "reg_reset_arm"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "concat_adcscope_1"
	  SrcPort		  1
	  Points		  [0, 0; 325, 0]
	  Branch {
	    DstBlock		    "bram_adcscope_1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -140]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "force_adc_i0"
	  SrcPort		  1
	  DstBlock		  "concat_adcscope_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_adc_i1"
	  SrcPort		  1
	  DstBlock		  "concat_adcscope_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "force_adc_i2"
	  SrcPort		  1
	  DstBlock		  "concat_adcscope_1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "force_adc_i3"
	  SrcPort		  1
	  DstBlock		  "concat_adcscope_1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "force_adc_i4"
	  SrcPort		  1
	  DstBlock		  "concat_adcscope_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_adc_i5"
	  SrcPort		  1
	  DstBlock		  "concat_adcscope_2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "force_adc_i6"
	  SrcPort		  1
	  DstBlock		  "concat_adcscope_2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "force_adc_i7"
	  SrcPort		  1
	  DstBlock		  "concat_adcscope_2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "sim_step_arm"
	  SrcPort		  1
	  DstBlock		  "reg_arm"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reg_coeff_pol1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_coeff_pol1"
	  SrcPort		  1
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_wideband_real"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "fftdata_delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reint"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "coeff_delay"
	  SrcPort		  1
	  Points		  [0, 0; 180, 0]
	  Branch {
	    Points		    [300, 0]
	    Branch {
	      Points		      [0, 0; 0, 80]
	      Branch {
		DstBlock		"scope_output1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 115]
		Branch {
		  DstBlock		  "scope_output2"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 100]
		  Branch {
		    DstBlock		    "scope_output3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 105]
		    Branch {
		    Points		    [0, 430]
		    Branch {
		    DstBlock		    "scope_output5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115]
		    Branch {
		    DstBlock		    "scope_output6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 100]
		    Branch {
		    DstBlock		    "scope_output7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "scope_output8"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "scope_output4"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Branch {
	      DstBlock		      "bs_delay"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 240]
	    Branch {
	      DstBlock		      "Gateway Out11"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Gateway Out22"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "scale1"
	  SrcPort		  1
	  DstBlock		  "c_to_ri1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint"
	  SrcPort		  1
	  Points		  [10, 0; 0, 185]
	  Branch {
	    DstBlock		    "scale1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 85]
	    DstBlock		    "scale2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "scale2"
	  SrcPort		  1
	  DstBlock		  "c_to_ri2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_wideband_real"
	  SrcPort		  3
	  Points		  [0, 0]
	  DstBlock		  "fftdata_delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_wideband_real1"
	  SrcPort		  2
	  Points		  [0, 0]
	  DstBlock		  "fftdata_delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_wideband_real1"
	  SrcPort		  3
	  Points		  [0, 0]
	  DstBlock		  "fftdata_delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reg_coeff_pol2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_coeff_pol2"
	  SrcPort		  1
	  DstBlock		  "Slice4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "reint1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reint1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -140]
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "scale3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "scale4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reg_output_bitselect_pol1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_output_bitselect_pol1"
	  SrcPort		  1
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [210, 0; 0, 100; 115, 0]
	    Branch {
	      DstBlock		      "bitselect_1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -45]
	      DstBlock		      "scope_output1"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, 220]
	    DstBlock		    "Gateway Out12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri2"
	  SrcPort		  2
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 250]
	    DstBlock		    "Gateway Out14"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [195, 0; 0, 310; 145, 0]
	    Branch {
	      DstBlock		      "bitselect_4"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "scope_output4"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri2"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 225]
	    DstBlock		    "Gateway Out13"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [200, 0; 0, 225; 135, 0]
	    Branch {
	      DstBlock		      "bitselect_3"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "scope_output3"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  2
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [205, 0; 0, 185; 125, 0]
	    Branch {
	      Points		      [0, -35]
	      DstBlock		      "scope_output2"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "bitselect_2"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 245]
	    DstBlock		    "Gateway Out10"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bitselect_1"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    DstBlock		    "cram0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -340]
	    DstBlock		    "Reinterpret"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bitselect_2"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "cram0"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -400]
	    DstBlock		    "Reinterpret1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bitselect_3"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, -460]
	    DstBlock		    "Reinterpret2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [305, 0; 0, 540]
	    DstBlock		    "cram1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bitselect_4"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -520]
	    DstBlock		    "Reinterpret3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [305, 0; 0, 540]
	    DstBlock		    "cram1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reg_fft_shift"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cnt_adcscope_1"
	  SrcPort		  1
	  Points		  [40, 0; 0, 105; 20, 0]
	  Branch {
	    DstBlock		    "bram_adcscope_1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -160]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "cnt_adcscope_1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 135; 20, 0]
	  Branch {
	    DstBlock		    "bram_adcscope_1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "cns_adcscope_1"
	  SrcPort		  1
	  Points		  [15, 0; 0, 15]
	  DstBlock		  "cnt_adcscope_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_adcscope_trigger"
	  SrcPort		  1
	  DstBlock		  "reg_adcscope_trigger"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_adcscope_trigger"
	  SrcPort		  1
	  DstBlock		  "Slice8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge_adcscope"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "cnt_adcscope_1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 215]
	    DstBlock		    "cnt_adcscope_2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "concat_adcscope_2"
	  SrcPort		  1
	  DstBlock		  "bram_adcscope_2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "cnt_adcscope_2"
	  SrcPort		  1
	  Points		  [40, 0; 0, 105]
	  DstBlock		  "bram_adcscope_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cnt_adcscope_2"
	  SrcPort		  2
	  Points		  [30, 0; 0, 135]
	  DstBlock		  "bram_adcscope_2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "cns_adcscope_2"
	  SrcPort		  1
	  Points		  [15, 0; 0, 15]
	  DstBlock		  "cnt_adcscope_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "cns_scopes_en0"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    DstBlock		    "scope_output1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 115]
	    Branch {
	      DstBlock		      "scope_output2"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 100]
	      Branch {
		DstBlock		"scope_output3"
		DstPort			2
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"scope_output4"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  Points		  [115, 0; 0, 335]
	  Branch {
	    DstBlock		    "bitselect_1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 105]
	    Branch {
	      DstBlock		      "bitselect_2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 105]
	      Branch {
		DstBlock		"bitselect_3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"bitselect_4"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "sim_cns"
	  SrcPort		  1
	  DstBlock		  "adc"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out11"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out12"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out10"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out13"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out14"
	  SrcPort		  1
	  DstBlock		  "Scope3"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "bs_delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [55, 0]
	    Branch {
	      Points		      [0, -230]
	      DstBlock		      "Gateway Out16"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 610]
	      DstBlock		      "Gateway Out27"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "reorder"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out16"
	  SrcPort		  1
	  DstBlock		  "Scope4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out17"
	  SrcPort		  1
	  DstBlock		  "Scope4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out15"
	  SrcPort		  1
	  DstBlock		  "Scope4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out18"
	  SrcPort		  1
	  DstBlock		  "Scope4"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out19"
	  SrcPort		  1
	  DstBlock		  "Scope4"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Slice8"
	  SrcPort		  1
	  DstBlock		  "posedge_adcscope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Gateway Out17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Gateway Out15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Gateway Out18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Gateway Out19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri3"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [210, 0; 0, 100; 115, 0]
	    Branch {
	      DstBlock		      "bitselect_5"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "scope_output5"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, 220]
	    DstBlock		    "Gateway Out23"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri4"
	  SrcPort		  2
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 250]
	    DstBlock		    "Gateway Out25"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [195, 0; 0, 310; 145, 0]
	    Branch {
	      DstBlock		      "bitselect_8"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "scope_output8"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri4"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 225]
	    DstBlock		    "Gateway Out24"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [200, 0; 0, 225; 135, 0]
	    Branch {
	      DstBlock		      "bitselect_7"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -40]
	      DstBlock		      "scope_output7"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "c_to_ri3"
	  SrcPort		  2
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [205, 0; 0, 185; 125, 0]
	    Branch {
	      DstBlock		      "scope_output6"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "bitselect_6"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 245]
	    DstBlock		    "Gateway Out21"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bitselect_5"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    Points		    [0, -250]
	    DstBlock		    "Reinterpret8"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [270, 0; 0, -540]
	    DstBlock		    "cram0"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "bitselect_6"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    Points		    [0, -310]
	    DstBlock		    "Reinterpret9"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [2, 0]
	    Points		    [280, 0; 0, -540]
	    DstBlock		    "cram0"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "bitselect_7"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "cram1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -370]
	    DstBlock		    "Reinterpret10"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "bitselect_8"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "cram1"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -430]
	    DstBlock		    "Reinterpret11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "cns_scopes_en1"
	  SrcPort		  1
	  Points		  [0, 0; 30, 0]
	  Branch {
	    DstBlock		    "scope_output5"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 115]
	    Branch {
	      DstBlock		      "scope_output6"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 100]
	      Branch {
		DstBlock		"scope_output7"
		DstPort			2
	      }
	      Branch {
		Points			[0, 105]
		DstBlock		"scope_output8"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out22"
	  SrcPort		  1
	  DstBlock		  "Scope5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out23"
	  SrcPort		  1
	  DstBlock		  "Scope5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out21"
	  SrcPort		  1
	  DstBlock		  "Scope5"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out24"
	  SrcPort		  1
	  DstBlock		  "Scope5"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out25"
	  SrcPort		  1
	  DstBlock		  "Scope5"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "scale3"
	  SrcPort		  1
	  DstBlock		  "c_to_ri3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale4"
	  SrcPort		  1
	  DstBlock		  "c_to_ri4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out27"
	  SrcPort		  1
	  DstBlock		  "Scope6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out28"
	  SrcPort		  1
	  DstBlock		  "Scope6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out26"
	  SrcPort		  1
	  DstBlock		  "Scope6"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out29"
	  SrcPort		  1
	  DstBlock		  "Scope6"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out30"
	  SrcPort		  1
	  DstBlock		  "Scope6"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Reinterpret8"
	  SrcPort		  1
	  DstBlock		  "Gateway Out28"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret9"
	  SrcPort		  1
	  DstBlock		  "Gateway Out26"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret10"
	  SrcPort		  1
	  DstBlock		  "Gateway Out29"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret11"
	  SrcPort		  1
	  DstBlock		  "Gateway Out30"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sim_cns1"
	  SrcPort		  1
	  DstBlock		  "adc"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "reg_output_bitselect_pol2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reg_output_bitselect_pol2"
	  SrcPort		  1
	  DstBlock		  "Slice10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice10"
	  SrcPort		  1
	  Points		  [165, 0; 0, -230]
	  Branch {
	    Points		    [0, -105]
	    Branch {
	      Points		      [0, -105]
	      Branch {
		Points			[0, -105]
		DstBlock		"bitselect_5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bitselect_6"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "bitselect_7"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "bitselect_8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "pfb_fir_real"
	  SrcPort		  2
	  Points		  [0, 5]
	  DstBlock		  "fft_wideband_real"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pfb_fir_real"
	  SrcPort		  3
	  DstBlock		  "fft_wideband_real"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pfb_fir_real"
	  SrcPort		  4
	  Points		  [0, -5]
	  DstBlock		  "fft_wideband_real"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "pfb_fir_real"
	  SrcPort		  5
	  Points		  [0, -10]
	  DstBlock		  "fft_wideband_real"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "pfb_fir_real1"
	  SrcPort		  2
	  Points		  [0, 5]
	  DstBlock		  "fft_wideband_real1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "pfb_fir_real1"
	  SrcPort		  3
	  DstBlock		  "fft_wideband_real1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "pfb_fir_real1"
	  SrcPort		  4
	  Points		  [0, -5]
	  DstBlock		  "fft_wideband_real1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "pfb_fir_real1"
	  SrcPort		  5
	  Points		  [0, -10]
	  DstBlock		  "fft_wideband_real1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "pfb_fir_real"
	  SrcPort		  1
	  Points		  [60, 0]
	  DstBlock		  "fft_wideband_real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "pfb_fir_real1"
	  SrcPort		  1
	  Points		  [30, 0; 0, -30]
	  DstBlock		  "fft_wideband_real1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fft_delay"
	  SrcPort		  1
	  DstBlock		  "coeff_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "fftdata_delay1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "scale1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fftdata_delay2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "scale2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fftdata_delay3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "scale3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "fftdata_delay4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "scale4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "adc_data_delay1"
	  SrcPort		  1
	  Points		  [0, 0; 315, 0]
	  Branch {
	    Points		    [0, 1325]
	    DstBlock		    "force_adc_i0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pfb_fir_real"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "adc_data_delay2"
	  SrcPort		  1
	  Points		  [305, 0; 0, 30]
	  Branch {
	    Points		    [0, 1305]
	    DstBlock		    "force_adc_i1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pfb_fir_real"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "adc_data_delay3"
	  SrcPort		  1
	  Points		  [295, 0; 0, 60]
	  Branch {
	    Points		    [0, 1285]
	    DstBlock		    "force_adc_i2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pfb_fir_real"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "adc_data_delay4"
	  SrcPort		  1
	  Points		  [285, 0; 0, 90]
	  Branch {
	    Points		    [0, 1265]
	    DstBlock		    "force_adc_i3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pfb_fir_real"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "adc_data_delay5"
	  SrcPort		  1
	  Points		  [275, 0; 0, 690]
	  Branch {
	    Points		    [0, 790]
	    DstBlock		    "force_adc_i4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pfb_fir_real1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "adc_data_delay6"
	  SrcPort		  1
	  Points		  [265, 0; 0, 720]
	  Branch {
	    Points		    [0, 770]
	    DstBlock		    "force_adc_i5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pfb_fir_real1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "adc_data_delay7"
	  SrcPort		  1
	  Points		  [255, 0; 0, 750]
	  Branch {
	    Points		    [0, 750]
	    DstBlock		    "force_adc_i6"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pfb_fir_real1"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "adc_data_delay8"
	  SrcPort		  1
	  Points		  [245, 0; 0, 780]
	  Branch {
	    Points		    [0, 730]
	    DstBlock		    "force_adc_i7"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pfb_fir_real1"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "system_counter"
	  SrcPort		  1
	  Points		  [955, 0]
	  DstBlock		  "dist_gbe"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dist_gbe"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  9
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  10
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "led2_pps"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  11
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  12
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "adc"
	  SrcPort		  17
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dist_gbe"
	  SrcPort		  1
	  DstBlock		  "Terminator12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dist_gbe"
	  SrcPort		  2
	  DstBlock		  "Terminator13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cnt_adcscope_1"
	  SrcPort		  3
	  DstBlock		  "Terminator7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram_adcscope_1"
	  SrcPort		  1
	  DstBlock		  "Terminator9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cnt_adcscope_2"
	  SrcPort		  3
	  DstBlock		  "Terminator8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram_adcscope_2"
	  SrcPort		  1
	  DstBlock		  "Terminator10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "reorder"
	  SrcPort		  1
	  DstBlock		  "square_transposer"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "square_transposer"
	  SrcPort		  1
	  DstBlock		  "dist_gbe"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cns_reorder"
	  SrcPort		  1
	  DstBlock		  "reorder"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "cram0"
	  SrcPort		  1
	  DstBlock		  "reorder"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "cram1"
	  SrcPort		  1
	  DstBlock		  "reorder"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "reorder"
	  SrcPort		  3
	  DstBlock		  "square_transposer"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "reorder"
	  SrcPort		  4
	  DstBlock		  "square_transposer"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "square_transposer"
	  SrcPort		  2
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "square_transposer"
	  SrcPort		  3
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Annotation {
	  Name			  "n * LCM(reoder_order=2)*(taps*clksperFFT=2*"
"64=128)=256"
	  Position		  [222, 196]
	}
	Annotation {
	  Name			  "Pol 1"
	  Position		  [291, 345]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Pol 2"
	  Position		  [341, 495]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Real sampling at 800MSa/sec\nto give B/W of"
" 0-400MHz"
	  Position		  [189, 656]
	}
	Annotation {
	  Name			  "ADC Scope\nOutputs raw bits from ADC so you"
" can measure voltage levels"
	  Position		  [735, 2041]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  Name			  "ARM/PPS Reset Circuit\n1. User sets ARM hig"
"h at half-second\n2. 1PPS arrives.\n3. PPSARMReset signal goes high for one c"
"lock on the 1PPS\n4. ARM is reset, and won't go high again until user brings "
"it low then high"
	  Position		  [1715, 2258]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Unsigned, 18-bits, b.p. at 12\nCoefficient "
"by which to scale the output of the FFT."
	  Position		  [1127, 132]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Selects which 8 bits from 18 are outputted."
"\n0 is lowest 8-bits: bits 0-7 (inclusive)\n1: bits 4-9\n2: bits 8-15\n3 is h"
"ighest 8-bits: bits 10-17"
	  Position		  [1802, 27]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Extract 8 bits from 18"
	  Position		  [2251, 416]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Extract 8 bits from 18"
	  Position		  [2251, 1166]
	  DropShadow		  on
	}
	Annotation {
	  Name			  "Delay is here for timing purposes:\notherwi"
"se adc_sync fails timing."
	  Position		  [434, 338]
	}
      }
    }
    Annotation {
      Name		      "left"
      Position		      [5492, 2660]
    }
    Annotation {
      Name		      "Coherent-dedispersion Pulsar Machine\nNancay Ra"
"dio Telescope\nPeter McMahon (CASPER/meerKAT)\nAugust 2008\nVersion 1.0"
      Position		      [201, 55]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
    Annotation {
      Name		      "128 channel, dual pol, 400MHz\n\nThis version o"
"f the design:\n\n - sends channels f0,...,f63 to 10GbE port 0\n - sends chann"
"els f64,...,f127 to 10GbE port 1\n - does not allow for different IP or UDP p"
"ort settings (i.e. no \"load balancing\")\n\nBig packet version (16 half-spec"
"tra per packet => 4096 bytes + 16*8 bytes)"
      Position		      [416, 85]
      HorizontalAlignment     "left"
      DropShadow	      on
    }
  }
}
MatData {
  NumRecords		  144
  DataRecord {
    Tag			    DataTag143
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag142
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag141
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag140
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag139
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag138
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag137
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag136
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag135
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag134
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 '/0%!P"
  }
  DataRecord {
    Tag			    DataTag133
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =%U1 0"
  }
  DataRecord {
    Tag			    DataTag132
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 PUBO @"
  }
  DataRecord {
    Tag			    DataTag131
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 [AY@ P"
  }
  DataRecord {
    Tag			    DataTag130
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 K&6@!P"
  }
  DataRecord {
    Tag			    DataTag129
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ;2):!@"
  }
  DataRecord {
    Tag			    DataTag128
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =%U1 0"
  }
  DataRecord {
    Tag			    DataTag127
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 PUBO @"
  }
  DataRecord {
    Tag			    DataTag126
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 [AY@ P"
  }
  DataRecord {
    Tag			    DataTag125
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 S3B_!P"
  }
  DataRecord {
    Tag			    DataTag124
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 +\"9- P"
  }
  DataRecord {
    Tag			    DataTag123
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =%U1 0"
  }
  DataRecord {
    Tag			    DataTag122
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 PUBO @"
  }
  DataRecord {
    Tag			    DataTag121
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 [AY@ P"
  }
  DataRecord {
    Tag			    DataTag120
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 [@O>!P"
  }
  DataRecord {
    Tag			    DataTag119
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ZRE   "
  }
  DataRecord {
    Tag			    DataTag118
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =%U1 0"
  }
  DataRecord {
    Tag			    DataTag117
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 PUBO @"
  }
  DataRecord {
    Tag			    DataTag116
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 [AY@ P"
  }
  DataRecord {
    Tag			    DataTag115
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 #]_\\!P"
  }
  DataRecord {
    Tag			    DataTag114
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 JBTS!0"
  }
  DataRecord {
    Tag			    DataTag113
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 E;5Q @"
  }
  DataRecord {
    Tag			    DataTag112
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 <^X,!0"
  }
  DataRecord {
    Tag			    DataTag111
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 @J6#!P"
  }
  DataRecord {
    Tag			    DataTag110
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 C\\!@ P"
  }
  DataRecord {
    Tag			    DataTag109
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 J^W@ 0"
  }
  DataRecord {
    Tag			    DataTag108
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 +.(3!@"
  }
  DataRecord {
    Tag			    DataTag107
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 <^X,!0"
  }
  DataRecord {
    Tag			    DataTag106
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 @J6#!P"
  }
  DataRecord {
    Tag			    DataTag105
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 C\\!@ P"
  }
  DataRecord {
    Tag			    DataTag104
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 S,#_ 0"
  }
  DataRecord {
    Tag			    DataTag103
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 Z^4& P"
  }
  DataRecord {
    Tag			    DataTag102
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 <^X,!0"
  }
  DataRecord {
    Tag			    DataTag101
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 @J6#!P"
  }
  DataRecord {
    Tag			    DataTag100
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 C\\!@ P"
  }
  DataRecord {
    Tag			    DataTag99
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 [9,> @"
  }
  DataRecord {
    Tag			    DataTag98
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 JNGY!P"
  }
  DataRecord {
    Tag			    DataTag97
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 <^X,!0"
  }
  DataRecord {
    Tag			    DataTag96
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 @J6#!P"
  }
  DataRecord {
    Tag			    DataTag95
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 C\\!@ P"
  }
  DataRecord {
    Tag			    DataTag94
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 #F<] @"
  }
  DataRecord {
    Tag			    DataTag93
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 :>WL! "
  }
  DataRecord {
    Tag			    DataTag92
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 %/+\" P"
  }
  DataRecord {
    Tag			    DataTag91
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag90
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag89
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 T_]6! "
  }
  DataRecord {
    Tag			    DataTag88
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 (_X: P"
  }
  DataRecord {
    Tag			    DataTag87
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag86
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag85
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 Q7KA 0"
  }
  DataRecord {
    Tag			    DataTag84
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag83
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag82
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 8P!5!P"
  }
  DataRecord {
    Tag			    DataTag81
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag80
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag79
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 IL@$!P"
  }
  DataRecord {
    Tag			    DataTag78
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag77
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag76
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 IL@$!P"
  }
  DataRecord {
    Tag			    DataTag75
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 (P(< @"
  }
  DataRecord {
    Tag			    DataTag74
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag73
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag72
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 _246!@"
  }
  DataRecord {
    Tag			    DataTag71
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^9\\Y P"
  }
  DataRecord {
    Tag			    DataTag70
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag69
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag68
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 H6 *!@"
  }
  DataRecord {
    Tag			    DataTag67
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^(W !P"
  }
  DataRecord {
    Tag			    DataTag66
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ]WM'! "
  }
  DataRecord {
    Tag			    DataTag65
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag64
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 Y?SO P"
  }
  DataRecord {
    Tag			    DataTag63
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \"$93 @"
  }
  DataRecord {
    Tag			    DataTag62
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \"\"3P!P"
  }
  DataRecord {
    Tag			    DataTag61
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag60
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag59
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag58
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag57
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag56
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag55
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag54
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag53
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag52
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 #(3^ P"
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 T_]6! "
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 (_X: P"
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 Q7KA 0"
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 8P!5!P"
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 IL@$!P"
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 IL@$!P"
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 (P(< @"
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 _246!@"
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^9\\Y P"
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 H6 *!@"
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^(W !P"
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ]WM'! "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 Y?SO P"
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \"$93 @"
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \"\"3P!P"
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 #(3^ P"
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 <6<>! "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 [%?C  "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 [5?C  "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 %@06!P"
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 W\\OR 0"
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 W\\OR 0"
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 Y/0&!0"
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    6!H   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X     "
"#0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"8\"   !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   . #   &    \"     (         !0    @    !     0    $         !0 $ !   "
"  !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '"
"!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:  "
"       !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L"
"7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    ( "
"    0    @    !         !     (    5FER=&5X,E .    .     8    (    !         "
" %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"    "
" 0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    "
"!          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   #     &"
"    \"     0         !0    @    !     P    $         $  # %A35  .    2     8 "
"   (    !          %    \"     $    2     0         0    $@   \"XO=&5S=&)L;V-"
"K+W-Y<V=E;@        X    P    !@    @    $          4    (     0    ,    !    "
"     !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $     "
"    $  \" #$P   .    2     8    (    !          %    \"     $    8     0     "
"    0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $       "
"   4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0        "
" !0    @    !     0    $         $  ! #     .    ,     8    (    !          %"
"    \"                0         0          X   !@!   !@    @    \"          4"
"    (     0    $    !          4 !  3     0   -$   !N9V-?8V]N9FEG            "
"<WEN=&AE<VES7VQA;F=U86=E '-Y;G1H97-I<U]T;V]L      !X:6QI;GAF86UI;'D         <"
"&%R=                    '-P965D                  !T97-T8F5N8V@             <&"
"%C:V%G90               &1I<F5C=&]R>0            !S>7-C;&M?<&5R:6]D        8VQ"
"O8VM?;&]C                       .    Z     8    (     @         %    \"     $"
"    !     0         %  0 %0    $    J    :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D"
"95]C9@                      #@   #@    &    \"     8         !0    @    !    "
" 0    $         \"0    @           #P/PX    X    !@    @    &          4    ("
"     0    $    !          D    (               .    ,     8    (    !        "
"  %    \"     $    $     0         0  0 5DA$3 X    P    !@    @    $         "
" 4    (     0    ,    !         !   P!84U0 #@   #@    &    \"     0         !"
"0    @    !    \"     $         $     @   !6:7)T97@R4 X    X    !@    @    $ "
"         4    (     0    <    !         !     '    >&,R=G U,  .    ,     8   "
" (    !          %    \"     $    \"     0         0  ( +3<   X    P    !@   "
" @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \""
"     0         !0    @    !    !@    $         $     8   !F9C$Q-3(   X   !(  "
"  !@    @    $          4    (     0   !<    !         !     7    +B]P87-P7S$"
"V:7!?,39C:\"]S>7-G96X #@   #     &    \"     0         !0    @    !     0    "
"$         $  ! #4    .    ,     8    (    !          %    \"                0"
"         0          X     #0  !@    @    \"          4    (     0    $    !  "
"        4 !  ,     0   !@   !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8   "
" (     @         %    \"     $    !     0         %  0 $P    $   \"%    8V]M<"
"&EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E"
"]N971L:7-T         '1R:6U?=F)I=',           !D8FQ?;W9R9               9&5P<F5"
"C871E9%]C;VYT<F]L      X    X    !@    @    $          4    (     0    <    !"
"         !     '    =&%R9V5T,@ .    N $   8    (     @         %    \"     $ "
"   !     0         %  0 !P    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@  "
"  @    !          4    (     0    (    !          X   !     !@    @    $     "
"     4    (     0    L    !         !     +    2$1,($YE=&QI<W0       X   !   "
"  !@    @    $          4    (     0    L    !         !     +    3D=#($YE=&Q"
"I<W0       X   \"H    !@    @    !          4    (     0    (    !          X"
"    X    !@    @    $          4    (     0    <    !         !     '    =&%R"
"9V5T,0 .    .     8    (    !          %    \"     $    '     0         0    "
"!P   '1A<F=E=#( #@   #     &    \"     0         !0    @    !     0    $     "
"    $  ! #$    .    ,     8    (    !          %    \"     $    #     0      "
"   0  , ;V9F  X   !(    !@    @    $          4    (     0   !<    !         "
"!     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \"     0         !"
"0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,. "
"   ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X  "
" \"8\"   !@    @    \"          4    (     0    $    !          4 !  (     0 "
"  !    !T87)G970Q '1A<F=E=#( #@   . #   &    \"     (         !0    @    !   "
"  0    $         !0 $ !     !    P    'AI;&EN>&9A;6EL>0    !P87)T            "
"    <W!E960              '!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;"
"W)Y         '1E<W1B96YC:         !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N '"
")U;E]C;W)E9V5N      !E=F%L7V9I96QD        8VQO8VM?;&]C          X    X    !@ "
"   @    $          4    (     0    @    !         !     (    5FER=&5X,E .    "
".     8    (    !          %    \"     $    '     0         0    !P   'AC,G9P"
"-3  #@   #     &    \"     0         !0    @    !     @    $         $  \" \""
"TW   .    .     8    (    !          %    \"     $    &     0         0    !@"
"   &9F,3$U,@  #@   #     &    \"     0         !0    @    !     P    $       "
"  $  # %A35  .    2     8    (    !          %    \"     $    2     0        "
" 0    $@   \"XO=&5S=&)L;V-K+W-Y<V=E;@        X    P    !@    @    $          "
"4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0"
"    @    !     @    $         $  \" #$P   .    2     8    (    !          %  "
"  \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX  "
"  P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #"
"     &    \"     0         !0    @    !     0    $         $  ! #     .    , "
"    8    (    !          %    \"                0         0          X   !@! "
"  !@    @    \"          4    (     0    $    !          4 !  3     0   -$   "
"!N9V-?8V]N9FEG            <WEN=&AE<VES7VQA;F=U86=E '-Y;G1H97-I<U]T;V]L      !"
"X:6QI;GAF86UI;'D         <&%R=                    '-P965D                  !T"
"97-T8F5N8V@             <&%C:V%G90               &1I<F5C=&]R>0            !S>"
"7-C;&M?<&5R:6]D        8VQO8VM?;&]C                       .    Z     8    (  "
"   @         %    \"     $    !     0         %  0 %0    $    J    :6YC;'5D95"
"]C;&]C:W=R87!P97( :6YC;'5D95]C9@                      #@   #@    &    \"     "
"8         !0    @    !     0    $         \"0    @           #P/PX    X    !@"
"    @    &          4    (     0    $    !          D    (               .   "
" ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X    "
"P    !@    @    $          4    (     0    ,    !         !   P!84U0 #@   #@ "
"   &    \"     0         !0    @    !    \"     $         $     @   !6:7)T97@"
"R4 X    X    !@    @    $          4    (     0    <    !         !     '    "
">&,R=G U,  .    ,     8    (    !          %    \"     $    \"     0         "
"0  ( +3<   X    P    !@    @    $          4    (     0    ,    !         !  "
" P!O9F8 #@   #@    &    \"     0         !0    @    !    !@    $         $   "
"  8   !F9C$Q-3(   X   !(    !@    @    $          4    (     0   !<    !     "
"    !     7    +B]P87-P7S$V:7!?,39C:\"]S>7-G96X #@   #     &    \"     0     "
"    !0    @    !     0    $         $  ! #4    .    ,     8    (    !        "
"  %    \"                0         0          "
  }
}
