/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/bin/m_generic  -mp  4  -prjfile  /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/scratchproject.prs  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis   -part M2GL010  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/synlog/report/top_premap.xml -merge_inferred_clocks 0  -top_level_module  work.top  -implementation  synthesis  -ovm  /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top.vm  -conchk_prepass  /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top_cck.rpt   -freq 100.000   -tcl  /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/designer/top/synthesis.fdc  /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/synwork/top_mult.srs  -flow prepass  -gcc_prepass  -osrd  /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/synwork/top_prem.srd  -qsap  /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top.sap  -devicelib  /remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/generic/igloo2.v  -ologparam  /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/syntmp/top.plg  -osyn  /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/synwork/top_prem.srd  -prjdir  /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/  -prjname  top_syn  -log  /home/s2556154/Libero/ThesisProject/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/synlog/top_premap.srr  -sn  2021.09  -jobname  "premap" 
relcom:/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/bin/m_generic -mp 4 -prjfile ../scratchproject.prs -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -part M2GL010 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/top_premap.xml -merge_inferred_clocks 0 -top_level_module work.top -implementation synthesis -ovm ../top.vm -conchk_prepass ../top_cck.rpt -freq 100.000 -tcl ../../designer/top/synthesis.fdc ../synwork/top_mult.srs -flow prepass -gcc_prepass -osrd ../synwork/top_prem.srd -qsap ../top.sap -devicelib /remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/generic/igloo2.v -ologparam top.plg -osyn ../synwork/top_prem.srd -prjdir ../ -prjname top_syn -log ../synlog/top_premap.srr -sn 2021.09 -jobname "premap"
rc:1 success:1 runtime:2
file:../scratchproject.prs|io:o|time:1726818328|size:11995|exec:0|csum:
file:../top.vm|io:o|time:0|size:-1|exec:0|csum:
file:../top_cck.rpt|io:o|time:1726818337|size:10597|exec:0|csum:
file:../../designer/top/synthesis.fdc|io:i|time:1726818325|size:1945|exec:0|csum:939D9DEB6E7C92069650523BAFFBCC8A
file:../synwork/top_mult.srs|io:i|time:1726818335|size:7491|exec:0|csum:555E20A51F36F4BC7A4384FDD36FDCDC
file:../synwork/top_prem.srd|io:o|time:1726818336|size:366224|exec:0|csum:
file:../top.sap|io:o|time:1726818337|size:11924|exec:0|csum:
file:/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/lib/generic/igloo2.v|io:i|time:1646901461|size:15557|exec:0|csum:D3DF1A20EECC203C3DF8DAAD32DE5FA4
file:top.plg|io:o|time:1726818335|size:0|exec:0|csum:
file:../synwork/top_prem.srd|io:o|time:1726818336|size:366224|exec:0|csum:
file:../synlog/top_premap.srr|io:o|time:1726818337|size:37630|exec:0|csum:
file:/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/linux_a_64/m_generic|io:i|time:1646901465|size:47283408|exec:1|csum:32A8308D2F5457D4E147D569BD2EB6B5
file:/remote/labware/packages/microsemi/libero/v2022.1/SynplifyPro/bin/m_generic|io:i|time:1646901452|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
