{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456421311821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456421311821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 14:28:31 2016 " "Processing started: Thu Feb 25 14:28:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456421311821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456421311821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_32_bits -c ula_32_bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_32_bits -c ula_32_bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456421311821 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1456421312140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspaces/github/pbl-sd-2/components/detector_de_flags/detector_de_flags.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspaces/github/pbl-sd-2/components/detector_de_flags/detector_de_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 detector_de_flags " "Found entity 1: detector_de_flags" {  } { { "../detector_de_flags/detector_de_flags.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/detector_de_flags/detector_de_flags.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456421312187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456421312187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_32_bits " "Found entity 1: ula_32_bits" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456421312187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456421312187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ula_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_ula_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_ula_32_bits " "Found entity 1: TB_ula_32_bits" {  } { { "TB_ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/TB_ula_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456421312187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456421312187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula_32_bits " "Elaborating entity \"ula_32_bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456421312281 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula_32_bits.v(97) " "Verilog HDL Case Statement warning at ula_32_bits.v(97): incomplete case statement has no default case item" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 97 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1456421312281 "|ula_32_bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_out ula_32_bits.v(93) " "Verilog HDL Always Construct warning at ula_32_bits.v(93): inferring latch(es) for variable \"Data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456421312281 "|ula_32_bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S ula_32_bits.v(93) " "Verilog HDL Always Construct warning at ula_32_bits.v(93): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456421312281 "|ula_32_bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Carry_out ula_32_bits.v(93) " "Verilog HDL Always Construct warning at ula_32_bits.v(93): inferring latch(es) for variable \"Carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456421312281 "|ula_32_bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Signal ula_32_bits.v(93) " "Verilog HDL Always Construct warning at ula_32_bits.v(93): inferring latch(es) for variable \"Signal\", which holds its previous value in one or more paths through the always construct" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1456421312281 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Signal ula_32_bits.v(193) " "Inferred latch for \"Signal\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry_out ula_32_bits.v(193) " "Inferred latch for \"Carry_out\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[0\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[0\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[1\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[1\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[2\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[2\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[3\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[3\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[4\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[4\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[5\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[5\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[6\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[6\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[7\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[7\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[8\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[8\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[9\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[9\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[10\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[10\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[11\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[11\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[12\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[12\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[13\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[13\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[14\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[14\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[15\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[15\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[16\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[16\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[17\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[17\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[18\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[18\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[19\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[19\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[20\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[20\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[21\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[21\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[22\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[22\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[23\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[23\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[24\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[24\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[25\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[25\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[26\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[26\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[27\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[27\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[28\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[28\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[29\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[29\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[30\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[30\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[31\] ula_32_bits.v(193) " "Inferred latch for \"Data_out\[31\]\" at ula_32_bits.v(193)" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1456421312296 "|ula_32_bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_de_flags detector_de_flags:U1 " "Elaborating entity \"detector_de_flags\" for hierarchy \"detector_de_flags:U1\"" {  } { { "ula_32_bits.v" "U1" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456421312330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[0\]\$latch " "Latch Data_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[1\]\$latch " "Latch Data_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[2\]\$latch " "Latch Data_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[3\]\$latch " "Latch Data_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[4\]\$latch " "Latch Data_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[1\] " "Ports D and ENA on the latch are fed by the same signal Selection\[1\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[5\]\$latch " "Latch Data_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[1\] " "Ports D and ENA on the latch are fed by the same signal Selection\[1\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[6\]\$latch " "Latch Data_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[1\] " "Ports D and ENA on the latch are fed by the same signal Selection\[1\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[7\]\$latch " "Latch Data_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[1\] " "Ports D and ENA on the latch are fed by the same signal Selection\[1\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[8\]\$latch " "Latch Data_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[9\]\$latch " "Latch Data_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[10\]\$latch " "Latch Data_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[11\]\$latch " "Latch Data_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[12\]\$latch " "Latch Data_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[13\]\$latch " "Latch Data_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[14\]\$latch " "Latch Data_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[15\]\$latch " "Latch Data_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[16\]\$latch " "Latch Data_out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[17\]\$latch " "Latch Data_out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[18\]\$latch " "Latch Data_out\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[19\]\$latch " "Latch Data_out\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[20\]\$latch " "Latch Data_out\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[21\]\$latch " "Latch Data_out\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[22\]\$latch " "Latch Data_out\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[23\]\$latch " "Latch Data_out\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[24\]\$latch " "Latch Data_out\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[1\] " "Ports D and ENA on the latch are fed by the same signal Selection\[1\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[25\]\$latch " "Latch Data_out\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[1\] " "Ports D and ENA on the latch are fed by the same signal Selection\[1\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[26\]\$latch " "Latch Data_out\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[1\] " "Ports D and ENA on the latch are fed by the same signal Selection\[1\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[27\]\$latch " "Latch Data_out\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[1\] " "Ports D and ENA on the latch are fed by the same signal Selection\[1\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[28\]\$latch " "Latch Data_out\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[29\]\$latch " "Latch Data_out\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[30\]\$latch " "Latch Data_out\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313138 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Data_out\[31\]\$latch " "Latch Data_out\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[3\] " "Ports D and ENA on the latch are fed by the same signal Selection\[3\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313154 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Signal\$latch " "Latch Signal\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[3\] " "Ports D and ENA on the latch are fed by the same signal Selection\[3\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313154 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Carry_out\$latch " "Latch Carry_out\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Selection\[4\] " "Ports D and ENA on the latch are fed by the same signal Selection\[4\]" {  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1456421313154 ""}  } { { "ula_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/ula_32_bits/ula_32_bits.v" 193 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1456421313154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1456421314082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456421317443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456421317443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1044 " "Implemented 1044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456421317506 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456421317506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "937 " "Implemented 937 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456421317506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456421317506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456421317521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 14:28:37 2016 " "Processing ended: Thu Feb 25 14:28:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456421317521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456421317521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456421317521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456421317521 ""}
