$date
	Sun Oct 23 01:53:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#972947
b100 !
1"
#972950
b100 &
b100 %
1$
#972951
0"
#972954
b10 &
b10 %
#972958
b1 &
1#
b1 %
#972962
b0 &
b0 %
0#
0$
#1966555
b11010 !
1"
#1966558
b11010 &
b11010 %
1$
#1966559
0"
#1966562
b1101 &
b1101 %
#1966566
b101000 &
b101000 %
#1966570
b10100 &
b10100 %
#1966574
b1010 &
b1010 %
#1966578
b101 &
b101 %
#1966582
b10000 &
b10000 %
#1966586
b1000 &
b1000 %
#1966590
b100 &
b100 %
#1966594
b10 &
b10 %
#1966598
b1 &
1#
b1 %
#1966602
b0 &
b0 %
0#
0$
#2990321
b1111 !
1"
#2990322
b1111 &
b1111 %
1$
#2990323
0"
#2990326
b101110 &
b101110 %
#2990330
b10111 &
b10111 %
#2990334
b1000110 &
b1000110 %
#2990338
b100011 &
b100011 %
#2990342
b1101010 &
b1101010 %
#2990346
b110101 &
b110101 %
#2990350
b10100000 &
b10100000 %
#2990354
b1010000 &
b1010000 %
#2990358
b101000 &
b101000 %
#2990362
b10100 &
b10100 %
#2990366
b1010 &
b1010 %
#2990370
b101 &
b101 %
#2990374
b10000 &
b10000 %
#2990378
b1000 &
b1000 %
#2990382
b100 &
b100 %
#2990386
b10 &
b10 %
#2990390
b1 &
1#
b1 %
#2990394
b0 &
b0 %
0#
0$
#4500012
