#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 10 12:57:24 2025
# Process ID: 26848
# Current directory: C:/Travail/S4InfoAtelier4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17312 C:\Travail\S4InfoAtelier4\s4InfoAtelier4.xpr
# Log file: C:/Travail/S4InfoAtelier4/vivado.log
# Journal file: C:/Travail/S4InfoAtelier4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Travail/S4InfoAtelier4/s4InfoAtelier4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Travail/S4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1095.598 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}
Reading block design file <C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>...
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- grams:gramslib:mycolorRegister:1.0 - mycolorRegister_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:module_ref:testPatternGen2:1.0 - testPatternGen2_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_proc_ss:2.3 - v_proc_ss_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- grams:gramslib:pixelDataToVideoStream:1.0 - pixelDataToVideoStre_0
Successfully read diagram <atelier4> from block design file <C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.152 ; gain = 200.062
file mkdir C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new
close [ open C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/color_converter.vhd w ]
add_files C:/Travail/S4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/new/color_converter.vhd
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 10 13:07:32 2025...
