m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/SEM4/RISC_pipeline/VHDL_Implementation/simulation/modelsim
Eadder
Z1 w1682967783
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 23
R0
Z7 8C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_adder.vhd
Z8 FC:/SEM4/RISC_pipeline/VHDL_Implementation/ID_adder.vhd
l0
L5 1
VQ8;BAm]`zTmQ9?bP=>2cN1
!s100 LHgCagbNbgW]9A:3TIE8[1
Z9 OV;C;2020.1;71
31
Z10 !s110 1683286277
!i10b 1
Z11 !s108 1683286277.000000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_adder.vhd|
Z13 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_adder.vhd|
!i113 1
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Abehave
R2
R3
R4
R5
R6
DEx4 work 5 adder 0 22 Q8;BAm]`zTmQ9?bP=>2cN1
!i122 23
l13
L12 8
VziF^5TYLF[kSkSWe]5Ri>3
!s100 18bzAzm?Ia1i^@[UijSW;1
R9
31
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Ealu
Z16 w1682966918
R4
R5
R6
!i122 21
R0
Z17 8C:/SEM4/RISC_pipeline/VHDL_Implementation/ALU_pipeline.vhd
Z18 FC:/SEM4/RISC_pipeline/VHDL_Implementation/ALU_pipeline.vhd
l0
L5 1
VZ]JDm0[WBoi@D7JR_UJDH0
!s100 8_3kjPEIbkTDiA_K]6IM;0
R9
31
R10
!i10b 1
Z19 !s108 1683286276.000000
Z20 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/ALU_pipeline.vhd|
Z21 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/ALU_pipeline.vhd|
!i113 1
R14
R15
Abehave
R4
R5
R6
DEx4 work 3 alu 0 22 Z]JDm0[WBoi@D7JR_UJDH0
!i122 21
l51
L17 74
V_[;1LI?i0zG@NcWEdH>XV1
!s100 WYOPkZ1QD=Cm5<_LgdOhM3
R9
31
R10
!i10b 1
R19
R20
R21
!i113 1
R14
R15
Ecomplementor
Z22 w1683274399
R4
R5
R6
!i122 20
R0
Z23 8C:/SEM4/RISC_pipeline/VHDL_Implementation/complementor.vhd
Z24 FC:/SEM4/RISC_pipeline/VHDL_Implementation/complementor.vhd
l0
L5 1
V9[[bje=M6RF5IA>hjcSYz1
!s100 Mh_gcSX2gLeai6Ucno<5F2
R9
31
Z25 !s110 1683286276
!i10b 1
R19
Z26 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/complementor.vhd|
Z27 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/complementor.vhd|
!i113 1
R14
R15
Abehave
R4
R5
R6
DEx4 work 12 complementor 0 22 9[[bje=M6RF5IA>hjcSYz1
!i122 20
l23
L11 26
V8NoD1=40mMNJM9TD>14fn3
!s100 S>CS>;6[hoCO62SbYe[d]2
R9
31
R25
!i10b 1
R19
R26
R27
!i113 1
R14
R15
Edatapath
Z28 w1683286176
R2
R3
R4
R5
R6
!i122 19
R0
Z29 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl
Z30 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl
l0
L5 1
V7Xgd=NY_]:[F^?M`<Pez<1
!s100 kHHXF1>e<_A0R<3XgQ16B2
R9
31
R25
!i10b 1
R19
Z31 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl|
Z32 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Datapath.vhdl|
!i113 1
R14
R15
Astruct
R2
R3
R4
R5
R6
DEx4 work 8 datapath 0 22 7Xgd=NY_]:[F^?M`<Pez<1
!i122 19
l496
L12 764
VAK^cDSi>zQWFGGimKOaCD2
!s100 _nHPIMi<[Rz`7^Dj>jOdh0
R9
31
R25
!i10b 1
R19
R31
R32
!i113 1
R14
R15
Edff_en
Z33 w1670248019
R5
R6
!i122 18
R0
Z34 8C:/SEM4/RISC_pipeline/VHDL_Implementation/dff_en.vhd
Z35 FC:/SEM4/RISC_pipeline/VHDL_Implementation/dff_en.vhd
l0
L3 1
VS@FnW7bH9P2HbV3;ZXCmI3
!s100 l9gC@LIoi_n83HaDMd>o93
R9
31
R25
!i10b 1
R19
Z36 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/dff_en.vhd|
Z37 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/dff_en.vhd|
!i113 1
R14
R15
Abehave
R5
R6
DEx4 work 6 dff_en 0 22 S@FnW7bH9P2HbV3;ZXCmI3
!i122 18
l16
L13 19
VkecbAB3SBD0^jzm5YEo6J1
!s100 _jKBL9M[ElY>901m5?]kT3
R9
31
R25
!i10b 1
R19
R36
R37
!i113 1
R14
R15
Eexmem
R22
R4
R5
R6
!i122 17
R0
Z38 8C:/SEM4/RISC_pipeline/VHDL_Implementation/EXMEM_jainesh.vhd
Z39 FC:/SEM4/RISC_pipeline/VHDL_Implementation/EXMEM_jainesh.vhd
l0
L5 1
Ve4Pjgh8CHHQN=]iRm>3nj2
!s100 n?gJcI_EMT2>O2P1RIX]B3
R9
31
R25
!i10b 1
R19
Z40 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/EXMEM_jainesh.vhd|
Z41 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/EXMEM_jainesh.vhd|
!i113 1
R14
R15
Aexmem_arch
R4
R5
R6
DEx4 work 5 exmem 0 22 e4Pjgh8CHHQN=]iRm>3nj2
!i122 17
l94
L55 62
VW9EZeX[9aED81EnJliIK53
!s100 NO]Ube1c16TQkDked;]ij0
R9
31
R25
!i10b 1
R19
R40
R41
!i113 1
R14
R15
Eforwarding_unit
Z42 w1683286105
R4
R5
R6
!i122 16
R0
Z43 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd
Z44 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd
l0
L5 1
VDhXG5NUo@UAfASDXCC6og3
!s100 CDD^loUY@RnM89LIhc?`S1
R9
31
R25
!i10b 1
R19
Z45 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd|
Z46 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Forwarding_Unit.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 15 forwarding_unit 0 22 DhXG5NUo@UAfASDXCC6og3
!i122 16
l16
L14 31
Vc;cVXa[?LoB0HT80oed7@3
!s100 1SlLGecWUToGLV7?B34d22
R9
31
R25
!i10b 1
R19
R45
R46
!i113 1
R14
R15
Ehaz_bex
R22
R4
R5
R6
!i122 15
R0
Z47 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_BEX.vhd
Z48 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_BEX.vhd
l0
L5 1
Vb=DDn[b<EENPZWJ5PhLP[2
!s100 aE_bd>f6OoBhkXKH`_85R1
R9
31
R25
!i10b 1
R19
Z49 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_BEX.vhd|
Z50 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_BEX.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 7 haz_bex 0 22 b=DDn[b<EENPZWJ5PhLP[2
!i122 15
l20
L19 26
V[:NGe3UkBHCRY4m_4nU;B3
!s100 fR<I>U[5CBL8=9?oRmLKP2
R9
31
R25
!i10b 1
R19
R49
R50
!i113 1
R14
R15
Ehaz_jal
Z51 w1683069070
R4
R5
R6
!i122 14
R0
Z52 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JAL.vhd
Z53 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JAL.vhd
l0
L5 1
VJ]FB_^7hUNSE6=D7o^n3Y3
!s100 G_U[__NAd?MV1dia23JVz2
R9
31
R25
!i10b 1
R19
Z54 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JAL.vhd|
Z55 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JAL.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 7 haz_jal 0 22 J]FB_^7hUNSE6=D7o^n3Y3
!i122 14
l13
Z56 L12 12
Vn[ikR=HOiT4jTF0U;eK]m3
!s100 k<^hnlac0<`e@2Td<6WGf2
R9
31
R25
!i10b 1
R19
R54
R55
!i113 1
R14
R15
Ehaz_jlr
R22
R4
R5
R6
!i122 13
R0
Z57 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JLR.vhd
Z58 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JLR.vhd
l0
L5 1
Vg;HLBl9V<Sffeh9TQM;e21
!s100 jGIHk>WeFN7b`=_cVk7LP0
R9
31
R25
!i10b 1
R19
Z59 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JLR.vhd|
Z60 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_JLR.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 7 haz_jlr 0 22 g;HLBl9V<Sffeh9TQM;e21
!i122 13
l13
L12 14
VFL32INTmP5m?6CGo^PkKk0
!s100 Dl64ajYHdVBPa[Z@9gXB?0
R9
31
R25
!i10b 1
R19
R59
R60
!i113 1
R14
R15
Ehaz_load
Z61 w1683283501
R4
R5
R6
!i122 0
R0
Z62 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Load_Imm_dep.vhd
Z63 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Load_Imm_dep.vhd
l0
L5 1
V9i^zFc_lnio;45iEW37?]0
!s100 OIlj92L^=6@e<_a[bZOVK3
R9
31
Z64 !s110 1683286274
!i10b 1
Z65 !s108 1683286274.000000
Z66 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Load_Imm_dep.vhd|
Z67 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Load_Imm_dep.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 8 haz_load 0 22 9i^zFc_lnio;45iEW37?]0
!i122 0
l14
L13 13
V^?T5JO@`o[MR8Q5XIQQ>X2
!s100 [:I1iZC9F^J6@_7S06ADB0
R9
31
R64
!i10b 1
R65
R66
R67
!i113 1
R14
R15
Ehaz_pc_controller
Z68 w1683284099
R4
R5
R6
!i122 12
R0
Z69 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_PC_controller.vhd
Z70 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_PC_controller.vhd
l0
L5 1
V>:@iJ>D2oD`3aWhCVD?<80
!s100 X=baU9_EOfkadR_DHODVi0
R9
31
R25
!i10b 1
R19
Z71 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_PC_controller.vhd|
Z72 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Haz_PC_controller.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 17 haz_pc_controller 0 22 >:@iJ>D2oD`3aWhCVD?<80
!i122 12
l18
L16 55
V=KSC3jThH57fH@?NTUGzb1
!s100 ac8U8P@Ool@aj[oFL1nFU1
R9
31
R25
!i10b 1
R19
R71
R72
!i113 1
R14
R15
Eidrr
R22
R4
R5
R6
!i122 11
R0
Z73 8C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_RR_final.vhdl
Z74 FC:/SEM4/RISC_pipeline/VHDL_Implementation/ID_RR_final.vhdl
l0
L5 1
VMdYeM>aa?DD3PAD_KGFeh3
!s100 TBk6g[c5cg4N]LlohnKM?2
R9
31
R25
!i10b 1
Z75 !s108 1683286275.000000
Z76 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_RR_final.vhdl|
Z77 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/ID_RR_final.vhdl|
!i113 1
R14
R15
Aidrr_arch
R4
R5
R6
DEx4 work 4 idrr 0 22 MdYeM>aa?DD3PAD_KGFeh3
!i122 11
l89
L50 60
V=MjGHBiY=6USUM`leVB7R1
!s100 EjT@X7^E:bll4>jTYHO6O3
R9
31
R25
!i10b 1
R75
R76
R77
!i113 1
R14
R15
Eif_id
R22
R4
R5
R6
!i122 10
R0
Z78 8C:/SEM4/RISC_pipeline/VHDL_Implementation/IF_ID.vhd
Z79 FC:/SEM4/RISC_pipeline/VHDL_Implementation/IF_ID.vhd
l0
L5 1
V61::AGLAm8nQgdOB3dLB33
!s100 WJ@i80R4o^ij3ojMgQ2C13
R9
31
Z80 !s110 1683286275
!i10b 1
R75
Z81 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/IF_ID.vhd|
Z82 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/IF_ID.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 5 if_id 0 22 61::AGLAm8nQgdOB3dLB33
!i122 10
l47
L19 37
V:WIDL0iCcSX@_fn_oLl?C3
!s100 XAMEUQC?BKD0]1^b3FM>L3
R9
31
R80
!i10b 1
R75
R81
R82
!i113 1
R14
R15
Einstr_decode
Z83 w1683282648
R2
R3
R4
R5
R6
!i122 29
R0
Z84 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd
Z85 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd
l0
L6 1
V2i95V4;S`5o<bMTQJG3Xi2
!s100 SHh[d59SXI618fgRMM>>43
R9
31
R10
!i10b 1
R11
Z86 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd|
!s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd|
!i113 1
R14
R15
Ainstr_decode_arch
R2
R3
R4
R5
R6
DEx4 work 12 instr_decode 0 22 2i95V4;S`5o<bMTQJG3Xi2
!i122 29
l71
L22 423
V]RC>SJ6=NR8_lF;J<NhoE2
!s100 cbP:Lh_NOgcXna`QFdNFV3
R9
31
R10
!i10b 1
R11
R86
Z87 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Instr_decode.vhd|
!i113 1
R14
R15
Ememory
R22
R4
R5
R6
!i122 6
R0
Z88 8C:/SEM4/RISC_pipeline/VHDL_Implementation/RAM.vhdl
Z89 FC:/SEM4/RISC_pipeline/VHDL_Implementation/RAM.vhdl
l0
L5 1
V83kS4cV4B^BHIA1ofN3PP0
!s100 D2M>7SkVDR`OoILTjBUW<1
R9
31
R80
!i10b 1
R75
Z90 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/RAM.vhdl|
Z91 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/RAM.vhdl|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 6 memory 0 22 83kS4cV4B^BHIA1ofN3PP0
!i122 6
l17
L13 25
VTifB>8f[ILI`C_`mSUlX<0
!s100 m9Ti^;KDQlU[IUnPiZ9`f1
R9
31
R80
!i10b 1
R75
R90
R91
!i113 1
R14
R15
Ememwb
Z92 w1683063706
R4
R5
R6
!i122 9
R0
Z93 8C:/SEM4/RISC_pipeline/VHDL_Implementation/MEMWB_jainesh.vhd
Z94 FC:/SEM4/RISC_pipeline/VHDL_Implementation/MEMWB_jainesh.vhd
l0
L5 1
Vb85`QSo>0H:Y2c2065UFF2
!s100 _Gm5A;1H@`4^9GSnXcS?L1
R9
31
R80
!i10b 1
R75
Z95 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/MEMWB_jainesh.vhd|
Z96 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/MEMWB_jainesh.vhd|
!i113 1
R14
R15
Amemwb_arch
R4
R5
R6
DEx4 work 5 memwb 0 22 b85`QSo>0H:Y2c2065UFF2
!i122 9
l71
L32 52
VhRT[;IRI?8fR@OG]15nSZ1
!s100 kKF^7<7WD69:jFACo7^113
R9
31
R80
!i10b 1
R75
R95
R96
!i113 1
R14
R15
Emux16_2x1
R33
R4
R5
R6
!i122 8
R0
Z97 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_2x1.vhd
Z98 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_2x1.vhd
l0
L4 1
VTB=3g4HKPzGZ5SF:SKXjX2
!s100 =Pg7@AgI^A=cHCO2`aUnm3
R9
31
R80
!i10b 1
R75
Z99 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_2x1.vhd|
Z100 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_2x1.vhd|
!i113 1
R14
R15
Adataflow
R4
R5
R6
DEx4 work 9 mux16_2x1 0 22 TB=3g4HKPzGZ5SF:SKXjX2
!i122 8
l11
L10 14
V6Um0]=QgXzleHJjmIzo4g0
!s100 1O7I5cn<:MVBHI[^X=Q6W0
R9
31
R80
!i10b 1
R75
R99
R100
!i113 1
R14
R15
Emux16_4x1
R33
R4
R5
R6
!i122 7
R0
Z101 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_4x1.vhd
Z102 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_4x1.vhd
l0
L4 1
VIJgA;^`XegWCTCHTS<>E22
!s100 PKWFk_40AAE@MTon[k8ED2
R9
31
R80
!i10b 1
R75
Z103 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_4x1.vhd|
Z104 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux16_4x1.vhd|
!i113 1
R14
R15
Adataflow
R4
R5
R6
DEx4 work 9 mux16_4x1 0 22 IJgA;^`XegWCTCHTS<>E22
!i122 7
l13
L12 18
Vo9X4RRliOcn:m4c42mN9J2
!s100 RWTk0Q7MA1:Bbn3i5NKPg0
R9
31
R80
!i10b 1
R75
R103
R104
!i113 1
R14
R15
Emux1_4x1
Z105 w1683114772
R4
R5
R6
!i122 1
R0
Z106 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux1_4x1.vhd
Z107 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Mux1_4x1.vhd
l0
L4 1
VkLPTC?>UmY?0Bi_=^FDTz1
!s100 X0c`7D8W0GV689e@AWZo00
R9
31
R80
!i10b 1
R65
Z108 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux1_4x1.vhd|
Z109 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Mux1_4x1.vhd|
!i113 1
R14
R15
Adataflow
R4
R5
R6
DEx4 work 8 mux1_4x1 0 22 kLPTC?>UmY?0Bi_=^FDTz1
!i122 1
l10
L9 18
V:<O8EMj]Ho[=?cJM>_l]g0
!s100 OiW@OdeaEnG=2cZ4jGzf[2
R9
31
R80
!i10b 1
R65
R108
R109
!i113 1
R14
R15
Eregister_16bit
R33
R4
R5
R6
!i122 26
R0
Z110 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_16bit.vhd
Z111 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Register_16bit.vhd
l0
L5 1
VXR:<iM=D`Q9k3jdd9VShW1
!s100 R80AB<[K6bIUYGWNze_Cb1
R9
31
R10
!i10b 1
R11
Z112 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_16bit.vhd|
Z113 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_16bit.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 14 register_16bit 0 22 XR:<iM=D`Q9k3jdd9VShW1
!i122 26
l13
L11 20
V=MV3?WLcYgUna=?67Gf<E2
!s100 @zR?HQ8JA^_2e?HPTbAAn3
R9
31
R10
!i10b 1
R11
R112
R113
!i113 1
R14
R15
Eregister_1bit
Z114 w1682838668
R4
R5
R6
!i122 28
R0
Z115 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_1bit.vhd
Z116 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Register_1bit.vhd
l0
L4 1
VTGNbT?MdM_?^f9kM_ob@H0
!s100 ;k;V:Y]0mIHzI37b7c]7M2
R9
31
R10
!i10b 1
R11
Z117 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_1bit.vhd|
Z118 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_1bit.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 13 register_1bit 0 22 TGNbT?MdM_?^f9kM_ob@H0
!i122 28
l12
L10 21
V@69^VQX6LBGzQI_3ld5bz0
!s100 _gg7k@n;zQ=bDzAkUaXfK2
R9
31
R10
!i10b 1
R11
R117
R118
!i113 1
R14
R15
Eregister_2bit
Z119 w1683106315
R4
R5
R6
!i122 5
R0
Z120 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_2bit.vhd
Z121 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Register_2bit.vhd
l0
L5 1
V;bnXW7eI>PZXmhQ1[IeNf0
!s100 E@PN[Y^9eekfCOIdBAR`>0
R9
31
R80
!i10b 1
R75
Z122 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_2bit.vhd|
Z123 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_2bit.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 13 register_2bit 0 22 ;bnXW7eI>PZXmhQ1[IeNf0
!i122 5
l13
L11 22
V`>m583k7JzBRnX8V6T`Og2
!s100 FabL^:@Gah1RgFY0:I16D0
R9
31
R80
!i10b 1
R75
R122
R123
!i113 1
R14
R15
Eregister_3bit
Z124 w1682966914
R4
R5
R6
!i122 27
R0
Z125 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_3bit.vhd
Z126 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Register_3bit.vhd
l0
L4 1
VE>5Y7<glzDoKcP<C0T@;z3
!s100 9fakXVj3En[h^ON<MK6KR3
R9
31
R10
!i10b 1
R11
Z127 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_3bit.vhd|
Z128 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_3bit.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 13 register_3bit 0 22 E>5Y7<glzDoKcP<C0T@;z3
!i122 27
l12
Z129 L10 22
V;OFicmNoBD0XoS=2ZQeGZ3
!s100 J<IQ8a:1d5ZoICnePe5J80
R9
31
R10
!i10b 1
R11
R127
R128
!i113 1
R14
R15
Eregister_4bit
Z130 w1683016255
R4
R5
R6
!i122 22
R0
Z131 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_4bit.vhd
Z132 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Register_4bit.vhd
l0
L4 1
V>az5>fEVFZ<VoemXcXzTI1
!s100 WSzTK>U2REDEG@aR3ZimG0
R9
31
R10
!i10b 1
R11
Z133 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_4bit.vhd|
Z134 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_4bit.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 13 register_4bit 0 22 >az5>fEVFZ<VoemXcXzTI1
!i122 22
l12
R129
VnBez6XV[4=l4nGF2:S8of3
!s100 <7fi]Af3S]=80Ui=5L7_>1
R9
31
R10
!i10b 1
R11
R133
R134
!i113 1
R14
R15
Eregister_file
Z135 w1683284804
R4
R5
R6
!i122 4
R0
Z136 8C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_file.vhd
Z137 FC:/SEM4/RISC_pipeline/VHDL_Implementation/Register_file.vhd
l0
L5 1
Va]iF0`ho6^CiBk]MhB0XS0
!s100 67AF5jUKz`L1NI4L9;10b2
R9
31
R80
!i10b 1
R75
Z138 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_file.vhd|
Z139 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/Register_file.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 13 register_file 0 22 a]iF0`ho6^CiBk]MhB0XS0
!i122 4
l22
L18 28
Vf8D^ALV:D4_8J18dibZ7]0
!s100 ^3P<23`Pz1lVF;JWPHkZm0
R9
31
R80
!i10b 1
R75
R138
R139
!i113 1
R14
R15
Erom
Z140 w1683284803
R2
R3
R4
R5
R6
!i122 3
R0
Z141 8C:/SEM4/RISC_pipeline/VHDL_Implementation/ROM.vhd
Z142 FC:/SEM4/RISC_pipeline/VHDL_Implementation/ROM.vhd
l0
L6 1
Ve0lem^3i1C<O3D0Bj]PFL3
!s100 Bl<CABCanGo>bCAiTJ2Jm0
R9
31
R80
!i10b 1
R75
Z143 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/ROM.vhd|
Z144 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/ROM.vhd|
!i113 1
R14
R15
Astruct
R2
R3
R4
R5
R6
DEx4 work 3 rom 0 22 e0lem^3i1C<O3D0Bj]PFL3
!i122 3
l16
R56
V[Rnd@9;CV>WZ<`;HUeMj?0
!s100 ZibHZQIMloFKiA7[8nz1c1
R9
31
R80
!i10b 1
R75
R143
R144
!i113 1
R14
R15
Errex
R22
R4
R5
R6
!i122 2
R0
Z145 8C:/SEM4/RISC_pipeline/VHDL_Implementation/RR_EX.vhd
Z146 FC:/SEM4/RISC_pipeline/VHDL_Implementation/RR_EX.vhd
l0
L5 1
VOP^TKa46_TLK?493^2BB13
!s100 iVOe?iU^_IjZ4mb]U@E[z3
R9
31
R80
!i10b 1
R75
Z147 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/RR_EX.vhd|
Z148 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/RR_EX.vhd|
!i113 1
R14
R15
Arrex_arch
R4
R5
R6
DEx4 work 4 rrex 0 22 OP^TKa46_TLK?493^2BB13
!i122 2
l95
L56 62
VA@n4zfVTm@[602LR]al1l2
!s100 _jI[zOo@SMRO_YLSc0lbn1
R9
31
R80
!i10b 1
R75
R147
R148
!i113 1
R14
R15
Ese10
R33
R4
R5
R6
!i122 24
R0
Z149 8C:/SEM4/RISC_pipeline/VHDL_Implementation/SE10.vhd
Z150 FC:/SEM4/RISC_pipeline/VHDL_Implementation/SE10.vhd
l0
L4 1
V?BobD5;=:<iQAKi:k5k[53
!s100 3EC7YP?=?AEJ;k]NKGgI:0
R9
31
R10
!i10b 1
R11
Z151 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/SE10.vhd|
Z152 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/SE10.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 4 se10 0 22 ?BobD5;=:<iQAKi:k5k[53
!i122 24
l10
L9 8
VW_LR3Lz8<2hMWLU_ZQEbY3
!s100 zko8P:jz44Xl>FV8Fe`7b2
R9
31
R10
!i10b 1
R11
R151
R152
!i113 1
R14
R15
Ese7
R33
R4
R5
R6
!i122 25
R0
Z153 8C:/SEM4/RISC_pipeline/VHDL_Implementation/SE7.vhd
Z154 FC:/SEM4/RISC_pipeline/VHDL_Implementation/SE7.vhd
l0
L5 1
V]6`e`;5Q[F_Eda9a=Pbl[3
!s100 ;VBd0TKHQe2mB0o@MEl[W1
R9
31
R10
!i10b 1
R11
Z155 !s90 -reportprogress|300|-93|-work|work|C:/SEM4/RISC_pipeline/VHDL_Implementation/SE7.vhd|
Z156 !s107 C:/SEM4/RISC_pipeline/VHDL_Implementation/SE7.vhd|
!i113 1
R14
R15
Astruct
R4
R5
R6
DEx4 work 3 se7 0 22 ]6`e`;5Q[F_Eda9a=Pbl[3
!i122 25
l11
L10 8
V[92@=hEE3N4Gi1jiT3Dzo1
!s100 o6H92A2AXXAWJ=7PTbE_z3
R9
31
R10
!i10b 1
R11
R155
R156
!i113 1
R14
R15
