<?xml version="1.0" encoding="ISO-8859-15"?>
<DSS>
	<SETUP>
		<FPGA_REQUIRED>"FALSE"</FPGA_REQUIRED>
		<ITERATIONS>
			<NUMBER>"1"</NUMBER>
		</ITERATIONS>
		<CONFIG id="1">
			<LOAD>
				<PATH>"ccs\RAM\mpy_SP_RSxRV_2.out"</PATH>
				<CORE>"1"</CORE>
				<ALIAS>"TEST_CPU"</ALIAS>
			</LOAD>
		</CONFIG>
		<CONFIG id="2">
			<LOAD>
				<PATH>"ccs\RAM_EABI\mpy_SP_RSxRV_2.out"</PATH>
				<CORE>"1"</CORE>
				<ALIAS>"TEST_CPU"</ALIAS>
			</LOAD>
		</CONFIG>
	</SETUP>
</DSS>