INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/funcverif/funcverif.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/funcverif/funcverif.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/funcverif/funcverif.srcs/sources_1/new/test_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/funcverif/funcverif.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
