Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 10 12:35:23 2023
| Host         : DESKTOP-7O22A40 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.956        0.000                      0                   86        0.198        0.000                      0                   86        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
mvClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mvClock             3.956        0.000                      0                   86        0.198        0.000                      0                   86        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        mvClock                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mvClock
  To Clock:  mvClock

Setup :            0  Failing Endpoints,  Worst Slack        3.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.919ns (34.390%)  route 3.661ns (65.610%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  count_reg[0]/Q
                         net (fo=3, routed)           0.547     6.156    count_reg[0]
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.736 r  num_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.736    num_reg[2]_i_11_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    num_reg[2]_i_10_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.072 f  num_reg[2]_i_8/O[0]
                         net (fo=1, routed)           0.808     7.880    p_0_in__0[9]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.179 f  num[2]_i_12/O
                         net (fo=1, routed)           0.401     8.580    num[2]_i_12_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     8.704 f  num[2]_i_4/O
                         net (fo=6, routed)           1.164     9.868    num[2]_i_4_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.992 r  count[0]_i_1/O
                         net (fo=29, routed)          0.740    10.732    clear
    SLICE_X63Y15         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    14.854    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X63Y15         FDRE (Setup_fdre_C_R)       -0.429    14.688    count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.919ns (34.390%)  route 3.661ns (65.610%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  count_reg[0]/Q
                         net (fo=3, routed)           0.547     6.156    count_reg[0]
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.736 r  num_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.736    num_reg[2]_i_11_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    num_reg[2]_i_10_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.072 f  num_reg[2]_i_8/O[0]
                         net (fo=1, routed)           0.808     7.880    p_0_in__0[9]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.179 f  num[2]_i_12/O
                         net (fo=1, routed)           0.401     8.580    num[2]_i_12_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     8.704 f  num[2]_i_4/O
                         net (fo=6, routed)           1.164     9.868    num[2]_i_4_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.992 r  count[0]_i_1/O
                         net (fo=29, routed)          0.740    10.732    clear
    SLICE_X63Y15         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    14.854    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X63Y15         FDRE (Setup_fdre_C_R)       -0.429    14.688    count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.919ns (34.390%)  route 3.661ns (65.610%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  count_reg[0]/Q
                         net (fo=3, routed)           0.547     6.156    count_reg[0]
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.736 r  num_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.736    num_reg[2]_i_11_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    num_reg[2]_i_10_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.072 f  num_reg[2]_i_8/O[0]
                         net (fo=1, routed)           0.808     7.880    p_0_in__0[9]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.179 f  num[2]_i_12/O
                         net (fo=1, routed)           0.401     8.580    num[2]_i_12_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     8.704 f  num[2]_i_4/O
                         net (fo=6, routed)           1.164     9.868    num[2]_i_4_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.992 r  count[0]_i_1/O
                         net (fo=29, routed)          0.740    10.732    clear
    SLICE_X63Y15         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    14.854    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X63Y15         FDRE (Setup_fdre_C_R)       -0.429    14.688    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.919ns (34.390%)  route 3.661ns (65.610%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  count_reg[0]/Q
                         net (fo=3, routed)           0.547     6.156    count_reg[0]
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.736 r  num_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.736    num_reg[2]_i_11_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    num_reg[2]_i_10_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.072 f  num_reg[2]_i_8/O[0]
                         net (fo=1, routed)           0.808     7.880    p_0_in__0[9]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.179 f  num[2]_i_12/O
                         net (fo=1, routed)           0.401     8.580    num[2]_i_12_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     8.704 f  num[2]_i_4/O
                         net (fo=6, routed)           1.164     9.868    num[2]_i_4_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.992 r  count[0]_i_1/O
                         net (fo=29, routed)          0.740    10.732    clear
    SLICE_X63Y15         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    14.854    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X63Y15         FDRE (Setup_fdre_C_R)       -0.429    14.688    count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.919ns (34.691%)  route 3.613ns (65.309%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  count_reg[0]/Q
                         net (fo=3, routed)           0.547     6.156    count_reg[0]
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.736 r  num_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.736    num_reg[2]_i_11_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    num_reg[2]_i_10_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.072 f  num_reg[2]_i_8/O[0]
                         net (fo=1, routed)           0.808     7.880    p_0_in__0[9]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.179 f  num[2]_i_12/O
                         net (fo=1, routed)           0.401     8.580    num[2]_i_12_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     8.704 f  num[2]_i_4/O
                         net (fo=6, routed)           1.164     9.868    num[2]_i_4_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.992 r  count[0]_i_1/O
                         net (fo=29, routed)          0.692    10.684    clear
    SLICE_X63Y17         FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.919ns (34.691%)  route 3.613ns (65.309%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  count_reg[0]/Q
                         net (fo=3, routed)           0.547     6.156    count_reg[0]
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.736 r  num_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.736    num_reg[2]_i_11_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    num_reg[2]_i_10_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.072 f  num_reg[2]_i_8/O[0]
                         net (fo=1, routed)           0.808     7.880    p_0_in__0[9]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.179 f  num[2]_i_12/O
                         net (fo=1, routed)           0.401     8.580    num[2]_i_12_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     8.704 f  num[2]_i_4/O
                         net (fo=6, routed)           1.164     9.868    num[2]_i_4_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.992 r  count[0]_i_1/O
                         net (fo=29, routed)          0.692    10.684    clear
    SLICE_X63Y17         FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.919ns (34.691%)  route 3.613ns (65.309%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  count_reg[0]/Q
                         net (fo=3, routed)           0.547     6.156    count_reg[0]
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.736 r  num_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.736    num_reg[2]_i_11_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    num_reg[2]_i_10_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.072 f  num_reg[2]_i_8/O[0]
                         net (fo=1, routed)           0.808     7.880    p_0_in__0[9]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.179 f  num[2]_i_12/O
                         net (fo=1, routed)           0.401     8.580    num[2]_i_12_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     8.704 f  num[2]_i_4/O
                         net (fo=6, routed)           1.164     9.868    num[2]_i_4_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.992 r  count[0]_i_1/O
                         net (fo=29, routed)          0.692    10.684    clear
    SLICE_X63Y17         FDRE                                         r  count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.919ns (34.691%)  route 3.613ns (65.309%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  count_reg[0]/Q
                         net (fo=3, routed)           0.547     6.156    count_reg[0]
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.736 r  num_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.736    num_reg[2]_i_11_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    num_reg[2]_i_10_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.072 f  num_reg[2]_i_8/O[0]
                         net (fo=1, routed)           0.808     7.880    p_0_in__0[9]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.179 f  num[2]_i_12/O
                         net (fo=1, routed)           0.401     8.580    num[2]_i_12_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     8.704 f  num[2]_i_4/O
                         net (fo=6, routed)           1.164     9.868    num[2]_i_4_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.992 r  count[0]_i_1/O
                         net (fo=29, routed)          0.692    10.684    clear
    SLICE_X63Y17         FDRE                                         r  count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 1.919ns (35.281%)  route 3.520ns (64.719%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  count_reg[0]/Q
                         net (fo=3, routed)           0.547     6.156    count_reg[0]
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.736 r  num_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.736    num_reg[2]_i_11_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    num_reg[2]_i_10_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.072 f  num_reg[2]_i_8/O[0]
                         net (fo=1, routed)           0.808     7.880    p_0_in__0[9]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.179 f  num[2]_i_12/O
                         net (fo=1, routed)           0.401     8.580    num[2]_i_12_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     8.704 f  num[2]_i_4/O
                         net (fo=6, routed)           1.164     9.868    num[2]_i_4_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.992 r  count[0]_i_1/O
                         net (fo=29, routed)          0.599    10.592    clear
    SLICE_X63Y16         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.429    14.663    count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mvClock rise@10.000ns - mvClock rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 1.919ns (35.281%)  route 3.520ns (64.719%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.631     5.152    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  count_reg[0]/Q
                         net (fo=3, routed)           0.547     6.156    count_reg[0]
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.736 r  num_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.736    num_reg[2]_i_11_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  num_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.850    num_reg[2]_i_10_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.072 f  num_reg[2]_i_8/O[0]
                         net (fo=1, routed)           0.808     7.880    p_0_in__0[9]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.299     8.179 f  num[2]_i_12/O
                         net (fo=1, routed)           0.401     8.580    num[2]_i_12_n_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I4_O)        0.124     8.704 f  num[2]_i_4/O
                         net (fo=6, routed)           1.164     9.868    num[2]_i_4_n_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.992 r  count[0]_i_1/O
                         net (fo=29, routed)          0.599    10.592    clear
    SLICE_X63Y16         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.429    14.663    count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  4.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  state_reg/Q
                         net (fo=5, routed)           0.094     1.728    state_reg_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    num[1]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.092     1.575    num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.408%)  route 0.097ns (31.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  state_reg/Q
                         net (fo=5, routed)           0.097     1.731    state_reg_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  num[2]_i_1/O
                         net (fo=1, routed)           0.000     1.776    num[2]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.092     1.575    num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.731    count_reg[15]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    count_reg[12]_i_1_n_4
    SLICE_X63Y18         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.730    count_reg[19]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    count_reg[16]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    clock_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.728    count_reg[27]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    count_reg[24]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    clock_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  count_reg[27]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.733    count_reg[7]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    count_reg[4]_i_1_n_4
    SLICE_X63Y16         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.732    count_reg[11]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    count_reg[8]_i_1_n_4
    SLICE_X63Y17         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.729    count_reg[23]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    count_reg[20]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    clock_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.734    count_reg[3]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.842    count_reg[0]_i_2_n_4
    SLICE_X63Y15         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cou_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cou_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mvClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mvClock rise@0.000ns - mvClock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  cou_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  cou_reg[10]/Q
                         net (fo=2, routed)           0.125     1.763    cou_reg[10]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  cou_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    cou_reg[8]_i_1_n_5
    SLICE_X64Y16         FDRE                                         r  cou_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  cou_reg[10]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.607    cou_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mvClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   anode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   anode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   anode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   anode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   cou_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   cou_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   cou_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   cou_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   cou_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   cou_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   cou_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   anode_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   cou_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   cou_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mvClock
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.187ns  (logic 4.347ns (60.495%)  route 2.839ns (39.505%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  num_reg[2]/Q
                         net (fo=7, routed)           0.826     6.430    nolabel_line32/Q[2]
    SLICE_X65Y20         LUT3 (Prop_lut3_I1_O)        0.152     6.582 r  nolabel_line32/out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.013     8.594    out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    12.334 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.334    out[0]
    U7                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.897ns  (logic 4.330ns (62.777%)  route 2.567ns (37.223%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  num_reg[1]/Q
                         net (fo=7, routed)           0.889     6.493    nolabel_line32/Q[1]
    SLICE_X65Y19         LUT3 (Prop_lut3_I0_O)        0.152     6.645 r  nolabel_line32/out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.678     8.323    out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.722    12.044 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.044    out[2]
    U5                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.865ns  (logic 4.321ns (62.942%)  route 2.544ns (37.058%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  num_reg[2]/Q
                         net (fo=7, routed)           0.827     6.431    nolabel_line32/Q[2]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.152     6.583 r  nolabel_line32/out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.299    out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    12.012 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.012    out[6]
    W7                                                                r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 4.084ns (60.220%)  route 2.698ns (39.780%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  num_reg[1]/Q
                         net (fo=7, routed)           0.889     6.493    nolabel_line32/Q[1]
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.124     6.617 r  nolabel_line32/out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.809     8.425    out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.930 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.930    out[1]
    V5                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 4.115ns (61.000%)  route 2.631ns (39.000%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  num_reg[2]/Q
                         net (fo=7, routed)           0.827     6.431    num[2]
    SLICE_X65Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.555 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.804     8.358    out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.893 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.893    out[4]
    U8                                                                r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.648ns  (logic 4.109ns (61.811%)  route 2.539ns (38.189%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  num_reg[2]/Q
                         net (fo=7, routed)           0.826     6.430    nolabel_line32/Q[2]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.554 r  nolabel_line32/out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.712     8.266    out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.795 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.795    out[5]
    W6                                                                r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.615ns  (logic 4.116ns (62.215%)  route 2.500ns (37.785%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  num_reg[2]/Q
                         net (fo=7, routed)           0.827     6.431    nolabel_line32/Q[2]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.555 r  nolabel_line32/out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.672     8.227    out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.762 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.762    out[3]
    V8                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dot_reg/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dot
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 4.016ns (67.794%)  route 1.908ns (32.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    clock_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  dot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  dot_reg/Q
                         net (fo=1, routed)           1.908     7.573    dot_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    11.070 r  dot_OBUF_inst/O
                         net (fo=0)                   0.000    11.070    dot
    V7                                                                r  dot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 3.959ns (67.445%)  route 1.911ns (32.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  anode_reg[0]/Q
                         net (fo=1, routed)           1.911     7.506    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.009 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.009    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 4.093ns (70.012%)  route 1.753ns (29.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.618     5.139    clock_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  anode_reg[1]/Q
                         net (fo=1, routed)           1.753     7.311    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.674    10.986 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.986    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.365ns (77.672%)  route 0.392ns (22.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  anode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  anode_reg[2]/Q
                         net (fo=1, routed)           0.392     1.999    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.222 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.222    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.392ns (79.016%)  route 0.370ns (20.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  anode_reg[3]/Q
                         net (fo=1, routed)           0.370     1.963    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.227 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.227    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.382ns (77.767%)  route 0.395ns (22.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  anode_reg[1]/Q
                         net (fo=1, routed)           0.395     1.988    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.254     3.243 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.243    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.345ns (74.853%)  route 0.452ns (25.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.465    clock_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  anode_reg[0]/Q
                         net (fo=1, routed)           0.452     2.058    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.262 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.262    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dot_reg/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dot
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.363ns (75.776%)  route 0.436ns (24.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  dot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  dot_reg/Q
                         net (fo=1, routed)           0.436     2.070    dot_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.269 r  dot_OBUF_inst/O
                         net (fo=0)                   0.000     3.269    dot
    V7                                                                r  dot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.422ns (72.997%)  route 0.526ns (27.003%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  num_reg[0]/Q
                         net (fo=7, routed)           0.134     1.745    num[0]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.790 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.182    out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.418 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.418    out[4]
    U8                                                                r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.422ns (72.206%)  route 0.548ns (27.794%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  num_reg[0]/Q
                         net (fo=7, routed)           0.220     1.831    nolabel_line32/Q[0]
    SLICE_X65Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.876 r  nolabel_line32/out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.204    out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.440 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.440    out[3]
    V8                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.392ns (70.053%)  route 0.595ns (29.947%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  num_reg[2]/Q
                         net (fo=7, routed)           0.203     1.814    nolabel_line32/Q[2]
    SLICE_X65Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.859 r  nolabel_line32/out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.251    out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.457 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.457    out[1]
    V5                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.416ns (71.094%)  route 0.576ns (28.906%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  num_reg[0]/Q
                         net (fo=7, routed)           0.220     1.831    nolabel_line32/Q[0]
    SLICE_X65Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.876 r  nolabel_line32/out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.232    out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.462 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.462    out[5]
    W6                                                                r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mvClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.470ns (73.456%)  route 0.531ns (26.544%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mvClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    clock_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  num_reg[2]/Q
                         net (fo=7, routed)           0.203     1.814    nolabel_line32/Q[2]
    SLICE_X65Y19         LUT3 (Prop_lut3_I1_O)        0.046     1.860 r  nolabel_line32/out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.188    out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.471 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.471    out[2]
    U5                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------





