
F746.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079c4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08007b94  08007b94  00017b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ce4  08007ce4  000201b0  2**0
                  CONTENTS
  4 .ARM          00000008  08007ce4  08007ce4  00017ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cec  08007cec  000201b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cec  08007cec  00017cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007cf0  08007cf0  00017cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007cf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000070  08007d64  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000110  08007e04  00020110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000004a4  200001b0  08007ea4  000201b0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000654  08007ea4  00020654  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000201b0  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 15 .debug_info   00018007  00000000  00000000  00020223  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00002a91  00000000  00000000  0003822a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000014a8  00000000  00000000  0003acc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000104a  00000000  00000000  0003c168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00027e20  00000000  00000000  0003d1b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00018f10  00000000  00000000  00064fd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000fa492  00000000  00000000  0007dee2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00005e70  00000000  00000000  00178374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000056  00000000  00000000  0017e1e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001b0 	.word	0x200001b0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007b7c 	.word	0x08007b7c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001b4 	.word	0x200001b4
 800020c:	08007b7c 	.word	0x08007b7c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c2:	f001 f8e8 	bl	8001796 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c6:	f000 f84d 	bl	8000664 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ca:	f000 fa1b 	bl	8000a04 <MX_GPIO_Init>
  MX_ETH_Init();
 80005ce:	f000 f8b1 	bl	8000734 <MX_ETH_Init>
  MX_I2C1_Init();
 80005d2:	f000 f8fd 	bl	80007d0 <MX_I2C1_Init>
  MX_SPI1_Init();
 80005d6:	f000 f93b 	bl	8000850 <MX_SPI1_Init>
  MX_TIM14_Init();
 80005da:	f000 f97d 	bl	80008d8 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 80005de:	f000 f9a1 	bl	8000924 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005e2:	f000 f9cf 	bl	8000984 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 80005e6:	f000 fa05 	bl	80009f4 <MX_USB_OTG_FS_USB_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  setModeLed();
 80005ea:	f000 fafb 	bl	8000be4 <setModeLed>
  setProtocolLed();
 80005ee:	f000 fb3d 	bl	8000c6c <setProtocolLed>


  while (1)
  {
	  int delayTime = (6 - USER_MODE) * 100;
 80005f2:	4b1a      	ldr	r3, [pc, #104]	; (800065c <main+0xa0>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	f1c3 0306 	rsb	r3, r3, #6
 80005fa:	2264      	movs	r2, #100	; 0x64
 80005fc:	fb02 f303 	mul.w	r3, r2, r3
 8000600:	607b      	str	r3, [r7, #4]

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOB, LD1_G_Pin, GPIO_PIN_RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	2101      	movs	r1, #1
 8000606:	4816      	ldr	r0, [pc, #88]	; (8000660 <main+0xa4>)
 8000608:	f001 ffe2 	bl	80025d0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, LD3_R_Pin, GPIO_PIN_SET);
 800060c:	2201      	movs	r2, #1
 800060e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000612:	4813      	ldr	r0, [pc, #76]	; (8000660 <main+0xa4>)
 8000614:	f001 ffdc 	bl	80025d0 <HAL_GPIO_WritePin>
	  HAL_Delay(delayTime);
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	4618      	mov	r0, r3
 800061c:	f001 f918 	bl	8001850 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, LD3_R_Pin, GPIO_PIN_RESET);
 8000620:	2200      	movs	r2, #0
 8000622:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000626:	480e      	ldr	r0, [pc, #56]	; (8000660 <main+0xa4>)
 8000628:	f001 ffd2 	bl	80025d0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, LD2_B_Pin, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	2180      	movs	r1, #128	; 0x80
 8000630:	480b      	ldr	r0, [pc, #44]	; (8000660 <main+0xa4>)
 8000632:	f001 ffcd 	bl	80025d0 <HAL_GPIO_WritePin>
	  HAL_Delay(delayTime);
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	4618      	mov	r0, r3
 800063a:	f001 f909 	bl	8001850 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, LD2_B_Pin, GPIO_PIN_RESET);
 800063e:	2200      	movs	r2, #0
 8000640:	2180      	movs	r1, #128	; 0x80
 8000642:	4807      	ldr	r0, [pc, #28]	; (8000660 <main+0xa4>)
 8000644:	f001 ffc4 	bl	80025d0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, LD1_G_Pin, GPIO_PIN_SET);
 8000648:	2201      	movs	r2, #1
 800064a:	2101      	movs	r1, #1
 800064c:	4804      	ldr	r0, [pc, #16]	; (8000660 <main+0xa4>)
 800064e:	f001 ffbf 	bl	80025d0 <HAL_GPIO_WritePin>
	  HAL_Delay(delayTime);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	4618      	mov	r0, r3
 8000656:	f001 f8fb 	bl	8001850 <HAL_Delay>
  {
 800065a:	e7ca      	b.n	80005f2 <main+0x36>
 800065c:	20000000 	.word	0x20000000
 8000660:	40020400 	.word	0x40020400

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b094      	sub	sp, #80	; 0x50
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	f107 0320 	add.w	r3, r7, #32
 800066e:	2230      	movs	r2, #48	; 0x30
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f006 fdfe 	bl	8007274 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000678:	f107 030c 	add.w	r3, r7, #12
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000688:	f002 fe62 	bl	8003350 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800068c:	4b27      	ldr	r3, [pc, #156]	; (800072c <SystemClock_Config+0xc8>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000690:	4a26      	ldr	r2, [pc, #152]	; (800072c <SystemClock_Config+0xc8>)
 8000692:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000696:	6413      	str	r3, [r2, #64]	; 0x40
 8000698:	4b24      	ldr	r3, [pc, #144]	; (800072c <SystemClock_Config+0xc8>)
 800069a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800069c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006a0:	60bb      	str	r3, [r7, #8]
 80006a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006a4:	4b22      	ldr	r3, [pc, #136]	; (8000730 <SystemClock_Config+0xcc>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006ac:	4a20      	ldr	r2, [pc, #128]	; (8000730 <SystemClock_Config+0xcc>)
 80006ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b2:	6013      	str	r3, [r2, #0]
 80006b4:	4b1e      	ldr	r3, [pc, #120]	; (8000730 <SystemClock_Config+0xcc>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006bc:	607b      	str	r3, [r7, #4]
 80006be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006c0:	2301      	movs	r3, #1
 80006c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006c4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80006c8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ca:	2302      	movs	r3, #2
 80006cc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006d4:	2304      	movs	r3, #4
 80006d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80006d8:	2348      	movs	r3, #72	; 0x48
 80006da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006dc:	2302      	movs	r3, #2
 80006de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80006e0:	2303      	movs	r3, #3
 80006e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e4:	f107 0320 	add.w	r3, r7, #32
 80006e8:	4618      	mov	r0, r3
 80006ea:	f002 fe41 	bl	8003370 <HAL_RCC_OscConfig>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006f4:	f000 fd0c 	bl	8001110 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f8:	230f      	movs	r3, #15
 80006fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fc:	2302      	movs	r3, #2
 80006fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000704:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000708:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800070e:	f107 030c 	add.w	r3, r7, #12
 8000712:	2102      	movs	r1, #2
 8000714:	4618      	mov	r0, r3
 8000716:	f003 f8cf 	bl	80038b8 <HAL_RCC_ClockConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000720:	f000 fcf6 	bl	8001110 <Error_Handler>
  }
}
 8000724:	bf00      	nop
 8000726:	3750      	adds	r7, #80	; 0x50
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40023800 	.word	0x40023800
 8000730:	40007000 	.word	0x40007000

08000734 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000738:	4b1f      	ldr	r3, [pc, #124]	; (80007b8 <MX_ETH_Init+0x84>)
 800073a:	4a20      	ldr	r2, [pc, #128]	; (80007bc <MX_ETH_Init+0x88>)
 800073c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800073e:	4b20      	ldr	r3, [pc, #128]	; (80007c0 <MX_ETH_Init+0x8c>)
 8000740:	2200      	movs	r2, #0
 8000742:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000744:	4b1e      	ldr	r3, [pc, #120]	; (80007c0 <MX_ETH_Init+0x8c>)
 8000746:	2280      	movs	r2, #128	; 0x80
 8000748:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800074a:	4b1d      	ldr	r3, [pc, #116]	; (80007c0 <MX_ETH_Init+0x8c>)
 800074c:	22e1      	movs	r2, #225	; 0xe1
 800074e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000750:	4b1b      	ldr	r3, [pc, #108]	; (80007c0 <MX_ETH_Init+0x8c>)
 8000752:	2200      	movs	r2, #0
 8000754:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000756:	4b1a      	ldr	r3, [pc, #104]	; (80007c0 <MX_ETH_Init+0x8c>)
 8000758:	2200      	movs	r2, #0
 800075a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800075c:	4b18      	ldr	r3, [pc, #96]	; (80007c0 <MX_ETH_Init+0x8c>)
 800075e:	2200      	movs	r2, #0
 8000760:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000762:	4b15      	ldr	r3, [pc, #84]	; (80007b8 <MX_ETH_Init+0x84>)
 8000764:	4a16      	ldr	r2, [pc, #88]	; (80007c0 <MX_ETH_Init+0x8c>)
 8000766:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000768:	4b13      	ldr	r3, [pc, #76]	; (80007b8 <MX_ETH_Init+0x84>)
 800076a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800076e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000770:	4b11      	ldr	r3, [pc, #68]	; (80007b8 <MX_ETH_Init+0x84>)
 8000772:	4a14      	ldr	r2, [pc, #80]	; (80007c4 <MX_ETH_Init+0x90>)
 8000774:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000776:	4b10      	ldr	r3, [pc, #64]	; (80007b8 <MX_ETH_Init+0x84>)
 8000778:	4a13      	ldr	r2, [pc, #76]	; (80007c8 <MX_ETH_Init+0x94>)
 800077a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800077c:	4b0e      	ldr	r3, [pc, #56]	; (80007b8 <MX_ETH_Init+0x84>)
 800077e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000782:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000784:	480c      	ldr	r0, [pc, #48]	; (80007b8 <MX_ETH_Init+0x84>)
 8000786:	f001 fa39 	bl	8001bfc <HAL_ETH_Init>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000790:	f000 fcbe 	bl	8001110 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000794:	2238      	movs	r2, #56	; 0x38
 8000796:	2100      	movs	r1, #0
 8000798:	480c      	ldr	r0, [pc, #48]	; (80007cc <MX_ETH_Init+0x98>)
 800079a:	f006 fd6b 	bl	8007274 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800079e:	4b0b      	ldr	r3, [pc, #44]	; (80007cc <MX_ETH_Init+0x98>)
 80007a0:	2221      	movs	r2, #33	; 0x21
 80007a2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80007a4:	4b09      	ldr	r3, [pc, #36]	; (80007cc <MX_ETH_Init+0x98>)
 80007a6:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80007aa:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80007ac:	4b07      	ldr	r3, [pc, #28]	; (80007cc <MX_ETH_Init+0x98>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	20000204 	.word	0x20000204
 80007bc:	40028000 	.word	0x40028000
 80007c0:	200004fc 	.word	0x200004fc
 80007c4:	20000110 	.word	0x20000110
 80007c8:	20000070 	.word	0x20000070
 80007cc:	200001cc 	.word	0x200001cc

080007d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007d4:	4b1b      	ldr	r3, [pc, #108]	; (8000844 <MX_I2C1_Init+0x74>)
 80007d6:	4a1c      	ldr	r2, [pc, #112]	; (8000848 <MX_I2C1_Init+0x78>)
 80007d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 80007da:	4b1a      	ldr	r3, [pc, #104]	; (8000844 <MX_I2C1_Init+0x74>)
 80007dc:	4a1b      	ldr	r2, [pc, #108]	; (800084c <MX_I2C1_Init+0x7c>)
 80007de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 34;
 80007e0:	4b18      	ldr	r3, [pc, #96]	; (8000844 <MX_I2C1_Init+0x74>)
 80007e2:	2222      	movs	r2, #34	; 0x22
 80007e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007e6:	4b17      	ldr	r3, [pc, #92]	; (8000844 <MX_I2C1_Init+0x74>)
 80007e8:	2201      	movs	r2, #1
 80007ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007ec:	4b15      	ldr	r3, [pc, #84]	; (8000844 <MX_I2C1_Init+0x74>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80007f2:	4b14      	ldr	r3, [pc, #80]	; (8000844 <MX_I2C1_Init+0x74>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007f8:	4b12      	ldr	r3, [pc, #72]	; (8000844 <MX_I2C1_Init+0x74>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007fe:	4b11      	ldr	r3, [pc, #68]	; (8000844 <MX_I2C1_Init+0x74>)
 8000800:	2200      	movs	r2, #0
 8000802:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000804:	4b0f      	ldr	r3, [pc, #60]	; (8000844 <MX_I2C1_Init+0x74>)
 8000806:	2200      	movs	r2, #0
 8000808:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800080a:	480e      	ldr	r0, [pc, #56]	; (8000844 <MX_I2C1_Init+0x74>)
 800080c:	f001 fefa 	bl	8002604 <HAL_I2C_Init>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000816:	f000 fc7b 	bl	8001110 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800081a:	2100      	movs	r1, #0
 800081c:	4809      	ldr	r0, [pc, #36]	; (8000844 <MX_I2C1_Init+0x74>)
 800081e:	f002 fd00 	bl	8003222 <HAL_I2CEx_ConfigAnalogFilter>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000828:	f000 fc72 	bl	8001110 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800082c:	2100      	movs	r1, #0
 800082e:	4805      	ldr	r0, [pc, #20]	; (8000844 <MX_I2C1_Init+0x74>)
 8000830:	f002 fd42 	bl	80032b8 <HAL_I2CEx_ConfigDigitalFilter>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800083a:	f000 fc69 	bl	8001110 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	200002b4 	.word	0x200002b4
 8000848:	40005400 	.word	0x40005400
 800084c:	00808cd2 	.word	0x00808cd2

08000850 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000854:	4b1d      	ldr	r3, [pc, #116]	; (80008cc <MX_SPI1_Init+0x7c>)
 8000856:	4a1e      	ldr	r2, [pc, #120]	; (80008d0 <MX_SPI1_Init+0x80>)
 8000858:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800085a:	4b1c      	ldr	r3, [pc, #112]	; (80008cc <MX_SPI1_Init+0x7c>)
 800085c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000860:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000862:	4b1a      	ldr	r3, [pc, #104]	; (80008cc <MX_SPI1_Init+0x7c>)
 8000864:	2200      	movs	r2, #0
 8000866:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000868:	4b18      	ldr	r3, [pc, #96]	; (80008cc <MX_SPI1_Init+0x7c>)
 800086a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800086e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000870:	4b16      	ldr	r3, [pc, #88]	; (80008cc <MX_SPI1_Init+0x7c>)
 8000872:	2200      	movs	r2, #0
 8000874:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000876:	4b15      	ldr	r3, [pc, #84]	; (80008cc <MX_SPI1_Init+0x7c>)
 8000878:	2200      	movs	r2, #0
 800087a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800087c:	4b13      	ldr	r3, [pc, #76]	; (80008cc <MX_SPI1_Init+0x7c>)
 800087e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000882:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000884:	4b11      	ldr	r3, [pc, #68]	; (80008cc <MX_SPI1_Init+0x7c>)
 8000886:	2218      	movs	r2, #24
 8000888:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800088a:	4b10      	ldr	r3, [pc, #64]	; (80008cc <MX_SPI1_Init+0x7c>)
 800088c:	2200      	movs	r2, #0
 800088e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000890:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <MX_SPI1_Init+0x7c>)
 8000892:	2200      	movs	r2, #0
 8000894:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000896:	4b0d      	ldr	r3, [pc, #52]	; (80008cc <MX_SPI1_Init+0x7c>)
 8000898:	2200      	movs	r2, #0
 800089a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800089c:	4b0b      	ldr	r3, [pc, #44]	; (80008cc <MX_SPI1_Init+0x7c>)
 800089e:	2207      	movs	r2, #7
 80008a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008a2:	4b0a      	ldr	r3, [pc, #40]	; (80008cc <MX_SPI1_Init+0x7c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008a8:	4b08      	ldr	r3, [pc, #32]	; (80008cc <MX_SPI1_Init+0x7c>)
 80008aa:	2208      	movs	r2, #8
 80008ac:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008ae:	4807      	ldr	r0, [pc, #28]	; (80008cc <MX_SPI1_Init+0x7c>)
 80008b0:	f003 fe18 	bl	80044e4 <HAL_SPI_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80008ba:	f000 fc29 	bl	8001110 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  HAL_SPI_Receive_IT(&hspi1, (uint8_t*)rx_buffer, 1);
 80008be:	2201      	movs	r2, #1
 80008c0:	4904      	ldr	r1, [pc, #16]	; (80008d4 <MX_SPI1_Init+0x84>)
 80008c2:	4802      	ldr	r0, [pc, #8]	; (80008cc <MX_SPI1_Init+0x7c>)
 80008c4:	f004 f828 	bl	8004918 <HAL_SPI_Receive_IT>
  /* USER CODE END SPI1_Init 2 */

}
 80008c8:	bf00      	nop
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	20000308 	.word	0x20000308
 80008d0:	40013000 	.word	0x40013000
 80008d4:	200004c8 	.word	0x200004c8

080008d8 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80008dc:	4b0f      	ldr	r3, [pc, #60]	; (800091c <MX_TIM14_Init+0x44>)
 80008de:	4a10      	ldr	r2, [pc, #64]	; (8000920 <MX_TIM14_Init+0x48>)
 80008e0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 80008e2:	4b0e      	ldr	r3, [pc, #56]	; (800091c <MX_TIM14_Init+0x44>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e8:	4b0c      	ldr	r3, [pc, #48]	; (800091c <MX_TIM14_Init+0x44>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80008ee:	4b0b      	ldr	r3, [pc, #44]	; (800091c <MX_TIM14_Init+0x44>)
 80008f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008f4:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008f6:	4b09      	ldr	r3, [pc, #36]	; (800091c <MX_TIM14_Init+0x44>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008fc:	4b07      	ldr	r3, [pc, #28]	; (800091c <MX_TIM14_Init+0x44>)
 80008fe:	2200      	movs	r2, #0
 8000900:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000902:	4806      	ldr	r0, [pc, #24]	; (800091c <MX_TIM14_Init+0x44>)
 8000904:	f004 fe54 	bl	80055b0 <HAL_TIM_Base_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 800090e:	f000 fbff 	bl	8001110 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */
  HAL_TIM_Base_Start_IT(&htim14);
 8000912:	4802      	ldr	r0, [pc, #8]	; (800091c <MX_TIM14_Init+0x44>)
 8000914:	f004 fea4 	bl	8005660 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM14_Init 2 */

}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}
 800091c:	2000036c 	.word	0x2000036c
 8000920:	40002000 	.word	0x40002000

08000924 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000928:	4b14      	ldr	r3, [pc, #80]	; (800097c <MX_USART2_UART_Init+0x58>)
 800092a:	4a15      	ldr	r2, [pc, #84]	; (8000980 <MX_USART2_UART_Init+0x5c>)
 800092c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800092e:	4b13      	ldr	r3, [pc, #76]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000930:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000934:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000936:	4b11      	ldr	r3, [pc, #68]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800093c:	4b0f      	ldr	r3, [pc, #60]	; (800097c <MX_USART2_UART_Init+0x58>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000942:	4b0e      	ldr	r3, [pc, #56]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000948:	4b0c      	ldr	r3, [pc, #48]	; (800097c <MX_USART2_UART_Init+0x58>)
 800094a:	220c      	movs	r2, #12
 800094c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800094e:	4b0b      	ldr	r3, [pc, #44]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000950:	2200      	movs	r2, #0
 8000952:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000954:	4b09      	ldr	r3, [pc, #36]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800095a:	4b08      	ldr	r3, [pc, #32]	; (800097c <MX_USART2_UART_Init+0x58>)
 800095c:	2200      	movs	r2, #0
 800095e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000960:	4b06      	ldr	r3, [pc, #24]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000962:	2200      	movs	r2, #0
 8000964:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000966:	4805      	ldr	r0, [pc, #20]	; (800097c <MX_USART2_UART_Init+0x58>)
 8000968:	f005 f8f8 	bl	8005b5c <HAL_UART_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000972:	f000 fbcd 	bl	8001110 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	200003b8 	.word	0x200003b8
 8000980:	40004400 	.word	0x40004400

08000984 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000988:	4b16      	ldr	r3, [pc, #88]	; (80009e4 <MX_USART3_UART_Init+0x60>)
 800098a:	4a17      	ldr	r2, [pc, #92]	; (80009e8 <MX_USART3_UART_Init+0x64>)
 800098c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800098e:	4b15      	ldr	r3, [pc, #84]	; (80009e4 <MX_USART3_UART_Init+0x60>)
 8000990:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000994:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000996:	4b13      	ldr	r3, [pc, #76]	; (80009e4 <MX_USART3_UART_Init+0x60>)
 8000998:	2200      	movs	r2, #0
 800099a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800099c:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <MX_USART3_UART_Init+0x60>)
 800099e:	2200      	movs	r2, #0
 80009a0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009a2:	4b10      	ldr	r3, [pc, #64]	; (80009e4 <MX_USART3_UART_Init+0x60>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009a8:	4b0e      	ldr	r3, [pc, #56]	; (80009e4 <MX_USART3_UART_Init+0x60>)
 80009aa:	220c      	movs	r2, #12
 80009ac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ae:	4b0d      	ldr	r3, [pc, #52]	; (80009e4 <MX_USART3_UART_Init+0x60>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009b4:	4b0b      	ldr	r3, [pc, #44]	; (80009e4 <MX_USART3_UART_Init+0x60>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ba:	4b0a      	ldr	r3, [pc, #40]	; (80009e4 <MX_USART3_UART_Init+0x60>)
 80009bc:	2200      	movs	r2, #0
 80009be:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009c0:	4b08      	ldr	r3, [pc, #32]	; (80009e4 <MX_USART3_UART_Init+0x60>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009c6:	4807      	ldr	r0, [pc, #28]	; (80009e4 <MX_USART3_UART_Init+0x60>)
 80009c8:	f005 f8c8 	bl	8005b5c <HAL_UART_Init>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80009d2:	f000 fb9d 	bl	8001110 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  HAL_UART_Receive_IT(&huart2, (uint8_t*)rx_buffer, 1);
 80009d6:	2201      	movs	r2, #1
 80009d8:	4904      	ldr	r1, [pc, #16]	; (80009ec <MX_USART3_UART_Init+0x68>)
 80009da:	4805      	ldr	r0, [pc, #20]	; (80009f0 <MX_USART3_UART_Init+0x6c>)
 80009dc:	f005 f98f 	bl	8005cfe <HAL_UART_Receive_IT>
  /* USER CODE END USART3_Init 2 */

}
 80009e0:	bf00      	nop
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20000440 	.word	0x20000440
 80009e8:	40004800 	.word	0x40004800
 80009ec:	200004c8 	.word	0x200004c8
 80009f0:	200003b8 	.word	0x200003b8

080009f4 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009f8:	bf00      	nop
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
	...

08000a04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b08c      	sub	sp, #48	; 0x30
 8000a08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0a:	f107 031c 	add.w	r3, r7, #28
 8000a0e:	2200      	movs	r2, #0
 8000a10:	601a      	str	r2, [r3, #0]
 8000a12:	605a      	str	r2, [r3, #4]
 8000a14:	609a      	str	r2, [r3, #8]
 8000a16:	60da      	str	r2, [r3, #12]
 8000a18:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a1a:	4b66      	ldr	r3, [pc, #408]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	4a65      	ldr	r2, [pc, #404]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a20:	f043 0310 	orr.w	r3, r3, #16
 8000a24:	6313      	str	r3, [r2, #48]	; 0x30
 8000a26:	4b63      	ldr	r3, [pc, #396]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	f003 0310 	and.w	r3, r3, #16
 8000a2e:	61bb      	str	r3, [r7, #24]
 8000a30:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	4b60      	ldr	r3, [pc, #384]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	4a5f      	ldr	r2, [pc, #380]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a38:	f043 0304 	orr.w	r3, r3, #4
 8000a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3e:	4b5d      	ldr	r3, [pc, #372]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	f003 0304 	and.w	r3, r3, #4
 8000a46:	617b      	str	r3, [r7, #20]
 8000a48:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4a:	4b5a      	ldr	r3, [pc, #360]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4e:	4a59      	ldr	r2, [pc, #356]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a54:	6313      	str	r3, [r2, #48]	; 0x30
 8000a56:	4b57      	ldr	r3, [pc, #348]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a5e:	613b      	str	r3, [r7, #16]
 8000a60:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	4b54      	ldr	r3, [pc, #336]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	4a53      	ldr	r2, [pc, #332]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6e:	4b51      	ldr	r3, [pc, #324]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a7a:	4b4e      	ldr	r3, [pc, #312]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	4a4d      	ldr	r2, [pc, #308]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a80:	f043 0302 	orr.w	r3, r3, #2
 8000a84:	6313      	str	r3, [r2, #48]	; 0x30
 8000a86:	4b4b      	ldr	r3, [pc, #300]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	f003 0302 	and.w	r3, r3, #2
 8000a8e:	60bb      	str	r3, [r7, #8]
 8000a90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a92:	4b48      	ldr	r3, [pc, #288]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	4a47      	ldr	r2, [pc, #284]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000a98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9e:	4b45      	ldr	r3, [pc, #276]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aaa:	4b42      	ldr	r3, [pc, #264]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	4a41      	ldr	r2, [pc, #260]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000ab0:	f043 0308 	orr.w	r3, r3, #8
 8000ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab6:	4b3f      	ldr	r3, [pc, #252]	; (8000bb4 <MX_GPIO_Init+0x1b0>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	f003 0308 	and.w	r3, r3, #8
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_R_1_Pin|LED_R_5_Pin|LED_R_2_Pin|LED_R_3_Pin
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	f642 217c 	movw	r1, #10876	; 0x2a7c
 8000ac8:	483b      	ldr	r0, [pc, #236]	; (8000bb8 <MX_GPIO_Init+0x1b4>)
 8000aca:	f001 fd81 	bl	80025d0 <HAL_GPIO_WritePin>
                          |LED_R_4_Pin|LED_UART_Pin|LED_SPI_Pin|LED_I2C_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_G_Pin|LD3_R_Pin|LD2_B_Pin, GPIO_PIN_RESET);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	f244 0181 	movw	r1, #16513	; 0x4081
 8000ad4:	4839      	ldr	r0, [pc, #228]	; (8000bbc <MX_GPIO_Init+0x1b8>)
 8000ad6:	f001 fd7b 	bl	80025d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LED_ERR_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000ada:	2200      	movs	r2, #0
 8000adc:	2144      	movs	r1, #68	; 0x44
 8000ade:	4838      	ldr	r0, [pc, #224]	; (8000bc0 <MX_GPIO_Init+0x1bc>)
 8000ae0:	f001 fd76 	bl	80025d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_R_1_Pin LED_R_5_Pin LED_R_2_Pin LED_R_3_Pin
                           LED_R_4_Pin LED_UART_Pin LED_SPI_Pin LED_I2C_Pin */
  GPIO_InitStruct.Pin = LED_R_1_Pin|LED_R_5_Pin|LED_R_2_Pin|LED_R_3_Pin
 8000ae4:	f642 237c 	movw	r3, #10876	; 0x2a7c
 8000ae8:	61fb      	str	r3, [r7, #28]
                          |LED_R_4_Pin|LED_UART_Pin|LED_SPI_Pin|LED_I2C_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aea:	2301      	movs	r3, #1
 8000aec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	2300      	movs	r3, #0
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af2:	2300      	movs	r3, #0
 8000af4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000af6:	f107 031c 	add.w	r3, r7, #28
 8000afa:	4619      	mov	r1, r3
 8000afc:	482e      	ldr	r0, [pc, #184]	; (8000bb8 <MX_GPIO_Init+0x1b4>)
 8000afe:	f001 fba3 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_USER_Pin */
  GPIO_InitStruct.Pin = BTN_USER_Pin;
 8000b02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b08:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000b0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BTN_USER_GPIO_Port, &GPIO_InitStruct);
 8000b12:	f107 031c 	add.w	r3, r7, #28
 8000b16:	4619      	mov	r1, r3
 8000b18:	482a      	ldr	r0, [pc, #168]	; (8000bc4 <MX_GPIO_Init+0x1c0>)
 8000b1a:	f001 fb95 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_G_Pin LD3_R_Pin LD2_B_Pin */
  GPIO_InitStruct.Pin = LD1_G_Pin|LD3_R_Pin|LD2_B_Pin;
 8000b1e:	f244 0381 	movw	r3, #16513	; 0x4081
 8000b22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b24:	2301      	movs	r3, #1
 8000b26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b30:	f107 031c 	add.w	r3, r7, #28
 8000b34:	4619      	mov	r1, r3
 8000b36:	4821      	ldr	r0, [pc, #132]	; (8000bbc <MX_GPIO_Init+0x1b8>)
 8000b38:	f001 fb86 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_B_Pin BTN_R_Pin BTN_SET_Pin BTN_PROTOCOL_Pin */
  GPIO_InitStruct.Pin = BTN_B_Pin|BTN_R_Pin|BTN_SET_Pin|BTN_PROTOCOL_Pin;
 8000b3c:	f240 230b 	movw	r3, #523	; 0x20b
 8000b40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b42:	2300      	movs	r3, #0
 8000b44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b46:	2301      	movs	r3, #1
 8000b48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b4a:	f107 031c 	add.w	r3, r7, #28
 8000b4e:	4619      	mov	r1, r3
 8000b50:	481b      	ldr	r0, [pc, #108]	; (8000bc0 <MX_GPIO_Init+0x1bc>)
 8000b52:	f001 fb79 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ERR_Pin USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = LED_ERR_Pin|USB_PowerSwitchOn_Pin;
 8000b56:	2344      	movs	r3, #68	; 0x44
 8000b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b62:	2300      	movs	r3, #0
 8000b64:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b66:	f107 031c 	add.w	r3, r7, #28
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4814      	ldr	r0, [pc, #80]	; (8000bc0 <MX_GPIO_Init+0x1bc>)
 8000b6e:	f001 fb6b 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b72:	2380      	movs	r3, #128	; 0x80
 8000b74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b76:	2300      	movs	r3, #0
 8000b78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b7e:	f107 031c 	add.w	r3, r7, #28
 8000b82:	4619      	mov	r1, r3
 8000b84:	480e      	ldr	r0, [pc, #56]	; (8000bc0 <MX_GPIO_Init+0x1bc>)
 8000b86:	f001 fb5f 	bl	8002248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000b8a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000b8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b90:	2302      	movs	r3, #2
 8000b92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b98:	2303      	movs	r3, #3
 8000b9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000b9c:	230a      	movs	r3, #10
 8000b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba0:	f107 031c 	add.w	r3, r7, #28
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	4808      	ldr	r0, [pc, #32]	; (8000bc8 <MX_GPIO_Init+0x1c4>)
 8000ba8:	f001 fb4e 	bl	8002248 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bac:	bf00      	nop
 8000bae:	3730      	adds	r7, #48	; 0x30
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	40023800 	.word	0x40023800
 8000bb8:	40021000 	.word	0x40021000
 8000bbc:	40020400 	.word	0x40020400
 8000bc0:	40021800 	.word	0x40021800
 8000bc4:	40020800 	.word	0x40020800
 8000bc8:	40020000 	.word	0x40020000

08000bcc <resetModeLed>:

/* USER CODE BEGIN 4 */
void resetModeLed(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0

  HAL_GPIO_WritePin(
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	217c      	movs	r1, #124	; 0x7c
 8000bd4:	4802      	ldr	r0, [pc, #8]	; (8000be0 <resetModeLed+0x14>)
 8000bd6:	f001 fcfb 	bl	80025d0 <HAL_GPIO_WritePin>
					GPIOE,
					LED_R_1_Pin|LED_R_2_Pin|LED_R_3_Pin|LED_R_4_Pin|LED_R_5_Pin,
					GPIO_PIN_RESET
				   );
}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	40021000 	.word	0x40021000

08000be4 <setModeLed>:

void setModeLed(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
	resetModeLed();
 8000be8:	f7ff fff0 	bl	8000bcc <resetModeLed>

	if(USER_MODE == 1)
 8000bec:	4b17      	ldr	r3, [pc, #92]	; (8000c4c <setModeLed+0x68>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d104      	bne.n	8000bfe <setModeLed+0x1a>
	{
		HAL_GPIO_WritePin(GPIOE, LED_R_1_Pin, GPIO_PIN_SET);
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	2104      	movs	r1, #4
 8000bf8:	4815      	ldr	r0, [pc, #84]	; (8000c50 <setModeLed+0x6c>)
 8000bfa:	f001 fce9 	bl	80025d0 <HAL_GPIO_WritePin>
	}
	if(USER_MODE == 2)
 8000bfe:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <setModeLed+0x68>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	d104      	bne.n	8000c10 <setModeLed+0x2c>
	{
		HAL_GPIO_WritePin(GPIOE, LED_R_2_Pin, GPIO_PIN_SET);
 8000c06:	2201      	movs	r2, #1
 8000c08:	2110      	movs	r1, #16
 8000c0a:	4811      	ldr	r0, [pc, #68]	; (8000c50 <setModeLed+0x6c>)
 8000c0c:	f001 fce0 	bl	80025d0 <HAL_GPIO_WritePin>
	}
	if(USER_MODE == 3)
 8000c10:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <setModeLed+0x68>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b03      	cmp	r3, #3
 8000c16:	d104      	bne.n	8000c22 <setModeLed+0x3e>
	{
		HAL_GPIO_WritePin(GPIOE, LED_R_3_Pin, GPIO_PIN_SET);
 8000c18:	2201      	movs	r2, #1
 8000c1a:	2120      	movs	r1, #32
 8000c1c:	480c      	ldr	r0, [pc, #48]	; (8000c50 <setModeLed+0x6c>)
 8000c1e:	f001 fcd7 	bl	80025d0 <HAL_GPIO_WritePin>
	}
	if(USER_MODE == 4)
 8000c22:	4b0a      	ldr	r3, [pc, #40]	; (8000c4c <setModeLed+0x68>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2b04      	cmp	r3, #4
 8000c28:	d104      	bne.n	8000c34 <setModeLed+0x50>
	{
		HAL_GPIO_WritePin(GPIOE, LED_R_4_Pin, GPIO_PIN_SET);
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	2140      	movs	r1, #64	; 0x40
 8000c2e:	4808      	ldr	r0, [pc, #32]	; (8000c50 <setModeLed+0x6c>)
 8000c30:	f001 fcce 	bl	80025d0 <HAL_GPIO_WritePin>
	}
	if(USER_MODE == 5)
 8000c34:	4b05      	ldr	r3, [pc, #20]	; (8000c4c <setModeLed+0x68>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	2b05      	cmp	r3, #5
 8000c3a:	d104      	bne.n	8000c46 <setModeLed+0x62>
	{
		HAL_GPIO_WritePin(GPIOE, LED_R_5_Pin, GPIO_PIN_SET);
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	2108      	movs	r1, #8
 8000c40:	4803      	ldr	r0, [pc, #12]	; (8000c50 <setModeLed+0x6c>)
 8000c42:	f001 fcc5 	bl	80025d0 <HAL_GPIO_WritePin>
	}
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000000 	.word	0x20000000
 8000c50:	40021000 	.word	0x40021000

08000c54 <resetProtocolLed>:

void resetProtocolLed(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(GPIOE, LED_UART_Pin|LED_SPI_Pin|LED_I2C_Pin, GPIO_PIN_RESET);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	f44f 5128 	mov.w	r1, #10752	; 0x2a00
 8000c5e:	4802      	ldr	r0, [pc, #8]	; (8000c68 <resetProtocolLed+0x14>)
 8000c60:	f001 fcb6 	bl	80025d0 <HAL_GPIO_WritePin>

}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	40021000 	.word	0x40021000

08000c6c <setProtocolLed>:

void setProtocolLed(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
	resetProtocolLed();
 8000c70:	f7ff fff0 	bl	8000c54 <resetProtocolLed>
	if(PROTOCOL == 1)
 8000c74:	4b0f      	ldr	r3, [pc, #60]	; (8000cb4 <setProtocolLed+0x48>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d105      	bne.n	8000c88 <setProtocolLed+0x1c>
	{
		HAL_GPIO_WritePin(GPIOE, LED_UART_Pin, GPIO_PIN_SET);
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c82:	480d      	ldr	r0, [pc, #52]	; (8000cb8 <setProtocolLed+0x4c>)
 8000c84:	f001 fca4 	bl	80025d0 <HAL_GPIO_WritePin>
	}
	if(PROTOCOL == 2)
 8000c88:	4b0a      	ldr	r3, [pc, #40]	; (8000cb4 <setProtocolLed+0x48>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	2b02      	cmp	r3, #2
 8000c8e:	d105      	bne.n	8000c9c <setProtocolLed+0x30>
	{
		HAL_GPIO_WritePin(GPIOE, LED_SPI_Pin, GPIO_PIN_SET);
 8000c90:	2201      	movs	r2, #1
 8000c92:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c96:	4808      	ldr	r0, [pc, #32]	; (8000cb8 <setProtocolLed+0x4c>)
 8000c98:	f001 fc9a 	bl	80025d0 <HAL_GPIO_WritePin>
	}
	if(PROTOCOL == 3)
 8000c9c:	4b05      	ldr	r3, [pc, #20]	; (8000cb4 <setProtocolLed+0x48>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2b03      	cmp	r3, #3
 8000ca2:	d105      	bne.n	8000cb0 <setProtocolLed+0x44>
	{
		HAL_GPIO_WritePin(GPIOE, LED_I2C_Pin, GPIO_PIN_SET);
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000caa:	4803      	ldr	r0, [pc, #12]	; (8000cb8 <setProtocolLed+0x4c>)
 8000cac:	f001 fc90 	bl	80025d0 <HAL_GPIO_WritePin>
	}
}
 8000cb0:	bf00      	nop
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	20000004 	.word	0x20000004
 8000cb8:	40021000 	.word	0x40021000

08000cbc <UART_Transmit>:

void UART_Transmit(void* data)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b088      	sub	sp, #32
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
	char tx_buffer[20];
	sprintf(tx_buffer, "%d", data);
 8000cc4:	f107 030c 	add.w	r3, r7, #12
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	490b      	ldr	r1, [pc, #44]	; (8000cf8 <UART_Transmit+0x3c>)
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f006 fa25 	bl	800711c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)tx_buffer, strlen(tx_buffer), 0xFFFF);
 8000cd2:	f107 030c 	add.w	r3, r7, #12
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fa9a 	bl	8000210 <strlen>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	b29a      	uxth	r2, r3
 8000ce0:	f107 010c 	add.w	r1, r7, #12
 8000ce4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ce8:	4804      	ldr	r0, [pc, #16]	; (8000cfc <UART_Transmit+0x40>)
 8000cea:	f004 ff85 	bl	8005bf8 <HAL_UART_Transmit>

}
 8000cee:	bf00      	nop
 8000cf0:	3720      	adds	r7, #32
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	08007b94 	.word	0x08007b94
 8000cfc:	200003b8 	.word	0x200003b8

08000d00 <SPI_Transmit>:

void SPI_Transmit(void* data)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b088      	sub	sp, #32
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  char tx_buffer[20];
  sprintf(tx_buffer, "%d", data);
 8000d08:	f107 030c 	add.w	r3, r7, #12
 8000d0c:	687a      	ldr	r2, [r7, #4]
 8000d0e:	490b      	ldr	r1, [pc, #44]	; (8000d3c <SPI_Transmit+0x3c>)
 8000d10:	4618      	mov	r0, r3
 8000d12:	f006 fa03 	bl	800711c <siprintf>
  HAL_SPI_Transmit(&hspi1, (uint8_t*)tx_buffer, strlen(tx_buffer), 0xFFFF);
 8000d16:	f107 030c 	add.w	r3, r7, #12
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fa78 	bl	8000210 <strlen>
 8000d20:	4603      	mov	r3, r0
 8000d22:	b29a      	uxth	r2, r3
 8000d24:	f107 010c 	add.w	r1, r7, #12
 8000d28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d2c:	4804      	ldr	r0, [pc, #16]	; (8000d40 <SPI_Transmit+0x40>)
 8000d2e:	f003 fc84 	bl	800463a <HAL_SPI_Transmit>
}
 8000d32:	bf00      	nop
 8000d34:	3720      	adds	r7, #32
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	08007b94 	.word	0x08007b94
 8000d40:	20000308 	.word	0x20000308

08000d44 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]

	if(htim == &htim14)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4a92      	ldr	r2, [pc, #584]	; (8000f98 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	f040 8180 	bne.w	8001056 <HAL_TIM_PeriodElapsedCallback+0x312>
	{
		BTN_RED_currentState = HAL_GPIO_ReadPin(GPIOG, BTN_R_Pin);
 8000d56:	2102      	movs	r1, #2
 8000d58:	4890      	ldr	r0, [pc, #576]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x258>)
 8000d5a:	f001 fc21 	bl	80025a0 <HAL_GPIO_ReadPin>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	b29a      	uxth	r2, r3
 8000d62:	4b8f      	ldr	r3, [pc, #572]	; (8000fa0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8000d64:	801a      	strh	r2, [r3, #0]
		BTN_SET_currentState = HAL_GPIO_ReadPin(GPIOG, BTN_SET_Pin);
 8000d66:	2108      	movs	r1, #8
 8000d68:	488c      	ldr	r0, [pc, #560]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x258>)
 8000d6a:	f001 fc19 	bl	80025a0 <HAL_GPIO_ReadPin>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	b29a      	uxth	r2, r3
 8000d72:	4b8c      	ldr	r3, [pc, #560]	; (8000fa4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000d74:	801a      	strh	r2, [r3, #0]
		BTN_BLUE_currentState = HAL_GPIO_ReadPin(GPIOG, BTN_B_Pin);
 8000d76:	2101      	movs	r1, #1
 8000d78:	4888      	ldr	r0, [pc, #544]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x258>)
 8000d7a:	f001 fc11 	bl	80025a0 <HAL_GPIO_ReadPin>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	b29a      	uxth	r2, r3
 8000d82:	4b89      	ldr	r3, [pc, #548]	; (8000fa8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8000d84:	801a      	strh	r2, [r3, #0]
		BTN_PROTOCOL_currentState = HAL_GPIO_ReadPin(GPIOG, BTN_PROTOCOL_Pin);
 8000d86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d8a:	4884      	ldr	r0, [pc, #528]	; (8000f9c <HAL_TIM_PeriodElapsedCallback+0x258>)
 8000d8c:	f001 fc08 	bl	80025a0 <HAL_GPIO_ReadPin>
 8000d90:	4603      	mov	r3, r0
 8000d92:	b29a      	uxth	r2, r3
 8000d94:	4b85      	ldr	r3, [pc, #532]	; (8000fac <HAL_TIM_PeriodElapsedCallback+0x268>)
 8000d96:	801a      	strh	r2, [r3, #0]
		//turning on RED btn
		if(BTN_RED_currentState != BTN_RED_initState)
 8000d98:	4b81      	ldr	r3, [pc, #516]	; (8000fa0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8000d9a:	881a      	ldrh	r2, [r3, #0]
 8000d9c:	4b84      	ldr	r3, [pc, #528]	; (8000fb0 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8000d9e:	881b      	ldrh	r3, [r3, #0]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d027      	beq.n	8000df4 <HAL_TIM_PeriodElapsedCallback+0xb0>
		{

			++BTN_RED_press_slowCount;
 8000da4:	4b83      	ldr	r3, [pc, #524]	; (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8000da6:	881b      	ldrh	r3, [r3, #0]
 8000da8:	3301      	adds	r3, #1
 8000daa:	b29a      	uxth	r2, r3
 8000dac:	4b81      	ldr	r3, [pc, #516]	; (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8000dae:	801a      	strh	r2, [r3, #0]

			if(BTN_RED_press_slowCount > BTN_DEBOUNCE_TIMER)
 8000db0:	4b80      	ldr	r3, [pc, #512]	; (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8000db2:	881b      	ldrh	r3, [r3, #0]
 8000db4:	461a      	mov	r2, r3
 8000db6:	4b80      	ldr	r3, [pc, #512]	; (8000fb8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	dd1a      	ble.n	8000df4 <HAL_TIM_PeriodElapsedCallback+0xb0>
			{
				//if you are here than RED BTN is pressed
				BTN_RED_press_slowCount = 0;
 8000dbe:	4b7d      	ldr	r3, [pc, #500]	; (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	801a      	strh	r2, [r3, #0]

				//onClick RED BTN code
				if(BTN_RED_isPressed == false)
 8000dc4:	4b7d      	ldr	r3, [pc, #500]	; (8000fbc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	f083 0301 	eor.w	r3, r3, #1
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d010      	beq.n	8000df4 <HAL_TIM_PeriodElapsedCallback+0xb0>
				{
					USER_MODE = USER_MODE + 1;
 8000dd2:	4b7b      	ldr	r3, [pc, #492]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	4a79      	ldr	r2, [pc, #484]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000dda:	6013      	str	r3, [r2, #0]

					if(USER_MODE == 6)
 8000ddc:	4b78      	ldr	r3, [pc, #480]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	2b06      	cmp	r3, #6
 8000de2:	d102      	bne.n	8000dea <HAL_TIM_PeriodElapsedCallback+0xa6>
					{

						USER_MODE = 1;
 8000de4:	4b76      	ldr	r3, [pc, #472]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000de6:	2201      	movs	r2, #1
 8000de8:	601a      	str	r2, [r3, #0]

					}


					setModeLed();
 8000dea:	f7ff fefb 	bl	8000be4 <setModeLed>
					BTN_RED_isPressed = true;
 8000dee:	4b73      	ldr	r3, [pc, #460]	; (8000fbc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	701a      	strb	r2, [r3, #0]
				}
			}

		}
		//turning on BLUE btn
		if(BTN_BLUE_currentState != BTN_BLUE_initState)
 8000df4:	4b6c      	ldr	r3, [pc, #432]	; (8000fa8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8000df6:	881a      	ldrh	r2, [r3, #0]
 8000df8:	4b72      	ldr	r3, [pc, #456]	; (8000fc4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8000dfa:	881b      	ldrh	r3, [r3, #0]
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d027      	beq.n	8000e50 <HAL_TIM_PeriodElapsedCallback+0x10c>
		{

			++BTN_BLUE_press_slowCount;
 8000e00:	4b71      	ldr	r3, [pc, #452]	; (8000fc8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000e02:	881b      	ldrh	r3, [r3, #0]
 8000e04:	3301      	adds	r3, #1
 8000e06:	b29a      	uxth	r2, r3
 8000e08:	4b6f      	ldr	r3, [pc, #444]	; (8000fc8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000e0a:	801a      	strh	r2, [r3, #0]

			if(BTN_BLUE_press_slowCount > BTN_DEBOUNCE_TIMER)
 8000e0c:	4b6e      	ldr	r3, [pc, #440]	; (8000fc8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000e0e:	881b      	ldrh	r3, [r3, #0]
 8000e10:	461a      	mov	r2, r3
 8000e12:	4b69      	ldr	r3, [pc, #420]	; (8000fb8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	429a      	cmp	r2, r3
 8000e18:	dd1a      	ble.n	8000e50 <HAL_TIM_PeriodElapsedCallback+0x10c>
			{
				//if you are here than RED BTN is pressed
				BTN_BLUE_press_slowCount = 0;
 8000e1a:	4b6b      	ldr	r3, [pc, #428]	; (8000fc8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	801a      	strh	r2, [r3, #0]

				//onClick RED BTN code
				if(BTN_BLUE_isPressed == false)
 8000e20:	4b6a      	ldr	r3, [pc, #424]	; (8000fcc <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	f083 0301 	eor.w	r3, r3, #1
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d010      	beq.n	8000e50 <HAL_TIM_PeriodElapsedCallback+0x10c>
				{
					USER_MODE = USER_MODE - 1;
 8000e2e:	4b64      	ldr	r3, [pc, #400]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	3b01      	subs	r3, #1
 8000e34:	4a62      	ldr	r2, [pc, #392]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000e36:	6013      	str	r3, [r2, #0]

					if(USER_MODE == 0)
 8000e38:	4b61      	ldr	r3, [pc, #388]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d102      	bne.n	8000e46 <HAL_TIM_PeriodElapsedCallback+0x102>
					{

						USER_MODE = 5;
 8000e40:	4b5f      	ldr	r3, [pc, #380]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000e42:	2205      	movs	r2, #5
 8000e44:	601a      	str	r2, [r3, #0]

					}

					setModeLed();
 8000e46:	f7ff fecd 	bl	8000be4 <setModeLed>
					BTN_BLUE_isPressed = true;
 8000e4a:	4b60      	ldr	r3, [pc, #384]	; (8000fcc <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	701a      	strb	r2, [r3, #0]
				}
			}

		}
		//turning on SET btn
		if(BTN_SET_currentState != BTN_SET_initState)
 8000e50:	4b54      	ldr	r3, [pc, #336]	; (8000fa4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000e52:	881a      	ldrh	r2, [r3, #0]
 8000e54:	4b5e      	ldr	r3, [pc, #376]	; (8000fd0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000e56:	881b      	ldrh	r3, [r3, #0]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d02b      	beq.n	8000eb4 <HAL_TIM_PeriodElapsedCallback+0x170>
		{

			++BTN_SET_press_slowCount;
 8000e5c:	4b5d      	ldr	r3, [pc, #372]	; (8000fd4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000e5e:	881b      	ldrh	r3, [r3, #0]
 8000e60:	3301      	adds	r3, #1
 8000e62:	b29a      	uxth	r2, r3
 8000e64:	4b5b      	ldr	r3, [pc, #364]	; (8000fd4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000e66:	801a      	strh	r2, [r3, #0]

			if(BTN_SET_press_slowCount > BTN_DEBOUNCE_TIMER)
 8000e68:	4b5a      	ldr	r3, [pc, #360]	; (8000fd4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000e6a:	881b      	ldrh	r3, [r3, #0]
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	4b52      	ldr	r3, [pc, #328]	; (8000fb8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	dd1e      	ble.n	8000eb4 <HAL_TIM_PeriodElapsedCallback+0x170>
			{
				//if you are here than RED BTN is pressed
				BTN_SET_press_slowCount = 0;
 8000e76:	4b57      	ldr	r3, [pc, #348]	; (8000fd4 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	801a      	strh	r2, [r3, #0]

				//onClick RED BTN code
				if(BTN_SET_isPressed == false)
 8000e7c:	4b56      	ldr	r3, [pc, #344]	; (8000fd8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	f083 0301 	eor.w	r3, r3, #1
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d014      	beq.n	8000eb4 <HAL_TIM_PeriodElapsedCallback+0x170>
				{

					if(PROTOCOL == 1)
 8000e8a:	4b54      	ldr	r3, [pc, #336]	; (8000fdc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d104      	bne.n	8000e9c <HAL_TIM_PeriodElapsedCallback+0x158>
					{
						UART_Transmit(USER_MODE);
 8000e92:	4b4b      	ldr	r3, [pc, #300]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff ff10 	bl	8000cbc <UART_Transmit>
					}
					if(PROTOCOL == 2)
 8000e9c:	4b4f      	ldr	r3, [pc, #316]	; (8000fdc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	d104      	bne.n	8000eae <HAL_TIM_PeriodElapsedCallback+0x16a>
					{
						SPI_Transmit(USER_MODE);
 8000ea4:	4b46      	ldr	r3, [pc, #280]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff ff29 	bl	8000d00 <SPI_Transmit>
					if(PROTOCOL == 3)
					{

					}

					BTN_SET_isPressed = true;
 8000eae:	4b4a      	ldr	r3, [pc, #296]	; (8000fd8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	701a      	strb	r2, [r3, #0]
				}
			}

		}
		//turning on PROTOCOL btn
		if(BTN_PROTOCOL_currentState != BTN_PROTOCOL_initState)
 8000eb4:	4b3d      	ldr	r3, [pc, #244]	; (8000fac <HAL_TIM_PeriodElapsedCallback+0x268>)
 8000eb6:	881a      	ldrh	r2, [r3, #0]
 8000eb8:	4b49      	ldr	r3, [pc, #292]	; (8000fe0 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8000eba:	881b      	ldrh	r3, [r3, #0]
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	d027      	beq.n	8000f10 <HAL_TIM_PeriodElapsedCallback+0x1cc>
		{

			++BTN_PROTOCOL_press_slowCount;
 8000ec0:	4b48      	ldr	r3, [pc, #288]	; (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	b29a      	uxth	r2, r3
 8000ec8:	4b46      	ldr	r3, [pc, #280]	; (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000eca:	801a      	strh	r2, [r3, #0]

			if(BTN_PROTOCOL_press_slowCount > BTN_DEBOUNCE_TIMER)
 8000ecc:	4b45      	ldr	r3, [pc, #276]	; (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000ece:	881b      	ldrh	r3, [r3, #0]
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	4b39      	ldr	r3, [pc, #228]	; (8000fb8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	dd1a      	ble.n	8000f10 <HAL_TIM_PeriodElapsedCallback+0x1cc>
			{
				//if you are here than RED BTN is pressed
				BTN_PROTOCOL_press_slowCount = 0;
 8000eda:	4b42      	ldr	r3, [pc, #264]	; (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	801a      	strh	r2, [r3, #0]

				//onClick RED BTN code
				if(BTN_PROTOCOL_isPressed == false)
 8000ee0:	4b41      	ldr	r3, [pc, #260]	; (8000fe8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	f083 0301 	eor.w	r3, r3, #1
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d010      	beq.n	8000f10 <HAL_TIM_PeriodElapsedCallback+0x1cc>
				{

					PROTOCOL = PROTOCOL + 1;
 8000eee:	4b3b      	ldr	r3, [pc, #236]	; (8000fdc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	4a39      	ldr	r2, [pc, #228]	; (8000fdc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000ef6:	6013      	str	r3, [r2, #0]

					if(PROTOCOL == 4)
 8000ef8:	4b38      	ldr	r3, [pc, #224]	; (8000fdc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b04      	cmp	r3, #4
 8000efe:	d102      	bne.n	8000f06 <HAL_TIM_PeriodElapsedCallback+0x1c2>
					{

						PROTOCOL = 1;
 8000f00:	4b36      	ldr	r3, [pc, #216]	; (8000fdc <HAL_TIM_PeriodElapsedCallback+0x298>)
 8000f02:	2201      	movs	r2, #1
 8000f04:	601a      	str	r2, [r3, #0]

					}

					setProtocolLed();
 8000f06:	f7ff feb1 	bl	8000c6c <setProtocolLed>

					BTN_PROTOCOL_isPressed = true;
 8000f0a:	4b37      	ldr	r3, [pc, #220]	; (8000fe8 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	701a      	strb	r2, [r3, #0]
				}
			}

		}
		//turning off RED btn
		if(BTN_RED_currentState == BTN_RED_initState && BTN_RED_isPressed == true)
 8000f10:	4b23      	ldr	r3, [pc, #140]	; (8000fa0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8000f12:	881a      	ldrh	r2, [r3, #0]
 8000f14:	4b26      	ldr	r3, [pc, #152]	; (8000fb0 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8000f16:	881b      	ldrh	r3, [r3, #0]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d116      	bne.n	8000f4a <HAL_TIM_PeriodElapsedCallback+0x206>
 8000f1c:	4b27      	ldr	r3, [pc, #156]	; (8000fbc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d012      	beq.n	8000f4a <HAL_TIM_PeriodElapsedCallback+0x206>
		{

			++BTN_RED_release_slowCount;
 8000f24:	4b31      	ldr	r3, [pc, #196]	; (8000fec <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000f26:	881b      	ldrh	r3, [r3, #0]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	b29a      	uxth	r2, r3
 8000f2c:	4b2f      	ldr	r3, [pc, #188]	; (8000fec <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000f2e:	801a      	strh	r2, [r3, #0]

			if(BTN_RED_release_slowCount > BTN_DEBOUNCE_TIMER)
 8000f30:	4b2e      	ldr	r3, [pc, #184]	; (8000fec <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000f32:	881b      	ldrh	r3, [r3, #0]
 8000f34:	461a      	mov	r2, r3
 8000f36:	4b20      	ldr	r3, [pc, #128]	; (8000fb8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	dd05      	ble.n	8000f4a <HAL_TIM_PeriodElapsedCallback+0x206>
			{

				BTN_RED_isPressed = false;
 8000f3e:	4b1f      	ldr	r3, [pc, #124]	; (8000fbc <HAL_TIM_PeriodElapsedCallback+0x278>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	701a      	strb	r2, [r3, #0]
				BTN_RED_release_slowCount = 0;
 8000f44:	4b29      	ldr	r3, [pc, #164]	; (8000fec <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	801a      	strh	r2, [r3, #0]
				//onRelease RED BTN code

			}
		}
		//turning off RED btn
		if(BTN_BLUE_currentState == BTN_BLUE_initState && BTN_BLUE_isPressed == true)
 8000f4a:	4b17      	ldr	r3, [pc, #92]	; (8000fa8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8000f4c:	881a      	ldrh	r2, [r3, #0]
 8000f4e:	4b1d      	ldr	r3, [pc, #116]	; (8000fc4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8000f50:	881b      	ldrh	r3, [r3, #0]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d116      	bne.n	8000f84 <HAL_TIM_PeriodElapsedCallback+0x240>
 8000f56:	4b1d      	ldr	r3, [pc, #116]	; (8000fcc <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d012      	beq.n	8000f84 <HAL_TIM_PeriodElapsedCallback+0x240>
		{

			++BTN_BLUE_release_slowCount;
 8000f5e:	4b24      	ldr	r3, [pc, #144]	; (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000f60:	881b      	ldrh	r3, [r3, #0]
 8000f62:	3301      	adds	r3, #1
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000f68:	801a      	strh	r2, [r3, #0]

			if(BTN_BLUE_release_slowCount > BTN_DEBOUNCE_TIMER)
 8000f6a:	4b21      	ldr	r3, [pc, #132]	; (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	461a      	mov	r2, r3
 8000f70:	4b11      	ldr	r3, [pc, #68]	; (8000fb8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	dd05      	ble.n	8000f84 <HAL_TIM_PeriodElapsedCallback+0x240>
			{

				BTN_BLUE_isPressed = false;
 8000f78:	4b14      	ldr	r3, [pc, #80]	; (8000fcc <HAL_TIM_PeriodElapsedCallback+0x288>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
				BTN_BLUE_release_slowCount = 0;
 8000f7e:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	801a      	strh	r2, [r3, #0]
				//onRelease RED BTN code

			}
		}
		//turning off SET btn
		if(BTN_SET_currentState == BTN_SET_initState && BTN_SET_isPressed == true)
 8000f84:	4b07      	ldr	r3, [pc, #28]	; (8000fa4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000f86:	881a      	ldrh	r2, [r3, #0]
 8000f88:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8000f8a:	881b      	ldrh	r3, [r3, #0]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d145      	bne.n	800101c <HAL_TIM_PeriodElapsedCallback+0x2d8>
 8000f90:	4b11      	ldr	r3, [pc, #68]	; (8000fd8 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	e02d      	b.n	8000ff4 <HAL_TIM_PeriodElapsedCallback+0x2b0>
 8000f98:	2000036c 	.word	0x2000036c
 8000f9c:	40021800 	.word	0x40021800
 8000fa0:	200004dc 	.word	0x200004dc
 8000fa4:	200004ec 	.word	0x200004ec
 8000fa8:	200004e4 	.word	0x200004e4
 8000fac:	200004f4 	.word	0x200004f4
 8000fb0:	2000000c 	.word	0x2000000c
 8000fb4:	200004de 	.word	0x200004de
 8000fb8:	20000008 	.word	0x20000008
 8000fbc:	200004e2 	.word	0x200004e2
 8000fc0:	20000000 	.word	0x20000000
 8000fc4:	2000000e 	.word	0x2000000e
 8000fc8:	200004e6 	.word	0x200004e6
 8000fcc:	200004ea 	.word	0x200004ea
 8000fd0:	20000010 	.word	0x20000010
 8000fd4:	200004ee 	.word	0x200004ee
 8000fd8:	200004f2 	.word	0x200004f2
 8000fdc:	20000004 	.word	0x20000004
 8000fe0:	20000012 	.word	0x20000012
 8000fe4:	200004f6 	.word	0x200004f6
 8000fe8:	200004fa 	.word	0x200004fa
 8000fec:	200004e0 	.word	0x200004e0
 8000ff0:	200004e8 	.word	0x200004e8
 8000ff4:	d012      	beq.n	800101c <HAL_TIM_PeriodElapsedCallback+0x2d8>
		{

			++BTN_SET_release_slowCount;
 8000ff6:	4b1a      	ldr	r3, [pc, #104]	; (8001060 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8000ff8:	881b      	ldrh	r3, [r3, #0]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	b29a      	uxth	r2, r3
 8000ffe:	4b18      	ldr	r3, [pc, #96]	; (8001060 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8001000:	801a      	strh	r2, [r3, #0]

			if(BTN_SET_release_slowCount > BTN_DEBOUNCE_TIMER)
 8001002:	4b17      	ldr	r3, [pc, #92]	; (8001060 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8001004:	881b      	ldrh	r3, [r3, #0]
 8001006:	461a      	mov	r2, r3
 8001008:	4b16      	ldr	r3, [pc, #88]	; (8001064 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	429a      	cmp	r2, r3
 800100e:	dd05      	ble.n	800101c <HAL_TIM_PeriodElapsedCallback+0x2d8>
			{

				BTN_SET_isPressed = false;
 8001010:	4b15      	ldr	r3, [pc, #84]	; (8001068 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]
				BTN_SET_release_slowCount = 0;
 8001016:	4b12      	ldr	r3, [pc, #72]	; (8001060 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8001018:	2200      	movs	r2, #0
 800101a:	801a      	strh	r2, [r3, #0]

			}
		}

		//turning off PROTOCOL btn
		if(BTN_PROTOCOL_currentState == BTN_PROTOCOL_initState && BTN_PROTOCOL_isPressed == true)
 800101c:	4b13      	ldr	r3, [pc, #76]	; (800106c <HAL_TIM_PeriodElapsedCallback+0x328>)
 800101e:	881a      	ldrh	r2, [r3, #0]
 8001020:	4b13      	ldr	r3, [pc, #76]	; (8001070 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8001022:	881b      	ldrh	r3, [r3, #0]
 8001024:	429a      	cmp	r2, r3
 8001026:	d116      	bne.n	8001056 <HAL_TIM_PeriodElapsedCallback+0x312>
 8001028:	4b12      	ldr	r3, [pc, #72]	; (8001074 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d012      	beq.n	8001056 <HAL_TIM_PeriodElapsedCallback+0x312>
		{

			++BTN_PROTOCOL_release_slowCount;
 8001030:	4b11      	ldr	r3, [pc, #68]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8001032:	881b      	ldrh	r3, [r3, #0]
 8001034:	3301      	adds	r3, #1
 8001036:	b29a      	uxth	r2, r3
 8001038:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x334>)
 800103a:	801a      	strh	r2, [r3, #0]

			if(BTN_PROTOCOL_release_slowCount > BTN_DEBOUNCE_TIMER)
 800103c:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x334>)
 800103e:	881b      	ldrh	r3, [r3, #0]
 8001040:	461a      	mov	r2, r3
 8001042:	4b08      	ldr	r3, [pc, #32]	; (8001064 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	429a      	cmp	r2, r3
 8001048:	dd05      	ble.n	8001056 <HAL_TIM_PeriodElapsedCallback+0x312>
			{

				BTN_PROTOCOL_isPressed = false;
 800104a:	4b0a      	ldr	r3, [pc, #40]	; (8001074 <HAL_TIM_PeriodElapsedCallback+0x330>)
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]
				BTN_PROTOCOL_release_slowCount = 0;
 8001050:	4b09      	ldr	r3, [pc, #36]	; (8001078 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8001052:	2200      	movs	r2, #0
 8001054:	801a      	strh	r2, [r3, #0]
				//onRelease RED BTN code

			}
		}
	}
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	200004f0 	.word	0x200004f0
 8001064:	20000008 	.word	0x20000008
 8001068:	200004f2 	.word	0x200004f2
 800106c:	200004f4 	.word	0x200004f4
 8001070:	20000012 	.word	0x20000012
 8001074:	200004fa 	.word	0x200004fa
 8001078:	200004f8 	.word	0x200004f8

0800107c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a09      	ldr	r2, [pc, #36]	; (80010b0 <HAL_UART_RxCpltCallback+0x34>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d10c      	bne.n	80010a8 <HAL_UART_RxCpltCallback+0x2c>
	{
		//userCode
		USER_MODE = atoi(rx_buffer);
 800108e:	4809      	ldr	r0, [pc, #36]	; (80010b4 <HAL_UART_RxCpltCallback+0x38>)
 8001090:	f006 f840 	bl	8007114 <atoi>
 8001094:	4603      	mov	r3, r0
 8001096:	4a08      	ldr	r2, [pc, #32]	; (80010b8 <HAL_UART_RxCpltCallback+0x3c>)
 8001098:	6013      	str	r3, [r2, #0]
		setModeLed();
 800109a:	f7ff fda3 	bl	8000be4 <setModeLed>

		//init listening to UART
		HAL_UART_Receive_IT(&huart2, (uint8_t*)rx_buffer, 1);
 800109e:	2201      	movs	r2, #1
 80010a0:	4904      	ldr	r1, [pc, #16]	; (80010b4 <HAL_UART_RxCpltCallback+0x38>)
 80010a2:	4806      	ldr	r0, [pc, #24]	; (80010bc <HAL_UART_RxCpltCallback+0x40>)
 80010a4:	f004 fe2b 	bl	8005cfe <HAL_UART_Receive_IT>
	}
}
 80010a8:	bf00      	nop
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40004400 	.word	0x40004400
 80010b4:	200004c8 	.word	0x200004c8
 80010b8:	20000000 	.word	0x20000000
 80010bc:	200003b8 	.word	0x200003b8

080010c0 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
    // Handle received data
    // You can access the received data from the 'receivedData' variable
	if (hspi->Instance == SPI1 && atoi(rx_buffer))
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a0c      	ldr	r2, [pc, #48]	; (8001100 <HAL_SPI_RxCpltCallback+0x40>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d112      	bne.n	80010f8 <HAL_SPI_RxCpltCallback+0x38>
 80010d2:	480c      	ldr	r0, [pc, #48]	; (8001104 <HAL_SPI_RxCpltCallback+0x44>)
 80010d4:	f006 f81e 	bl	8007114 <atoi>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d00c      	beq.n	80010f8 <HAL_SPI_RxCpltCallback+0x38>
	{
	//userCode
		USER_MODE = atoi(rx_buffer);
 80010de:	4809      	ldr	r0, [pc, #36]	; (8001104 <HAL_SPI_RxCpltCallback+0x44>)
 80010e0:	f006 f818 	bl	8007114 <atoi>
 80010e4:	4603      	mov	r3, r0
 80010e6:	4a08      	ldr	r2, [pc, #32]	; (8001108 <HAL_SPI_RxCpltCallback+0x48>)
 80010e8:	6013      	str	r3, [r2, #0]
		setModeLed();
 80010ea:	f7ff fd7b 	bl	8000be4 <setModeLed>

		HAL_SPI_Receive_IT(&hspi1, (uint8_t*)rx_buffer, 1);
 80010ee:	2201      	movs	r2, #1
 80010f0:	4904      	ldr	r1, [pc, #16]	; (8001104 <HAL_SPI_RxCpltCallback+0x44>)
 80010f2:	4806      	ldr	r0, [pc, #24]	; (800110c <HAL_SPI_RxCpltCallback+0x4c>)
 80010f4:	f003 fc10 	bl	8004918 <HAL_SPI_Receive_IT>
	}

}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40013000 	.word	0x40013000
 8001104:	200004c8 	.word	0x200004c8
 8001108:	20000000 	.word	0x20000000
 800110c:	20000308 	.word	0x20000308

08001110 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 8001114:	2201      	movs	r2, #1
 8001116:	2104      	movs	r1, #4
 8001118:	4803      	ldr	r0, [pc, #12]	; (8001128 <Error_Handler+0x18>)
 800111a:	f001 fa59 	bl	80025d0 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800111e:	b672      	cpsid	i
}
 8001120:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  return;
 8001122:	bf00      	nop
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40021800 	.word	0x40021800

0800112c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001132:	4b0f      	ldr	r3, [pc, #60]	; (8001170 <HAL_MspInit+0x44>)
 8001134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001136:	4a0e      	ldr	r2, [pc, #56]	; (8001170 <HAL_MspInit+0x44>)
 8001138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800113c:	6413      	str	r3, [r2, #64]	; 0x40
 800113e:	4b0c      	ldr	r3, [pc, #48]	; (8001170 <HAL_MspInit+0x44>)
 8001140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114a:	4b09      	ldr	r3, [pc, #36]	; (8001170 <HAL_MspInit+0x44>)
 800114c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800114e:	4a08      	ldr	r2, [pc, #32]	; (8001170 <HAL_MspInit+0x44>)
 8001150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001154:	6453      	str	r3, [r2, #68]	; 0x44
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <HAL_MspInit+0x44>)
 8001158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800115a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800115e:	603b      	str	r3, [r7, #0]
 8001160:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	40023800 	.word	0x40023800

08001174 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b08e      	sub	sp, #56	; 0x38
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a4e      	ldr	r2, [pc, #312]	; (80012cc <HAL_ETH_MspInit+0x158>)
 8001192:	4293      	cmp	r3, r2
 8001194:	f040 8096 	bne.w	80012c4 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001198:	4b4d      	ldr	r3, [pc, #308]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 800119a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119c:	4a4c      	ldr	r2, [pc, #304]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 800119e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011a2:	6313      	str	r3, [r2, #48]	; 0x30
 80011a4:	4b4a      	ldr	r3, [pc, #296]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 80011a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011ac:	623b      	str	r3, [r7, #32]
 80011ae:	6a3b      	ldr	r3, [r7, #32]
 80011b0:	4b47      	ldr	r3, [pc, #284]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 80011b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b4:	4a46      	ldr	r2, [pc, #280]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 80011b6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80011ba:	6313      	str	r3, [r2, #48]	; 0x30
 80011bc:	4b44      	ldr	r3, [pc, #272]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 80011be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80011c4:	61fb      	str	r3, [r7, #28]
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	4b41      	ldr	r3, [pc, #260]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 80011ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011cc:	4a40      	ldr	r2, [pc, #256]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 80011ce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80011d2:	6313      	str	r3, [r2, #48]	; 0x30
 80011d4:	4b3e      	ldr	r3, [pc, #248]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 80011d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80011dc:	61bb      	str	r3, [r7, #24]
 80011de:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e0:	4b3b      	ldr	r3, [pc, #236]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 80011e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e4:	4a3a      	ldr	r2, [pc, #232]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 80011e6:	f043 0304 	orr.w	r3, r3, #4
 80011ea:	6313      	str	r3, [r2, #48]	; 0x30
 80011ec:	4b38      	ldr	r3, [pc, #224]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 80011ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f0:	f003 0304 	and.w	r3, r3, #4
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f8:	4b35      	ldr	r3, [pc, #212]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 80011fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fc:	4a34      	ldr	r2, [pc, #208]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 80011fe:	f043 0301 	orr.w	r3, r3, #1
 8001202:	6313      	str	r3, [r2, #48]	; 0x30
 8001204:	4b32      	ldr	r3, [pc, #200]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 8001206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001208:	f003 0301 	and.w	r3, r3, #1
 800120c:	613b      	str	r3, [r7, #16]
 800120e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001210:	4b2f      	ldr	r3, [pc, #188]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 8001212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001214:	4a2e      	ldr	r2, [pc, #184]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 8001216:	f043 0302 	orr.w	r3, r3, #2
 800121a:	6313      	str	r3, [r2, #48]	; 0x30
 800121c:	4b2c      	ldr	r3, [pc, #176]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 800121e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001220:	f003 0302 	and.w	r3, r3, #2
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001228:	4b29      	ldr	r3, [pc, #164]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 800122a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122c:	4a28      	ldr	r2, [pc, #160]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 800122e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001232:	6313      	str	r3, [r2, #48]	; 0x30
 8001234:	4b26      	ldr	r3, [pc, #152]	; (80012d0 <HAL_ETH_MspInit+0x15c>)
 8001236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800123c:	60bb      	str	r3, [r7, #8]
 800123e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001240:	2332      	movs	r3, #50	; 0x32
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001244:	2302      	movs	r3, #2
 8001246:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800124c:	2303      	movs	r3, #3
 800124e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001250:	230b      	movs	r3, #11
 8001252:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001254:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001258:	4619      	mov	r1, r3
 800125a:	481e      	ldr	r0, [pc, #120]	; (80012d4 <HAL_ETH_MspInit+0x160>)
 800125c:	f000 fff4 	bl	8002248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001260:	2386      	movs	r3, #134	; 0x86
 8001262:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001264:	2302      	movs	r3, #2
 8001266:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001268:	2300      	movs	r3, #0
 800126a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800126c:	2303      	movs	r3, #3
 800126e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001270:	230b      	movs	r3, #11
 8001272:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001274:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001278:	4619      	mov	r1, r3
 800127a:	4817      	ldr	r0, [pc, #92]	; (80012d8 <HAL_ETH_MspInit+0x164>)
 800127c:	f000 ffe4 	bl	8002248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001280:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001284:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001286:	2302      	movs	r3, #2
 8001288:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800128e:	2303      	movs	r3, #3
 8001290:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001292:	230b      	movs	r3, #11
 8001294:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001296:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800129a:	4619      	mov	r1, r3
 800129c:	480f      	ldr	r0, [pc, #60]	; (80012dc <HAL_ETH_MspInit+0x168>)
 800129e:	f000 ffd3 	bl	8002248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80012a2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80012a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a8:	2302      	movs	r3, #2
 80012aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ac:	2300      	movs	r3, #0
 80012ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b0:	2303      	movs	r3, #3
 80012b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012b4:	230b      	movs	r3, #11
 80012b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012bc:	4619      	mov	r1, r3
 80012be:	4808      	ldr	r0, [pc, #32]	; (80012e0 <HAL_ETH_MspInit+0x16c>)
 80012c0:	f000 ffc2 	bl	8002248 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80012c4:	bf00      	nop
 80012c6:	3738      	adds	r7, #56	; 0x38
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40028000 	.word	0x40028000
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40020800 	.word	0x40020800
 80012d8:	40020000 	.word	0x40020000
 80012dc:	40020400 	.word	0x40020400
 80012e0:	40021800 	.word	0x40021800

080012e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b0aa      	sub	sp, #168	; 0xa8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ec:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	60da      	str	r2, [r3, #12]
 80012fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012fc:	f107 0310 	add.w	r3, r7, #16
 8001300:	2284      	movs	r2, #132	; 0x84
 8001302:	2100      	movs	r1, #0
 8001304:	4618      	mov	r0, r3
 8001306:	f005 ffb5 	bl	8007274 <memset>
  if(hi2c->Instance==I2C1)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a2a      	ldr	r2, [pc, #168]	; (80013b8 <HAL_I2C_MspInit+0xd4>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d14c      	bne.n	80013ae <HAL_I2C_MspInit+0xca>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001314:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001318:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800131a:	2300      	movs	r3, #0
 800131c:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800131e:	f107 0310 	add.w	r3, r7, #16
 8001322:	4618      	mov	r0, r3
 8001324:	f002 fcee 	bl	8003d04 <HAL_RCCEx_PeriphCLKConfig>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800132e:	f7ff feef 	bl	8001110 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001332:	4b22      	ldr	r3, [pc, #136]	; (80013bc <HAL_I2C_MspInit+0xd8>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	4a21      	ldr	r2, [pc, #132]	; (80013bc <HAL_I2C_MspInit+0xd8>)
 8001338:	f043 0302 	orr.w	r3, r3, #2
 800133c:	6313      	str	r3, [r2, #48]	; 0x30
 800133e:	4b1f      	ldr	r3, [pc, #124]	; (80013bc <HAL_I2C_MspInit+0xd8>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800134a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800134e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001352:	2312      	movs	r3, #18
 8001354:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135e:	2303      	movs	r3, #3
 8001360:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001364:	2304      	movs	r3, #4
 8001366:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800136a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800136e:	4619      	mov	r1, r3
 8001370:	4813      	ldr	r0, [pc, #76]	; (80013c0 <HAL_I2C_MspInit+0xdc>)
 8001372:	f000 ff69 	bl	8002248 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001376:	4b11      	ldr	r3, [pc, #68]	; (80013bc <HAL_I2C_MspInit+0xd8>)
 8001378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137a:	4a10      	ldr	r2, [pc, #64]	; (80013bc <HAL_I2C_MspInit+0xd8>)
 800137c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001380:	6413      	str	r3, [r2, #64]	; 0x40
 8001382:	4b0e      	ldr	r3, [pc, #56]	; (80013bc <HAL_I2C_MspInit+0xd8>)
 8001384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001386:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800138a:	60bb      	str	r3, [r7, #8]
 800138c:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 14, 0);
 800138e:	2200      	movs	r2, #0
 8001390:	210e      	movs	r1, #14
 8001392:	201f      	movs	r0, #31
 8001394:	f000 fb5b 	bl	8001a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001398:	201f      	movs	r0, #31
 800139a:	f000 fb74 	bl	8001a86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 13, 0);
 800139e:	2200      	movs	r2, #0
 80013a0:	210d      	movs	r1, #13
 80013a2:	2020      	movs	r0, #32
 80013a4:	f000 fb53 	bl	8001a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80013a8:	2020      	movs	r0, #32
 80013aa:	f000 fb6c 	bl	8001a86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013ae:	bf00      	nop
 80013b0:	37a8      	adds	r7, #168	; 0xa8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40005400 	.word	0x40005400
 80013bc:	40023800 	.word	0x40023800
 80013c0:	40020400 	.word	0x40020400

080013c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b08a      	sub	sp, #40	; 0x28
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
 80013da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a1b      	ldr	r2, [pc, #108]	; (8001450 <HAL_SPI_MspInit+0x8c>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d12f      	bne.n	8001446 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013e6:	4b1b      	ldr	r3, [pc, #108]	; (8001454 <HAL_SPI_MspInit+0x90>)
 80013e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ea:	4a1a      	ldr	r2, [pc, #104]	; (8001454 <HAL_SPI_MspInit+0x90>)
 80013ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013f0:	6453      	str	r3, [r2, #68]	; 0x44
 80013f2:	4b18      	ldr	r3, [pc, #96]	; (8001454 <HAL_SPI_MspInit+0x90>)
 80013f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013fa:	613b      	str	r3, [r7, #16]
 80013fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fe:	4b15      	ldr	r3, [pc, #84]	; (8001454 <HAL_SPI_MspInit+0x90>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	4a14      	ldr	r2, [pc, #80]	; (8001454 <HAL_SPI_MspInit+0x90>)
 8001404:	f043 0302 	orr.w	r3, r3, #2
 8001408:	6313      	str	r3, [r2, #48]	; 0x30
 800140a:	4b12      	ldr	r3, [pc, #72]	; (8001454 <HAL_SPI_MspInit+0x90>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	f003 0302 	and.w	r3, r3, #2
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001416:	2338      	movs	r3, #56	; 0x38
 8001418:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141a:	2302      	movs	r3, #2
 800141c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001422:	2303      	movs	r3, #3
 8001424:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001426:	2305      	movs	r3, #5
 8001428:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142a:	f107 0314 	add.w	r3, r7, #20
 800142e:	4619      	mov	r1, r3
 8001430:	4809      	ldr	r0, [pc, #36]	; (8001458 <HAL_SPI_MspInit+0x94>)
 8001432:	f000 ff09 	bl	8002248 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 14, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	210e      	movs	r1, #14
 800143a:	2023      	movs	r0, #35	; 0x23
 800143c:	f000 fb07 	bl	8001a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001440:	2023      	movs	r0, #35	; 0x23
 8001442:	f000 fb20 	bl	8001a86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001446:	bf00      	nop
 8001448:	3728      	adds	r7, #40	; 0x28
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40013000 	.word	0x40013000
 8001454:	40023800 	.word	0x40023800
 8001458:	40020400 	.word	0x40020400

0800145c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a0d      	ldr	r2, [pc, #52]	; (80014a0 <HAL_TIM_Base_MspInit+0x44>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d113      	bne.n	8001496 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 800146e:	4b0d      	ldr	r3, [pc, #52]	; (80014a4 <HAL_TIM_Base_MspInit+0x48>)
 8001470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001472:	4a0c      	ldr	r2, [pc, #48]	; (80014a4 <HAL_TIM_Base_MspInit+0x48>)
 8001474:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001478:	6413      	str	r3, [r2, #64]	; 0x40
 800147a:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <HAL_TIM_Base_MspInit+0x48>)
 800147c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 15, 0);
 8001486:	2200      	movs	r2, #0
 8001488:	210f      	movs	r1, #15
 800148a:	202d      	movs	r0, #45	; 0x2d
 800148c:	f000 fadf 	bl	8001a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001490:	202d      	movs	r0, #45	; 0x2d
 8001492:	f000 faf8 	bl	8001a86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001496:	bf00      	nop
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40002000 	.word	0x40002000
 80014a4:	40023800 	.word	0x40023800

080014a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b0ac      	sub	sp, #176	; 0xb0
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014c0:	f107 0318 	add.w	r3, r7, #24
 80014c4:	2284      	movs	r2, #132	; 0x84
 80014c6:	2100      	movs	r1, #0
 80014c8:	4618      	mov	r0, r3
 80014ca:	f005 fed3 	bl	8007274 <memset>
  if(huart->Instance==USART2)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a46      	ldr	r2, [pc, #280]	; (80015ec <HAL_UART_MspInit+0x144>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d143      	bne.n	8001560 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014d8:	2380      	movs	r3, #128	; 0x80
 80014da:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014dc:	2300      	movs	r3, #0
 80014de:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014e0:	f107 0318 	add.w	r3, r7, #24
 80014e4:	4618      	mov	r0, r3
 80014e6:	f002 fc0d 	bl	8003d04 <HAL_RCCEx_PeriphCLKConfig>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014f0:	f7ff fe0e 	bl	8001110 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014f4:	4b3e      	ldr	r3, [pc, #248]	; (80015f0 <HAL_UART_MspInit+0x148>)
 80014f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f8:	4a3d      	ldr	r2, [pc, #244]	; (80015f0 <HAL_UART_MspInit+0x148>)
 80014fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014fe:	6413      	str	r3, [r2, #64]	; 0x40
 8001500:	4b3b      	ldr	r3, [pc, #236]	; (80015f0 <HAL_UART_MspInit+0x148>)
 8001502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001508:	617b      	str	r3, [r7, #20]
 800150a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800150c:	4b38      	ldr	r3, [pc, #224]	; (80015f0 <HAL_UART_MspInit+0x148>)
 800150e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001510:	4a37      	ldr	r2, [pc, #220]	; (80015f0 <HAL_UART_MspInit+0x148>)
 8001512:	f043 0308 	orr.w	r3, r3, #8
 8001516:	6313      	str	r3, [r2, #48]	; 0x30
 8001518:	4b35      	ldr	r3, [pc, #212]	; (80015f0 <HAL_UART_MspInit+0x148>)
 800151a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151c:	f003 0308 	and.w	r3, r3, #8
 8001520:	613b      	str	r3, [r7, #16]
 8001522:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001524:	2360      	movs	r3, #96	; 0x60
 8001526:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	2302      	movs	r3, #2
 800152c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001536:	2303      	movs	r3, #3
 8001538:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800153c:	2307      	movs	r3, #7
 800153e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001542:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001546:	4619      	mov	r1, r3
 8001548:	482a      	ldr	r0, [pc, #168]	; (80015f4 <HAL_UART_MspInit+0x14c>)
 800154a:	f000 fe7d 	bl	8002248 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 14, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	210e      	movs	r1, #14
 8001552:	2026      	movs	r0, #38	; 0x26
 8001554:	f000 fa7b 	bl	8001a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001558:	2026      	movs	r0, #38	; 0x26
 800155a:	f000 fa94 	bl	8001a86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800155e:	e041      	b.n	80015e4 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART3)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a24      	ldr	r2, [pc, #144]	; (80015f8 <HAL_UART_MspInit+0x150>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d13c      	bne.n	80015e4 <HAL_UART_MspInit+0x13c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800156a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800156e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001570:	2300      	movs	r3, #0
 8001572:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001574:	f107 0318 	add.w	r3, r7, #24
 8001578:	4618      	mov	r0, r3
 800157a:	f002 fbc3 	bl	8003d04 <HAL_RCCEx_PeriphCLKConfig>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8001584:	f7ff fdc4 	bl	8001110 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001588:	4b19      	ldr	r3, [pc, #100]	; (80015f0 <HAL_UART_MspInit+0x148>)
 800158a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158c:	4a18      	ldr	r2, [pc, #96]	; (80015f0 <HAL_UART_MspInit+0x148>)
 800158e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001592:	6413      	str	r3, [r2, #64]	; 0x40
 8001594:	4b16      	ldr	r3, [pc, #88]	; (80015f0 <HAL_UART_MspInit+0x148>)
 8001596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001598:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800159c:	60fb      	str	r3, [r7, #12]
 800159e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015a0:	4b13      	ldr	r3, [pc, #76]	; (80015f0 <HAL_UART_MspInit+0x148>)
 80015a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a4:	4a12      	ldr	r2, [pc, #72]	; (80015f0 <HAL_UART_MspInit+0x148>)
 80015a6:	f043 0308 	orr.w	r3, r3, #8
 80015aa:	6313      	str	r3, [r2, #48]	; 0x30
 80015ac:	4b10      	ldr	r3, [pc, #64]	; (80015f0 <HAL_UART_MspInit+0x148>)
 80015ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b0:	f003 0308 	and.w	r3, r3, #8
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80015b8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c0:	2302      	movs	r3, #2
 80015c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015c6:	2301      	movs	r3, #1
 80015c8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015cc:	2303      	movs	r3, #3
 80015ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015d2:	2307      	movs	r3, #7
 80015d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015d8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015dc:	4619      	mov	r1, r3
 80015de:	4805      	ldr	r0, [pc, #20]	; (80015f4 <HAL_UART_MspInit+0x14c>)
 80015e0:	f000 fe32 	bl	8002248 <HAL_GPIO_Init>
}
 80015e4:	bf00      	nop
 80015e6:	37b0      	adds	r7, #176	; 0xb0
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	40004400 	.word	0x40004400
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40020c00 	.word	0x40020c00
 80015f8:	40004800 	.word	0x40004800

080015fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001600:	e7fe      	b.n	8001600 <NMI_Handler+0x4>

08001602 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001606:	e7fe      	b.n	8001606 <HardFault_Handler+0x4>

08001608 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800160c:	e7fe      	b.n	800160c <MemManage_Handler+0x4>

0800160e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001612:	e7fe      	b.n	8001612 <BusFault_Handler+0x4>

08001614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001618:	e7fe      	b.n	8001618 <UsageFault_Handler+0x4>

0800161a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800161a:	b480      	push	{r7}
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr

08001636 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001636:	b480      	push	{r7}
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001648:	f000 f8e2 	bl	8001810 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}

08001650 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001654:	4802      	ldr	r0, [pc, #8]	; (8001660 <I2C1_EV_IRQHandler+0x10>)
 8001656:	f001 f865 	bl	8002724 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	200002b4 	.word	0x200002b4

08001664 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001668:	4802      	ldr	r0, [pc, #8]	; (8001674 <I2C1_ER_IRQHandler+0x10>)
 800166a:	f001 f875 	bl	8002758 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	200002b4 	.word	0x200002b4

08001678 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800167c:	4802      	ldr	r0, [pc, #8]	; (8001688 <SPI1_IRQHandler+0x10>)
 800167e:	f003 faab 	bl	8004bd8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000308 	.word	0x20000308

0800168c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001690:	4802      	ldr	r0, [pc, #8]	; (800169c <USART2_IRQHandler+0x10>)
 8001692:	f004 fb79 	bl	8005d88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	200003b8 	.word	0x200003b8

080016a0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80016a4:	4802      	ldr	r0, [pc, #8]	; (80016b0 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80016a6:	f004 f853 	bl	8005750 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	2000036c 	.word	0x2000036c

080016b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016bc:	4a14      	ldr	r2, [pc, #80]	; (8001710 <_sbrk+0x5c>)
 80016be:	4b15      	ldr	r3, [pc, #84]	; (8001714 <_sbrk+0x60>)
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016c8:	4b13      	ldr	r3, [pc, #76]	; (8001718 <_sbrk+0x64>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d102      	bne.n	80016d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016d0:	4b11      	ldr	r3, [pc, #68]	; (8001718 <_sbrk+0x64>)
 80016d2:	4a12      	ldr	r2, [pc, #72]	; (800171c <_sbrk+0x68>)
 80016d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016d6:	4b10      	ldr	r3, [pc, #64]	; (8001718 <_sbrk+0x64>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4413      	add	r3, r2
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d207      	bcs.n	80016f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016e4:	f005 fdce 	bl	8007284 <__errno>
 80016e8:	4603      	mov	r3, r0
 80016ea:	220c      	movs	r2, #12
 80016ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016f2:	e009      	b.n	8001708 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016f4:	4b08      	ldr	r3, [pc, #32]	; (8001718 <_sbrk+0x64>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016fa:	4b07      	ldr	r3, [pc, #28]	; (8001718 <_sbrk+0x64>)
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4413      	add	r3, r2
 8001702:	4a05      	ldr	r2, [pc, #20]	; (8001718 <_sbrk+0x64>)
 8001704:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001706:	68fb      	ldr	r3, [r7, #12]
}
 8001708:	4618      	mov	r0, r3
 800170a:	3718      	adds	r7, #24
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20050000 	.word	0x20050000
 8001714:	00000400 	.word	0x00000400
 8001718:	20000504 	.word	0x20000504
 800171c:	20000658 	.word	0x20000658

08001720 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001724:	4b06      	ldr	r3, [pc, #24]	; (8001740 <SystemInit+0x20>)
 8001726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800172a:	4a05      	ldr	r2, [pc, #20]	; (8001740 <SystemInit+0x20>)
 800172c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001730:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	e000ed00 	.word	0xe000ed00

08001744 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001744:	f8df d034 	ldr.w	sp, [pc, #52]	; 800177c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001748:	480d      	ldr	r0, [pc, #52]	; (8001780 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800174a:	490e      	ldr	r1, [pc, #56]	; (8001784 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800174c:	4a0e      	ldr	r2, [pc, #56]	; (8001788 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800174e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001750:	e002      	b.n	8001758 <LoopCopyDataInit>

08001752 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001752:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001754:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001756:	3304      	adds	r3, #4

08001758 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001758:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800175a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800175c:	d3f9      	bcc.n	8001752 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800175e:	4a0b      	ldr	r2, [pc, #44]	; (800178c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001760:	4c0b      	ldr	r4, [pc, #44]	; (8001790 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001762:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001764:	e001      	b.n	800176a <LoopFillZerobss>

08001766 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001766:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001768:	3204      	adds	r2, #4

0800176a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800176a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800176c:	d3fb      	bcc.n	8001766 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800176e:	f7ff ffd7 	bl	8001720 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001772:	f005 fd8d 	bl	8007290 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001776:	f7fe ff21 	bl	80005bc <main>
  bx  lr    
 800177a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800177c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001780:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001784:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001788:	08007cf4 	.word	0x08007cf4
  ldr r2, =_sbss
 800178c:	200001b0 	.word	0x200001b0
  ldr r4, =_ebss
 8001790:	20000654 	.word	0x20000654

08001794 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001794:	e7fe      	b.n	8001794 <ADC_IRQHandler>

08001796 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800179a:	2003      	movs	r0, #3
 800179c:	f000 f94c 	bl	8001a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017a0:	2000      	movs	r0, #0
 80017a2:	f000 f805 	bl	80017b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017a6:	f7ff fcc1 	bl	800112c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017b8:	4b12      	ldr	r3, [pc, #72]	; (8001804 <HAL_InitTick+0x54>)
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	4b12      	ldr	r3, [pc, #72]	; (8001808 <HAL_InitTick+0x58>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	4619      	mov	r1, r3
 80017c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ce:	4618      	mov	r0, r3
 80017d0:	f000 f967 	bl	8001aa2 <HAL_SYSTICK_Config>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e00e      	b.n	80017fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2b0f      	cmp	r3, #15
 80017e2:	d80a      	bhi.n	80017fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017e4:	2200      	movs	r2, #0
 80017e6:	6879      	ldr	r1, [r7, #4]
 80017e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017ec:	f000 f92f 	bl	8001a4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80017f0:	4a06      	ldr	r2, [pc, #24]	; (800180c <HAL_InitTick+0x5c>)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80017f6:	2300      	movs	r3, #0
 80017f8:	e000      	b.n	80017fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20000014 	.word	0x20000014
 8001808:	2000001c 	.word	0x2000001c
 800180c:	20000018 	.word	0x20000018

08001810 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001814:	4b06      	ldr	r3, [pc, #24]	; (8001830 <HAL_IncTick+0x20>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	461a      	mov	r2, r3
 800181a:	4b06      	ldr	r3, [pc, #24]	; (8001834 <HAL_IncTick+0x24>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4413      	add	r3, r2
 8001820:	4a04      	ldr	r2, [pc, #16]	; (8001834 <HAL_IncTick+0x24>)
 8001822:	6013      	str	r3, [r2, #0]
}
 8001824:	bf00      	nop
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	2000001c 	.word	0x2000001c
 8001834:	20000508 	.word	0x20000508

08001838 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  return uwTick;
 800183c:	4b03      	ldr	r3, [pc, #12]	; (800184c <HAL_GetTick+0x14>)
 800183e:	681b      	ldr	r3, [r3, #0]
}
 8001840:	4618      	mov	r0, r3
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	20000508 	.word	0x20000508

08001850 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001858:	f7ff ffee 	bl	8001838 <HAL_GetTick>
 800185c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001868:	d005      	beq.n	8001876 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800186a:	4b0a      	ldr	r3, [pc, #40]	; (8001894 <HAL_Delay+0x44>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	461a      	mov	r2, r3
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	4413      	add	r3, r2
 8001874:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001876:	bf00      	nop
 8001878:	f7ff ffde 	bl	8001838 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	429a      	cmp	r2, r3
 8001886:	d8f7      	bhi.n	8001878 <HAL_Delay+0x28>
  {
  }
}
 8001888:	bf00      	nop
 800188a:	bf00      	nop
 800188c:	3710      	adds	r7, #16
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	2000001c 	.word	0x2000001c

08001898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018a8:	4b0b      	ldr	r3, [pc, #44]	; (80018d8 <__NVIC_SetPriorityGrouping+0x40>)
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018b4:	4013      	ands	r3, r2
 80018b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80018c0:	4b06      	ldr	r3, [pc, #24]	; (80018dc <__NVIC_SetPriorityGrouping+0x44>)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018c6:	4a04      	ldr	r2, [pc, #16]	; (80018d8 <__NVIC_SetPriorityGrouping+0x40>)
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	60d3      	str	r3, [r2, #12]
}
 80018cc:	bf00      	nop
 80018ce:	3714      	adds	r7, #20
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	e000ed00 	.word	0xe000ed00
 80018dc:	05fa0000 	.word	0x05fa0000

080018e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018e4:	4b04      	ldr	r3, [pc, #16]	; (80018f8 <__NVIC_GetPriorityGrouping+0x18>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	0a1b      	lsrs	r3, r3, #8
 80018ea:	f003 0307 	and.w	r3, r3, #7
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190a:	2b00      	cmp	r3, #0
 800190c:	db0b      	blt.n	8001926 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	f003 021f 	and.w	r2, r3, #31
 8001914:	4907      	ldr	r1, [pc, #28]	; (8001934 <__NVIC_EnableIRQ+0x38>)
 8001916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191a:	095b      	lsrs	r3, r3, #5
 800191c:	2001      	movs	r0, #1
 800191e:	fa00 f202 	lsl.w	r2, r0, r2
 8001922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	e000e100 	.word	0xe000e100

08001938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	6039      	str	r1, [r7, #0]
 8001942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001948:	2b00      	cmp	r3, #0
 800194a:	db0a      	blt.n	8001962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	b2da      	uxtb	r2, r3
 8001950:	490c      	ldr	r1, [pc, #48]	; (8001984 <__NVIC_SetPriority+0x4c>)
 8001952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001956:	0112      	lsls	r2, r2, #4
 8001958:	b2d2      	uxtb	r2, r2
 800195a:	440b      	add	r3, r1
 800195c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001960:	e00a      	b.n	8001978 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	b2da      	uxtb	r2, r3
 8001966:	4908      	ldr	r1, [pc, #32]	; (8001988 <__NVIC_SetPriority+0x50>)
 8001968:	79fb      	ldrb	r3, [r7, #7]
 800196a:	f003 030f 	and.w	r3, r3, #15
 800196e:	3b04      	subs	r3, #4
 8001970:	0112      	lsls	r2, r2, #4
 8001972:	b2d2      	uxtb	r2, r2
 8001974:	440b      	add	r3, r1
 8001976:	761a      	strb	r2, [r3, #24]
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	e000e100 	.word	0xe000e100
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800198c:	b480      	push	{r7}
 800198e:	b089      	sub	sp, #36	; 0x24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	f1c3 0307 	rsb	r3, r3, #7
 80019a6:	2b04      	cmp	r3, #4
 80019a8:	bf28      	it	cs
 80019aa:	2304      	movcs	r3, #4
 80019ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	3304      	adds	r3, #4
 80019b2:	2b06      	cmp	r3, #6
 80019b4:	d902      	bls.n	80019bc <NVIC_EncodePriority+0x30>
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	3b03      	subs	r3, #3
 80019ba:	e000      	b.n	80019be <NVIC_EncodePriority+0x32>
 80019bc:	2300      	movs	r3, #0
 80019be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	43da      	mvns	r2, r3
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	401a      	ands	r2, r3
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	fa01 f303 	lsl.w	r3, r1, r3
 80019de:	43d9      	mvns	r1, r3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e4:	4313      	orrs	r3, r2
         );
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3724      	adds	r7, #36	; 0x24
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
	...

080019f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a04:	d301      	bcc.n	8001a0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a06:	2301      	movs	r3, #1
 8001a08:	e00f      	b.n	8001a2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a0a:	4a0a      	ldr	r2, [pc, #40]	; (8001a34 <SysTick_Config+0x40>)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3b01      	subs	r3, #1
 8001a10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a12:	210f      	movs	r1, #15
 8001a14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a18:	f7ff ff8e 	bl	8001938 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a1c:	4b05      	ldr	r3, [pc, #20]	; (8001a34 <SysTick_Config+0x40>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a22:	4b04      	ldr	r3, [pc, #16]	; (8001a34 <SysTick_Config+0x40>)
 8001a24:	2207      	movs	r2, #7
 8001a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	e000e010 	.word	0xe000e010

08001a38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f7ff ff29 	bl	8001898 <__NVIC_SetPriorityGrouping>
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b086      	sub	sp, #24
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	4603      	mov	r3, r0
 8001a56:	60b9      	str	r1, [r7, #8]
 8001a58:	607a      	str	r2, [r7, #4]
 8001a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a60:	f7ff ff3e 	bl	80018e0 <__NVIC_GetPriorityGrouping>
 8001a64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	68b9      	ldr	r1, [r7, #8]
 8001a6a:	6978      	ldr	r0, [r7, #20]
 8001a6c:	f7ff ff8e 	bl	800198c <NVIC_EncodePriority>
 8001a70:	4602      	mov	r2, r0
 8001a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a76:	4611      	mov	r1, r2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff5d 	bl	8001938 <__NVIC_SetPriority>
}
 8001a7e:	bf00      	nop
 8001a80:	3718      	adds	r7, #24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff ff31 	bl	80018fc <__NVIC_EnableIRQ>
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff ffa2 	bl	80019f4 <SysTick_Config>
 8001ab0:	4603      	mov	r3, r0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b084      	sub	sp, #16
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001ac8:	f7ff feb6 	bl	8001838 <HAL_GetTick>
 8001acc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d008      	beq.n	8001aec <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2280      	movs	r2, #128	; 0x80
 8001ade:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e052      	b.n	8001b92 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f022 0216 	bic.w	r2, r2, #22
 8001afa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	695a      	ldr	r2, [r3, #20]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b0a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d103      	bne.n	8001b1c <HAL_DMA_Abort+0x62>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d007      	beq.n	8001b2c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f022 0208 	bic.w	r2, r2, #8
 8001b2a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f022 0201 	bic.w	r2, r2, #1
 8001b3a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b3c:	e013      	b.n	8001b66 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b3e:	f7ff fe7b 	bl	8001838 <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b05      	cmp	r3, #5
 8001b4a:	d90c      	bls.n	8001b66 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2220      	movs	r2, #32
 8001b50:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2203      	movs	r2, #3
 8001b56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e015      	b.n	8001b92 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0301 	and.w	r3, r3, #1
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d1e4      	bne.n	8001b3e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b78:	223f      	movs	r2, #63	; 0x3f
 8001b7a:	409a      	lsls	r2, r3
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2201      	movs	r2, #1
 8001b84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b9a:	b480      	push	{r7}
 8001b9c:	b083      	sub	sp, #12
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d004      	beq.n	8001bb8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2280      	movs	r2, #128	; 0x80
 8001bb2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e00c      	b.n	8001bd2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2205      	movs	r2, #5
 8001bbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f022 0201 	bic.w	r2, r2, #1
 8001bce:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001bde:	b480      	push	{r7}
 8001be0:	b083      	sub	sp, #12
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001bec:	b2db      	uxtb	r3, r3
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
	...

08001bfc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d101      	bne.n	8001c0e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e06a      	b.n	8001ce4 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d106      	bne.n	8001c26 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2223      	movs	r2, #35	; 0x23
 8001c1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff faa7 	bl	8001174 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c26:	4b31      	ldr	r3, [pc, #196]	; (8001cec <HAL_ETH_Init+0xf0>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2a:	4a30      	ldr	r2, [pc, #192]	; (8001cec <HAL_ETH_Init+0xf0>)
 8001c2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c30:	6453      	str	r3, [r2, #68]	; 0x44
 8001c32:	4b2e      	ldr	r3, [pc, #184]	; (8001cec <HAL_ETH_Init+0xf0>)
 8001c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c3a:	60bb      	str	r3, [r7, #8]
 8001c3c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001c3e:	4b2c      	ldr	r3, [pc, #176]	; (8001cf0 <HAL_ETH_Init+0xf4>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	4a2b      	ldr	r2, [pc, #172]	; (8001cf0 <HAL_ETH_Init+0xf4>)
 8001c44:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001c48:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001c4a:	4b29      	ldr	r3, [pc, #164]	; (8001cf0 <HAL_ETH_Init+0xf4>)
 8001c4c:	685a      	ldr	r2, [r3, #4]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	4927      	ldr	r1, [pc, #156]	; (8001cf0 <HAL_ETH_Init+0xf4>)
 8001c54:	4313      	orrs	r3, r2
 8001c56:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001c58:	4b25      	ldr	r3, [pc, #148]	; (8001cf0 <HAL_ETH_Init+0xf4>)
 8001c5a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	6812      	ldr	r2, [r2, #0]
 8001c6a:	f043 0301 	orr.w	r3, r3, #1
 8001c6e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001c72:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c74:	f7ff fde0 	bl	8001838 <HAL_GetTick>
 8001c78:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001c7a:	e011      	b.n	8001ca0 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001c7c:	f7ff fddc 	bl	8001838 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c8a:	d909      	bls.n	8001ca0 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2204      	movs	r2, #4
 8001c90:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	22e0      	movs	r2, #224	; 0xe0
 8001c98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e021      	b.n	8001ce4 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1e4      	bne.n	8001c7c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f000 f958 	bl	8001f68 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f000 f9ff 	bl	80020bc <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f000 fa55 	bl	800216e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	2100      	movs	r1, #0
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f000 f9bd 	bl	800204c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2210      	movs	r2, #16
 8001cde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3710      	adds	r7, #16
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40013800 	.word	0x40013800

08001cf4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	4b51      	ldr	r3, [pc, #324]	; (8001e50 <ETH_SetMACConfig+0x15c>)
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	7c1b      	ldrb	r3, [r3, #16]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d102      	bne.n	8001d1c <ETH_SetMACConfig+0x28>
 8001d16:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001d1a:	e000      	b.n	8001d1e <ETH_SetMACConfig+0x2a>
 8001d1c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	7c5b      	ldrb	r3, [r3, #17]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d102      	bne.n	8001d2c <ETH_SetMACConfig+0x38>
 8001d26:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d2a:	e000      	b.n	8001d2e <ETH_SetMACConfig+0x3a>
 8001d2c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001d2e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001d34:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	7fdb      	ldrb	r3, [r3, #31]
 8001d3a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001d3c:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001d42:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	7f92      	ldrb	r2, [r2, #30]
 8001d48:	2a00      	cmp	r2, #0
 8001d4a:	d102      	bne.n	8001d52 <ETH_SetMACConfig+0x5e>
 8001d4c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d50:	e000      	b.n	8001d54 <ETH_SetMACConfig+0x60>
 8001d52:	2200      	movs	r2, #0
                        macconf->Speed |
 8001d54:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	7f1b      	ldrb	r3, [r3, #28]
 8001d5a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001d5c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001d62:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	791b      	ldrb	r3, [r3, #4]
 8001d68:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001d6a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001d6c:	683a      	ldr	r2, [r7, #0]
 8001d6e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001d72:	2a00      	cmp	r2, #0
 8001d74:	d102      	bne.n	8001d7c <ETH_SetMACConfig+0x88>
 8001d76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d7a:	e000      	b.n	8001d7e <ETH_SetMACConfig+0x8a>
 8001d7c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001d7e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	7bdb      	ldrb	r3, [r3, #15]
 8001d84:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001d86:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001d8c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001d94:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001d96:	4313      	orrs	r3, r2
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001dae:	2001      	movs	r0, #1
 8001db0:	f7ff fd4e 	bl	8001850 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68fa      	ldr	r2, [r7, #12]
 8001dba:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	699b      	ldr	r3, [r3, #24]
 8001dc2:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001dca:	4013      	ands	r3, r2
 8001dcc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dd2:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001dda:	2a00      	cmp	r2, #0
 8001ddc:	d101      	bne.n	8001de2 <ETH_SetMACConfig+0xee>
 8001dde:	2280      	movs	r2, #128	; 0x80
 8001de0:	e000      	b.n	8001de4 <ETH_SetMACConfig+0xf0>
 8001de2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001de4:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001dea:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001dec:	683a      	ldr	r2, [r7, #0]
 8001dee:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001df2:	2a01      	cmp	r2, #1
 8001df4:	d101      	bne.n	8001dfa <ETH_SetMACConfig+0x106>
 8001df6:	2208      	movs	r2, #8
 8001df8:	e000      	b.n	8001dfc <ETH_SetMACConfig+0x108>
 8001dfa:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001dfc:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001e04:	2a01      	cmp	r2, #1
 8001e06:	d101      	bne.n	8001e0c <ETH_SetMACConfig+0x118>
 8001e08:	2204      	movs	r2, #4
 8001e0a:	e000      	b.n	8001e0e <ETH_SetMACConfig+0x11a>
 8001e0c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001e0e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001e16:	2a01      	cmp	r2, #1
 8001e18:	d101      	bne.n	8001e1e <ETH_SetMACConfig+0x12a>
 8001e1a:	2202      	movs	r2, #2
 8001e1c:	e000      	b.n	8001e20 <ETH_SetMACConfig+0x12c>
 8001e1e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001e20:	4313      	orrs	r3, r2
 8001e22:	68fa      	ldr	r2, [r7, #12]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	68fa      	ldr	r2, [r7, #12]
 8001e2e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e38:	2001      	movs	r0, #1
 8001e3a:	f7ff fd09 	bl	8001850 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	68fa      	ldr	r2, [r7, #12]
 8001e44:	619a      	str	r2, [r3, #24]
}
 8001e46:	bf00      	nop
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	ff20810f 	.word	0xff20810f

08001e54 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001e6a:	68fa      	ldr	r2, [r7, #12]
 8001e6c:	4b3d      	ldr	r3, [pc, #244]	; (8001f64 <ETH_SetDMAConfig+0x110>)
 8001e6e:	4013      	ands	r3, r2
 8001e70:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	7b1b      	ldrb	r3, [r3, #12]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d102      	bne.n	8001e80 <ETH_SetDMAConfig+0x2c>
 8001e7a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001e7e:	e000      	b.n	8001e82 <ETH_SetDMAConfig+0x2e>
 8001e80:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	7b5b      	ldrb	r3, [r3, #13]
 8001e86:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001e88:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	7f52      	ldrb	r2, [r2, #29]
 8001e8e:	2a00      	cmp	r2, #0
 8001e90:	d102      	bne.n	8001e98 <ETH_SetDMAConfig+0x44>
 8001e92:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001e96:	e000      	b.n	8001e9a <ETH_SetDMAConfig+0x46>
 8001e98:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001e9a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	7b9b      	ldrb	r3, [r3, #14]
 8001ea0:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001ea2:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001ea8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	7f1b      	ldrb	r3, [r3, #28]
 8001eae:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001eb0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	7f9b      	ldrb	r3, [r3, #30]
 8001eb6:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001eb8:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001ebe:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ec6:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ed8:	461a      	mov	r2, r3
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ee6:	699b      	ldr	r3, [r3, #24]
 8001ee8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001eea:	2001      	movs	r0, #1
 8001eec:	f7ff fcb0 	bl	8001850 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ef8:	461a      	mov	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	791b      	ldrb	r3, [r3, #4]
 8001f02:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001f08:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001f0e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001f14:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f1c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001f1e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f24:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001f26:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001f2c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001f2e:	687a      	ldr	r2, [r7, #4]
 8001f30:	6812      	ldr	r2, [r2, #0]
 8001f32:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001f36:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001f3a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f48:	2001      	movs	r0, #1
 8001f4a:	f7ff fc81 	bl	8001850 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f56:	461a      	mov	r2, r3
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	6013      	str	r3, [r2, #0]
}
 8001f5c:	bf00      	nop
 8001f5e:	3710      	adds	r7, #16
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	f8de3f23 	.word	0xf8de3f23

08001f68 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b0a6      	sub	sp, #152	; 0x98
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001f70:	2301      	movs	r3, #1
 8001f72:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001f76:	2301      	movs	r3, #1
 8001f78:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001f80:	2300      	movs	r3, #0
 8001f82:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001f86:	2301      	movs	r3, #1
 8001f88:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001f92:	2301      	movs	r3, #1
 8001f94:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001fca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001fce:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001fd0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001fd4:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001fdc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7ff fe86 	bl	8001cf4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001fec:	2301      	movs	r3, #1
 8001fee:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001ffe:	2300      	movs	r3, #0
 8002000:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002004:	2300      	movs	r3, #0
 8002006:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800200a:	2300      	movs	r3, #0
 800200c:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800200e:	2301      	movs	r3, #1
 8002010:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002014:	2301      	movs	r3, #1
 8002016:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002018:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800201c:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800201e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002022:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002024:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002028:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800202a:	2301      	movs	r3, #1
 800202c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002030:	2300      	movs	r3, #0
 8002032:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002034:	2300      	movs	r3, #0
 8002036:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002038:	f107 0308 	add.w	r3, r7, #8
 800203c:	4619      	mov	r1, r3
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f7ff ff08 	bl	8001e54 <ETH_SetDMAConfig>
}
 8002044:	bf00      	nop
 8002046:	3798      	adds	r7, #152	; 0x98
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800204c:	b480      	push	{r7}
 800204e:	b087      	sub	sp, #28
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	3305      	adds	r3, #5
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	021b      	lsls	r3, r3, #8
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	3204      	adds	r2, #4
 8002064:	7812      	ldrb	r2, [r2, #0]
 8002066:	4313      	orrs	r3, r2
 8002068:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	4b11      	ldr	r3, [pc, #68]	; (80020b4 <ETH_MACAddressConfig+0x68>)
 800206e:	4413      	add	r3, r2
 8002070:	461a      	mov	r2, r3
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	3303      	adds	r3, #3
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	061a      	lsls	r2, r3, #24
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	3302      	adds	r3, #2
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	041b      	lsls	r3, r3, #16
 8002086:	431a      	orrs	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	3301      	adds	r3, #1
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	021b      	lsls	r3, r3, #8
 8002090:	4313      	orrs	r3, r2
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	7812      	ldrb	r2, [r2, #0]
 8002096:	4313      	orrs	r3, r2
 8002098:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800209a:	68ba      	ldr	r2, [r7, #8]
 800209c:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <ETH_MACAddressConfig+0x6c>)
 800209e:	4413      	add	r3, r2
 80020a0:	461a      	mov	r2, r3
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	6013      	str	r3, [r2, #0]
}
 80020a6:	bf00      	nop
 80020a8:	371c      	adds	r7, #28
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	40028040 	.word	0x40028040
 80020b8:	40028044 	.word	0x40028044

080020bc <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80020c4:	2300      	movs	r3, #0
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	e03e      	b.n	8002148 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	68d9      	ldr	r1, [r3, #12]
 80020ce:	68fa      	ldr	r2, [r7, #12]
 80020d0:	4613      	mov	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	00db      	lsls	r3, r3, #3
 80020d8:	440b      	add	r3, r1
 80020da:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	2200      	movs	r2, #0
 80020e6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	2200      	movs	r2, #0
 80020f2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80020f4:	68b9      	ldr	r1, [r7, #8]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	3206      	adds	r2, #6
 80020fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2b02      	cmp	r3, #2
 8002110:	d80c      	bhi.n	800212c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68d9      	ldr	r1, [r3, #12]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	1c5a      	adds	r2, r3, #1
 800211a:	4613      	mov	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	00db      	lsls	r3, r3, #3
 8002122:	440b      	add	r3, r1
 8002124:	461a      	mov	r2, r3
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	e004      	b.n	8002136 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	461a      	mov	r2, r3
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	3301      	adds	r3, #1
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2b03      	cmp	r3, #3
 800214c:	d9bd      	bls.n	80020ca <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68da      	ldr	r2, [r3, #12]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002160:	611a      	str	r2, [r3, #16]
}
 8002162:	bf00      	nop
 8002164:	3714      	adds	r7, #20
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800216e:	b480      	push	{r7}
 8002170:	b085      	sub	sp, #20
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	e046      	b.n	800220a <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6919      	ldr	r1, [r3, #16]
 8002180:	68fa      	ldr	r2, [r7, #12]
 8002182:	4613      	mov	r3, r2
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	4413      	add	r3, r2
 8002188:	00db      	lsls	r3, r3, #3
 800218a:	440b      	add	r3, r1
 800218c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	2200      	movs	r2, #0
 8002198:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	2200      	movs	r2, #0
 800219e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	2200      	movs	r2, #0
 80021a4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	2200      	movs	r2, #0
 80021aa:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	2200      	movs	r2, #0
 80021b0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80021b8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80021c0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80021ce:	68b9      	ldr	r1, [r7, #8]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	3212      	adds	r2, #18
 80021d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d80c      	bhi.n	80021fa <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6919      	ldr	r1, [r3, #16]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	1c5a      	adds	r2, r3, #1
 80021e8:	4613      	mov	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	440b      	add	r3, r1
 80021f2:	461a      	mov	r2, r3
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	60da      	str	r2, [r3, #12]
 80021f8:	e004      	b.n	8002204 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	461a      	mov	r2, r3
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	3301      	adds	r3, #1
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2b03      	cmp	r3, #3
 800220e:	d9b5      	bls.n	800217c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	691a      	ldr	r2, [r3, #16]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800223a:	60da      	str	r2, [r3, #12]
}
 800223c:	bf00      	nop
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002248:	b480      	push	{r7}
 800224a:	b089      	sub	sp, #36	; 0x24
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002252:	2300      	movs	r3, #0
 8002254:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002256:	2300      	movs	r3, #0
 8002258:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800225a:	2300      	movs	r3, #0
 800225c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800225e:	2300      	movs	r3, #0
 8002260:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002262:	2300      	movs	r3, #0
 8002264:	61fb      	str	r3, [r7, #28]
 8002266:	e175      	b.n	8002554 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002268:	2201      	movs	r2, #1
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	697a      	ldr	r2, [r7, #20]
 8002278:	4013      	ands	r3, r2
 800227a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	429a      	cmp	r2, r3
 8002282:	f040 8164 	bne.w	800254e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f003 0303 	and.w	r3, r3, #3
 800228e:	2b01      	cmp	r3, #1
 8002290:	d005      	beq.n	800229e <HAL_GPIO_Init+0x56>
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f003 0303 	and.w	r3, r3, #3
 800229a:	2b02      	cmp	r3, #2
 800229c:	d130      	bne.n	8002300 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	2203      	movs	r2, #3
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4013      	ands	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	68da      	ldr	r2, [r3, #12]
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022d4:	2201      	movs	r2, #1
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	43db      	mvns	r3, r3
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4013      	ands	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	091b      	lsrs	r3, r3, #4
 80022ea:	f003 0201 	and.w	r2, r3, #1
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f003 0303 	and.w	r3, r3, #3
 8002308:	2b03      	cmp	r3, #3
 800230a:	d017      	beq.n	800233c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	2203      	movs	r2, #3
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	43db      	mvns	r3, r3
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	4013      	ands	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	4313      	orrs	r3, r2
 8002334:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	69ba      	ldr	r2, [r7, #24]
 800233a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f003 0303 	and.w	r3, r3, #3
 8002344:	2b02      	cmp	r3, #2
 8002346:	d123      	bne.n	8002390 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	08da      	lsrs	r2, r3, #3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	3208      	adds	r2, #8
 8002350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002354:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	f003 0307 	and.w	r3, r3, #7
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	220f      	movs	r2, #15
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	43db      	mvns	r3, r3
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	4013      	ands	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	691a      	ldr	r2, [r3, #16]
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	f003 0307 	and.w	r3, r3, #7
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	4313      	orrs	r3, r2
 8002380:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	08da      	lsrs	r2, r3, #3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	3208      	adds	r2, #8
 800238a:	69b9      	ldr	r1, [r7, #24]
 800238c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	005b      	lsls	r3, r3, #1
 800239a:	2203      	movs	r2, #3
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	43db      	mvns	r3, r3
 80023a2:	69ba      	ldr	r2, [r7, #24]
 80023a4:	4013      	ands	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f003 0203 	and.w	r2, r3, #3
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	f000 80be 	beq.w	800254e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023d2:	4b66      	ldr	r3, [pc, #408]	; (800256c <HAL_GPIO_Init+0x324>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d6:	4a65      	ldr	r2, [pc, #404]	; (800256c <HAL_GPIO_Init+0x324>)
 80023d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023dc:	6453      	str	r3, [r2, #68]	; 0x44
 80023de:	4b63      	ldr	r3, [pc, #396]	; (800256c <HAL_GPIO_Init+0x324>)
 80023e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80023ea:	4a61      	ldr	r2, [pc, #388]	; (8002570 <HAL_GPIO_Init+0x328>)
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	089b      	lsrs	r3, r3, #2
 80023f0:	3302      	adds	r3, #2
 80023f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	f003 0303 	and.w	r3, r3, #3
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	220f      	movs	r2, #15
 8002402:	fa02 f303 	lsl.w	r3, r2, r3
 8002406:	43db      	mvns	r3, r3
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	4013      	ands	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a58      	ldr	r2, [pc, #352]	; (8002574 <HAL_GPIO_Init+0x32c>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d037      	beq.n	8002486 <HAL_GPIO_Init+0x23e>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a57      	ldr	r2, [pc, #348]	; (8002578 <HAL_GPIO_Init+0x330>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d031      	beq.n	8002482 <HAL_GPIO_Init+0x23a>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a56      	ldr	r2, [pc, #344]	; (800257c <HAL_GPIO_Init+0x334>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d02b      	beq.n	800247e <HAL_GPIO_Init+0x236>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a55      	ldr	r2, [pc, #340]	; (8002580 <HAL_GPIO_Init+0x338>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d025      	beq.n	800247a <HAL_GPIO_Init+0x232>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a54      	ldr	r2, [pc, #336]	; (8002584 <HAL_GPIO_Init+0x33c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d01f      	beq.n	8002476 <HAL_GPIO_Init+0x22e>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a53      	ldr	r2, [pc, #332]	; (8002588 <HAL_GPIO_Init+0x340>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d019      	beq.n	8002472 <HAL_GPIO_Init+0x22a>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a52      	ldr	r2, [pc, #328]	; (800258c <HAL_GPIO_Init+0x344>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d013      	beq.n	800246e <HAL_GPIO_Init+0x226>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a51      	ldr	r2, [pc, #324]	; (8002590 <HAL_GPIO_Init+0x348>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d00d      	beq.n	800246a <HAL_GPIO_Init+0x222>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a50      	ldr	r2, [pc, #320]	; (8002594 <HAL_GPIO_Init+0x34c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d007      	beq.n	8002466 <HAL_GPIO_Init+0x21e>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a4f      	ldr	r2, [pc, #316]	; (8002598 <HAL_GPIO_Init+0x350>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d101      	bne.n	8002462 <HAL_GPIO_Init+0x21a>
 800245e:	2309      	movs	r3, #9
 8002460:	e012      	b.n	8002488 <HAL_GPIO_Init+0x240>
 8002462:	230a      	movs	r3, #10
 8002464:	e010      	b.n	8002488 <HAL_GPIO_Init+0x240>
 8002466:	2308      	movs	r3, #8
 8002468:	e00e      	b.n	8002488 <HAL_GPIO_Init+0x240>
 800246a:	2307      	movs	r3, #7
 800246c:	e00c      	b.n	8002488 <HAL_GPIO_Init+0x240>
 800246e:	2306      	movs	r3, #6
 8002470:	e00a      	b.n	8002488 <HAL_GPIO_Init+0x240>
 8002472:	2305      	movs	r3, #5
 8002474:	e008      	b.n	8002488 <HAL_GPIO_Init+0x240>
 8002476:	2304      	movs	r3, #4
 8002478:	e006      	b.n	8002488 <HAL_GPIO_Init+0x240>
 800247a:	2303      	movs	r3, #3
 800247c:	e004      	b.n	8002488 <HAL_GPIO_Init+0x240>
 800247e:	2302      	movs	r3, #2
 8002480:	e002      	b.n	8002488 <HAL_GPIO_Init+0x240>
 8002482:	2301      	movs	r3, #1
 8002484:	e000      	b.n	8002488 <HAL_GPIO_Init+0x240>
 8002486:	2300      	movs	r3, #0
 8002488:	69fa      	ldr	r2, [r7, #28]
 800248a:	f002 0203 	and.w	r2, r2, #3
 800248e:	0092      	lsls	r2, r2, #2
 8002490:	4093      	lsls	r3, r2
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002498:	4935      	ldr	r1, [pc, #212]	; (8002570 <HAL_GPIO_Init+0x328>)
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	089b      	lsrs	r3, r3, #2
 800249e:	3302      	adds	r3, #2
 80024a0:	69ba      	ldr	r2, [r7, #24]
 80024a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024a6:	4b3d      	ldr	r3, [pc, #244]	; (800259c <HAL_GPIO_Init+0x354>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	43db      	mvns	r3, r3
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	4013      	ands	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d003      	beq.n	80024ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024ca:	4a34      	ldr	r2, [pc, #208]	; (800259c <HAL_GPIO_Init+0x354>)
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024d0:	4b32      	ldr	r3, [pc, #200]	; (800259c <HAL_GPIO_Init+0x354>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	43db      	mvns	r3, r3
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	4013      	ands	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d003      	beq.n	80024f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024f4:	4a29      	ldr	r2, [pc, #164]	; (800259c <HAL_GPIO_Init+0x354>)
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024fa:	4b28      	ldr	r3, [pc, #160]	; (800259c <HAL_GPIO_Init+0x354>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	43db      	mvns	r3, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4013      	ands	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	4313      	orrs	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800251e:	4a1f      	ldr	r2, [pc, #124]	; (800259c <HAL_GPIO_Init+0x354>)
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002524:	4b1d      	ldr	r3, [pc, #116]	; (800259c <HAL_GPIO_Init+0x354>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	43db      	mvns	r3, r3
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4013      	ands	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002548:	4a14      	ldr	r2, [pc, #80]	; (800259c <HAL_GPIO_Init+0x354>)
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	3301      	adds	r3, #1
 8002552:	61fb      	str	r3, [r7, #28]
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	2b0f      	cmp	r3, #15
 8002558:	f67f ae86 	bls.w	8002268 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800255c:	bf00      	nop
 800255e:	bf00      	nop
 8002560:	3724      	adds	r7, #36	; 0x24
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	40023800 	.word	0x40023800
 8002570:	40013800 	.word	0x40013800
 8002574:	40020000 	.word	0x40020000
 8002578:	40020400 	.word	0x40020400
 800257c:	40020800 	.word	0x40020800
 8002580:	40020c00 	.word	0x40020c00
 8002584:	40021000 	.word	0x40021000
 8002588:	40021400 	.word	0x40021400
 800258c:	40021800 	.word	0x40021800
 8002590:	40021c00 	.word	0x40021c00
 8002594:	40022000 	.word	0x40022000
 8002598:	40022400 	.word	0x40022400
 800259c:	40013c00 	.word	0x40013c00

080025a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	460b      	mov	r3, r1
 80025aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	691a      	ldr	r2, [r3, #16]
 80025b0:	887b      	ldrh	r3, [r7, #2]
 80025b2:	4013      	ands	r3, r2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d002      	beq.n	80025be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025b8:	2301      	movs	r3, #1
 80025ba:	73fb      	strb	r3, [r7, #15]
 80025bc:	e001      	b.n	80025c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025be:	2300      	movs	r3, #0
 80025c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	460b      	mov	r3, r1
 80025da:	807b      	strh	r3, [r7, #2]
 80025dc:	4613      	mov	r3, r2
 80025de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025e0:	787b      	ldrb	r3, [r7, #1]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d003      	beq.n	80025ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025e6:	887a      	ldrh	r2, [r7, #2]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80025ec:	e003      	b.n	80025f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80025ee:	887b      	ldrh	r3, [r7, #2]
 80025f0:	041a      	lsls	r2, r3, #16
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	619a      	str	r2, [r3, #24]
}
 80025f6:	bf00      	nop
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
	...

08002604 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e07f      	b.n	8002716 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d106      	bne.n	8002630 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7fe fe5a 	bl	80012e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2224      	movs	r2, #36	; 0x24
 8002634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 0201 	bic.w	r2, r2, #1
 8002646:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002654:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002664:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d107      	bne.n	800267e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	e006      	b.n	800268c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800268a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	2b02      	cmp	r3, #2
 8002692:	d104      	bne.n	800269e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800269c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	6859      	ldr	r1, [r3, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	4b1d      	ldr	r3, [pc, #116]	; (8002720 <HAL_I2C_Init+0x11c>)
 80026aa:	430b      	orrs	r3, r1
 80026ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68da      	ldr	r2, [r3, #12]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	691a      	ldr	r2, [r3, #16]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	699b      	ldr	r3, [r3, #24]
 80026ce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	69d9      	ldr	r1, [r3, #28]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a1a      	ldr	r2, [r3, #32]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	430a      	orrs	r2, r1
 80026e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f042 0201 	orr.w	r2, r2, #1
 80026f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2220      	movs	r2, #32
 8002702:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	02008000 	.word	0x02008000

08002724 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002740:	2b00      	cmp	r3, #0
 8002742:	d005      	beq.n	8002750 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002748:	68ba      	ldr	r2, [r7, #8]
 800274a:	68f9      	ldr	r1, [r7, #12]
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	4798      	blx	r3
  }
}
 8002750:	bf00      	nop
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002776:	2b00      	cmp	r3, #0
 8002778:	d00f      	beq.n	800279a <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00a      	beq.n	800279a <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002788:	f043 0201 	orr.w	r2, r3, #1
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002798:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00f      	beq.n	80027c4 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00a      	beq.n	80027c4 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b2:	f043 0208 	orr.w	r2, r3, #8
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027c2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d00f      	beq.n	80027ee <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d00a      	beq.n	80027ee <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027dc:	f043 0202 	orr.w	r2, r3, #2
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027ec:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f2:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f003 030b 	and.w	r3, r3, #11
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d003      	beq.n	8002806 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80027fe:	68f9      	ldr	r1, [r7, #12]
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f000 fb77 	bl	8002ef4 <I2C_ITError>
  }
}
 8002806:	bf00      	nop
 8002808:	3718      	adds	r7, #24
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800280e:	b480      	push	{r7}
 8002810:	b083      	sub	sp, #12
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002816:	bf00      	nop
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002822:	b480      	push	{r7}
 8002824:	b083      	sub	sp, #12
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800282a:	bf00      	nop
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr

08002836 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002836:	b480      	push	{r7}
 8002838:	b083      	sub	sp, #12
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
 800283e:	460b      	mov	r3, r1
 8002840:	70fb      	strb	r3, [r7, #3]
 8002842:	4613      	mov	r3, r2
 8002844:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr

08002852 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002852:	b480      	push	{r7}
 8002854:	b083      	sub	sp, #12
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800285a:	bf00      	nop
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr

08002866 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002866:	b480      	push	{r7}
 8002868:	b083      	sub	sp, #12
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr

0800287a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800287a:	b480      	push	{r7}
 800287c:	b083      	sub	sp, #12
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002882:	bf00      	nop
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr

0800288e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b086      	sub	sp, #24
 8002892:	af00      	add	r7, sp, #0
 8002894:	60f8      	str	r0, [r7, #12]
 8002896:	60b9      	str	r1, [r7, #8]
 8002898:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800289e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d101      	bne.n	80028b2 <I2C_Slave_ISR_IT+0x24>
 80028ae:	2302      	movs	r3, #2
 80028b0:	e0e1      	b.n	8002a76 <I2C_Slave_ISR_IT+0x1e8>
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2201      	movs	r2, #1
 80028b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	f003 0320 	and.w	r3, r3, #32
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d008      	beq.n	80028d6 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d003      	beq.n	80028d6 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80028ce:	6939      	ldr	r1, [r7, #16]
 80028d0:	68f8      	ldr	r0, [r7, #12]
 80028d2:	f000 f9b5 	bl	8002c40 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	f003 0310 	and.w	r3, r3, #16
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d04b      	beq.n	8002978 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d046      	beq.n	8002978 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d128      	bne.n	8002946 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b28      	cmp	r3, #40	; 0x28
 80028fe:	d108      	bne.n	8002912 <I2C_Slave_ISR_IT+0x84>
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002906:	d104      	bne.n	8002912 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002908:	6939      	ldr	r1, [r7, #16]
 800290a:	68f8      	ldr	r0, [r7, #12]
 800290c:	f000 fa9e 	bl	8002e4c <I2C_ITListenCplt>
 8002910:	e031      	b.n	8002976 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b29      	cmp	r3, #41	; 0x29
 800291c:	d10e      	bne.n	800293c <I2C_Slave_ISR_IT+0xae>
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002924:	d00a      	beq.n	800293c <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2210      	movs	r2, #16
 800292c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 fbd7 	bl	80030e2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002934:	68f8      	ldr	r0, [r7, #12]
 8002936:	f000 f926 	bl	8002b86 <I2C_ITSlaveSeqCplt>
 800293a:	e01c      	b.n	8002976 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2210      	movs	r2, #16
 8002942:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002944:	e08f      	b.n	8002a66 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2210      	movs	r2, #16
 800294c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002952:	f043 0204 	orr.w	r2, r3, #4
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d003      	beq.n	8002968 <I2C_Slave_ISR_IT+0xda>
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002966:	d17e      	bne.n	8002a66 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296c:	4619      	mov	r1, r3
 800296e:	68f8      	ldr	r0, [r7, #12]
 8002970:	f000 fac0 	bl	8002ef4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002974:	e077      	b.n	8002a66 <I2C_Slave_ISR_IT+0x1d8>
 8002976:	e076      	b.n	8002a66 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	f003 0304 	and.w	r3, r3, #4
 800297e:	2b00      	cmp	r3, #0
 8002980:	d02f      	beq.n	80029e2 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002988:	2b00      	cmp	r3, #0
 800298a:	d02a      	beq.n	80029e2 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002990:	b29b      	uxth	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d018      	beq.n	80029c8 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a0:	b2d2      	uxtb	r2, r2
 80029a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a8:	1c5a      	adds	r2, r3, #1
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029b2:	3b01      	subs	r3, #1
 80029b4:	b29a      	uxth	r2, r3
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029be:	b29b      	uxth	r3, r3
 80029c0:	3b01      	subs	r3, #1
 80029c2:	b29a      	uxth	r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d14b      	bne.n	8002a6a <I2C_Slave_ISR_IT+0x1dc>
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80029d8:	d047      	beq.n	8002a6a <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f000 f8d3 	bl	8002b86 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80029e0:	e043      	b.n	8002a6a <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	f003 0308 	and.w	r3, r3, #8
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d009      	beq.n	8002a00 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d004      	beq.n	8002a00 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80029f6:	6939      	ldr	r1, [r7, #16]
 80029f8:	68f8      	ldr	r0, [r7, #12]
 80029fa:	f000 f840 	bl	8002a7e <I2C_ITAddrCplt>
 80029fe:	e035      	b.n	8002a6c <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	f003 0302 	and.w	r3, r3, #2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d030      	beq.n	8002a6c <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d02b      	beq.n	8002a6c <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d018      	beq.n	8002a50 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a22:	781a      	ldrb	r2, [r3, #0]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2e:	1c5a      	adds	r2, r3, #1
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a46:	3b01      	subs	r3, #1
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	851a      	strh	r2, [r3, #40]	; 0x28
 8002a4e:	e00d      	b.n	8002a6c <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a56:	d002      	beq.n	8002a5e <I2C_Slave_ISR_IT+0x1d0>
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d106      	bne.n	8002a6c <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f000 f891 	bl	8002b86 <I2C_ITSlaveSeqCplt>
 8002a64:	e002      	b.n	8002a6c <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8002a66:	bf00      	nop
 8002a68:	e000      	b.n	8002a6c <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8002a6a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3718      	adds	r7, #24
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b084      	sub	sp, #16
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
 8002a86:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002a94:	2b28      	cmp	r3, #40	; 0x28
 8002a96:	d16a      	bne.n	8002b6e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	699b      	ldr	r3, [r3, #24]
 8002a9e:	0c1b      	lsrs	r3, r3, #16
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	699b      	ldr	r3, [r3, #24]
 8002aae:	0c1b      	lsrs	r3, r3, #16
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002ab6:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ac4:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	b29b      	uxth	r3, r3
 8002ace:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002ad2:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d138      	bne.n	8002b4e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002adc:	897b      	ldrh	r3, [r7, #10]
 8002ade:	09db      	lsrs	r3, r3, #7
 8002ae0:	b29a      	uxth	r2, r3
 8002ae2:	89bb      	ldrh	r3, [r7, #12]
 8002ae4:	4053      	eors	r3, r2
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	f003 0306 	and.w	r3, r3, #6
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d11c      	bne.n	8002b2a <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8002af0:	897b      	ldrh	r3, [r7, #10]
 8002af2:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002af8:	1c5a      	adds	r2, r3, #1
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d13b      	bne.n	8002b7e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2208      	movs	r2, #8
 8002b12:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002b1c:	89ba      	ldrh	r2, [r7, #12]
 8002b1e:	7bfb      	ldrb	r3, [r7, #15]
 8002b20:	4619      	mov	r1, r3
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f7ff fe87 	bl	8002836 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002b28:	e029      	b.n	8002b7e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002b2a:	893b      	ldrh	r3, [r7, #8]
 8002b2c:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002b2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 fb17 	bl	8003166 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002b40:	89ba      	ldrh	r2, [r7, #12]
 8002b42:	7bfb      	ldrb	r3, [r7, #15]
 8002b44:	4619      	mov	r1, r3
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f7ff fe75 	bl	8002836 <HAL_I2C_AddrCallback>
}
 8002b4c:	e017      	b.n	8002b7e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002b4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 fb07 	bl	8003166 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002b60:	89ba      	ldrh	r2, [r7, #12]
 8002b62:	7bfb      	ldrb	r3, [r7, #15]
 8002b64:	4619      	mov	r1, r3
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f7ff fe65 	bl	8002836 <HAL_I2C_AddrCallback>
}
 8002b6c:	e007      	b.n	8002b7e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2208      	movs	r2, #8
 8002b74:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8002b7e:	bf00      	nop
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b084      	sub	sp, #16
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d008      	beq.n	8002bba <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	e00c      	b.n	8002bd4 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d007      	beq.n	8002bd4 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002bd2:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	2b29      	cmp	r3, #41	; 0x29
 8002bde:	d112      	bne.n	8002c06 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2228      	movs	r2, #40	; 0x28
 8002be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2221      	movs	r2, #33	; 0x21
 8002bec:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002bee:	2101      	movs	r1, #1
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f000 fab8 	bl	8003166 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002bfe:	6878      	ldr	r0, [r7, #4]
 8002c00:	f7ff fe05 	bl	800280e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002c04:	e017      	b.n	8002c36 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b2a      	cmp	r3, #42	; 0x2a
 8002c10:	d111      	bne.n	8002c36 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2228      	movs	r2, #40	; 0x28
 8002c16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2222      	movs	r2, #34	; 0x22
 8002c1e:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002c20:	2102      	movs	r1, #2
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f000 fa9f 	bl	8003166 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f7ff fdf6 	bl	8002822 <HAL_I2C_SlaveRxCpltCallback>
}
 8002c36:	bf00      	nop
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
	...

08002c40 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c5c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2220      	movs	r2, #32
 8002c64:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002c66:	7bfb      	ldrb	r3, [r7, #15]
 8002c68:	2b21      	cmp	r3, #33	; 0x21
 8002c6a:	d002      	beq.n	8002c72 <I2C_ITSlaveCplt+0x32>
 8002c6c:	7bfb      	ldrb	r3, [r7, #15]
 8002c6e:	2b29      	cmp	r3, #41	; 0x29
 8002c70:	d108      	bne.n	8002c84 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002c72:	f248 0101 	movw	r1, #32769	; 0x8001
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f000 fa75 	bl	8003166 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2221      	movs	r2, #33	; 0x21
 8002c80:	631a      	str	r2, [r3, #48]	; 0x30
 8002c82:	e00d      	b.n	8002ca0 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
 8002c86:	2b22      	cmp	r3, #34	; 0x22
 8002c88:	d002      	beq.n	8002c90 <I2C_ITSlaveCplt+0x50>
 8002c8a:	7bfb      	ldrb	r3, [r7, #15]
 8002c8c:	2b2a      	cmp	r3, #42	; 0x2a
 8002c8e:	d107      	bne.n	8002ca0 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002c90:	f248 0102 	movw	r1, #32770	; 0x8002
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f000 fa66 	bl	8003166 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2222      	movs	r2, #34	; 0x22
 8002c9e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cae:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6859      	ldr	r1, [r3, #4]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	4b62      	ldr	r3, [pc, #392]	; (8002e44 <I2C_ITSlaveCplt+0x204>)
 8002cbc:	400b      	ands	r3, r1
 8002cbe:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 fa0e 	bl	80030e2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d013      	beq.n	8002cf8 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002cde:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d01f      	beq.n	8002d28 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	b29a      	uxth	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002cf6:	e017      	b.n	8002d28 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d012      	beq.n	8002d28 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d10:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d006      	beq.n	8002d28 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	f003 0304 	and.w	r3, r3, #4
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d020      	beq.n	8002d74 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f023 0304 	bic.w	r3, r3, #4
 8002d38:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d44:	b2d2      	uxtb	r2, r2
 8002d46:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00c      	beq.n	8002d74 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	b29a      	uxth	r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d005      	beq.n	8002d8a <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d82:	f043 0204 	orr.w	r2, r3, #4
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2200      	movs	r2, #0
 8002d96:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d010      	beq.n	8002dc2 <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da4:	4619      	mov	r1, r3
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f000 f8a4 	bl	8002ef4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b28      	cmp	r3, #40	; 0x28
 8002db6:	d141      	bne.n	8002e3c <I2C_ITSlaveCplt+0x1fc>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8002db8:	6979      	ldr	r1, [r7, #20]
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 f846 	bl	8002e4c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002dc0:	e03c      	b.n	8002e3c <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002dca:	d014      	beq.n	8002df6 <I2C_ITSlaveCplt+0x1b6>
    I2C_ITSlaveSeqCplt(hi2c);
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	f7ff feda 	bl	8002b86 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4a1c      	ldr	r2, [pc, #112]	; (8002e48 <I2C_ITSlaveCplt+0x208>)
 8002dd6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2220      	movs	r2, #32
 8002ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff fd2f 	bl	8002852 <HAL_I2C_ListenCpltCallback>
}
 8002df4:	e022      	b.n	8002e3c <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b22      	cmp	r3, #34	; 0x22
 8002e00:	d10e      	bne.n	8002e20 <I2C_ITSlaveCplt+0x1e0>
    hi2c->State = HAL_I2C_STATE_READY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2220      	movs	r2, #32
 8002e06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f7ff fd02 	bl	8002822 <HAL_I2C_SlaveRxCpltCallback>
}
 8002e1e:	e00d      	b.n	8002e3c <I2C_ITSlaveCplt+0x1fc>
    hi2c->State = HAL_I2C_STATE_READY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2220      	movs	r2, #32
 8002e24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7ff fce9 	bl	800280e <HAL_I2C_SlaveTxCpltCallback>
}
 8002e3c:	bf00      	nop
 8002e3e:	3718      	adds	r7, #24
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	fe00e800 	.word	0xfe00e800
 8002e48:	ffff0000 	.word	0xffff0000

08002e4c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a25      	ldr	r2, [pc, #148]	; (8002ef0 <I2C_ITListenCplt+0xa4>)
 8002e5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2220      	movs	r2, #32
 8002e66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	f003 0304 	and.w	r3, r3, #4
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d022      	beq.n	8002ec8 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8c:	b2d2      	uxtb	r2, r2
 8002e8e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e94:	1c5a      	adds	r2, r3, #1
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d012      	beq.n	8002ec8 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	b29a      	uxth	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	b29a      	uxth	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec0:	f043 0204 	orr.w	r2, r3, #4
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002ec8:	f248 0103 	movw	r1, #32771	; 0x8003
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 f94a 	bl	8003166 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2210      	movs	r2, #16
 8002ed8:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7ff fcb5 	bl	8002852 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002ee8:	bf00      	nop
 8002eea:	3708      	adds	r7, #8
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	ffff0000 	.word	0xffff0000

08002ef4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f04:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a5d      	ldr	r2, [pc, #372]	; (8003088 <I2C_ITError+0x194>)
 8002f12:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	431a      	orrs	r2, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002f26:	7bfb      	ldrb	r3, [r7, #15]
 8002f28:	2b28      	cmp	r3, #40	; 0x28
 8002f2a:	d005      	beq.n	8002f38 <I2C_ITError+0x44>
 8002f2c:	7bfb      	ldrb	r3, [r7, #15]
 8002f2e:	2b29      	cmp	r3, #41	; 0x29
 8002f30:	d002      	beq.n	8002f38 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002f32:	7bfb      	ldrb	r3, [r7, #15]
 8002f34:	2b2a      	cmp	r3, #42	; 0x2a
 8002f36:	d10b      	bne.n	8002f50 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002f38:	2103      	movs	r1, #3
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f913 	bl	8003166 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2228      	movs	r2, #40	; 0x28
 8002f44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4a50      	ldr	r2, [pc, #320]	; (800308c <I2C_ITError+0x198>)
 8002f4c:	635a      	str	r2, [r3, #52]	; 0x34
 8002f4e:	e011      	b.n	8002f74 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002f50:	f248 0103 	movw	r1, #32771	; 0x8003
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 f906 	bl	8003166 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b60      	cmp	r3, #96	; 0x60
 8002f64:	d003      	beq.n	8002f6e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2220      	movs	r2, #32
 8002f6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f78:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d039      	beq.n	8002ff6 <I2C_ITError+0x102>
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	2b11      	cmp	r3, #17
 8002f86:	d002      	beq.n	8002f8e <I2C_ITError+0x9a>
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	2b21      	cmp	r3, #33	; 0x21
 8002f8c:	d133      	bne.n	8002ff6 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f9c:	d107      	bne.n	8002fae <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002fac:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7fe fe13 	bl	8001bde <HAL_DMA_GetState>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d017      	beq.n	8002fee <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fc2:	4a33      	ldr	r2, [pc, #204]	; (8003090 <I2C_ITError+0x19c>)
 8002fc4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7fe fde1 	bl	8001b9a <HAL_DMA_Abort_IT>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d04d      	beq.n	800307a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002fe8:	4610      	mov	r0, r2
 8002fea:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002fec:	e045      	b.n	800307a <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 f850 	bl	8003094 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002ff4:	e041      	b.n	800307a <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d039      	beq.n	8003072 <I2C_ITError+0x17e>
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	2b12      	cmp	r3, #18
 8003002:	d002      	beq.n	800300a <I2C_ITError+0x116>
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	2b22      	cmp	r3, #34	; 0x22
 8003008:	d133      	bne.n	8003072 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003014:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003018:	d107      	bne.n	800302a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003028:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800302e:	4618      	mov	r0, r3
 8003030:	f7fe fdd5 	bl	8001bde <HAL_DMA_GetState>
 8003034:	4603      	mov	r3, r0
 8003036:	2b01      	cmp	r3, #1
 8003038:	d017      	beq.n	800306a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800303e:	4a14      	ldr	r2, [pc, #80]	; (8003090 <I2C_ITError+0x19c>)
 8003040:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800304e:	4618      	mov	r0, r3
 8003050:	f7fe fda3 	bl	8001b9a <HAL_DMA_Abort_IT>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d011      	beq.n	800307e <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800305e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003064:	4610      	mov	r0, r2
 8003066:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003068:	e009      	b.n	800307e <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f812 	bl	8003094 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003070:	e005      	b.n	800307e <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f000 f80e 	bl	8003094 <I2C_TreatErrorCallback>
  }
}
 8003078:	e002      	b.n	8003080 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800307a:	bf00      	nop
 800307c:	e000      	b.n	8003080 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800307e:	bf00      	nop
}
 8003080:	bf00      	nop
 8003082:	3710      	adds	r7, #16
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}
 8003088:	ffff0000 	.word	0xffff0000
 800308c:	0800288f 	.word	0x0800288f
 8003090:	0800312b 	.word	0x0800312b

08003094 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	2b60      	cmp	r3, #96	; 0x60
 80030a6:	d10e      	bne.n	80030c6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2220      	movs	r2, #32
 80030ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7ff fbdb 	bl	800287a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80030c4:	e009      	b.n	80030da <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f7ff fbc6 	bl	8002866 <HAL_I2C_ErrorCallback>
}
 80030da:	bf00      	nop
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80030e2:	b480      	push	{r7}
 80030e4:	b083      	sub	sp, #12
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	699b      	ldr	r3, [r3, #24]
 80030f0:	f003 0302 	and.w	r3, r3, #2
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d103      	bne.n	8003100 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2200      	movs	r2, #0
 80030fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b01      	cmp	r3, #1
 800310c:	d007      	beq.n	800311e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	699a      	ldr	r2, [r3, #24]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f042 0201 	orr.w	r2, r2, #1
 800311c:	619a      	str	r2, [r3, #24]
  }
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr

0800312a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b084      	sub	sp, #16
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003136:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800313c:	2b00      	cmp	r3, #0
 800313e:	d003      	beq.n	8003148 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003144:	2200      	movs	r2, #0
 8003146:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800314c:	2b00      	cmp	r3, #0
 800314e:	d003      	beq.n	8003158 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003154:	2200      	movs	r2, #0
 8003156:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f7ff ff9b 	bl	8003094 <I2C_TreatErrorCallback>
}
 800315e:	bf00      	nop
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003166:	b480      	push	{r7}
 8003168:	b085      	sub	sp, #20
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
 800316e:	460b      	mov	r3, r1
 8003170:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003172:	2300      	movs	r3, #0
 8003174:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003176:	887b      	ldrh	r3, [r7, #2]
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00f      	beq.n	80031a0 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8003186:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800318e:	b2db      	uxtb	r3, r3
 8003190:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003194:	2b28      	cmp	r3, #40	; 0x28
 8003196:	d003      	beq.n	80031a0 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800319e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80031a0:	887b      	ldrh	r3, [r7, #2]
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00f      	beq.n	80031ca <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80031b0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80031be:	2b28      	cmp	r3, #40	; 0x28
 80031c0:	d003      	beq.n	80031ca <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80031c8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80031ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	da03      	bge.n	80031da <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80031d8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80031da:	887b      	ldrh	r3, [r7, #2]
 80031dc:	2b10      	cmp	r3, #16
 80031de:	d103      	bne.n	80031e8 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80031e6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80031e8:	887b      	ldrh	r3, [r7, #2]
 80031ea:	2b20      	cmp	r3, #32
 80031ec:	d103      	bne.n	80031f6 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f043 0320 	orr.w	r3, r3, #32
 80031f4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80031f6:	887b      	ldrh	r3, [r7, #2]
 80031f8:	2b40      	cmp	r3, #64	; 0x40
 80031fa:	d103      	bne.n	8003204 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003202:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	6819      	ldr	r1, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	43da      	mvns	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	400a      	ands	r2, r1
 8003214:	601a      	str	r2, [r3, #0]
}
 8003216:	bf00      	nop
 8003218:	3714      	adds	r7, #20
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr

08003222 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003222:	b480      	push	{r7}
 8003224:	b083      	sub	sp, #12
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
 800322a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003232:	b2db      	uxtb	r3, r3
 8003234:	2b20      	cmp	r3, #32
 8003236:	d138      	bne.n	80032aa <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800323e:	2b01      	cmp	r3, #1
 8003240:	d101      	bne.n	8003246 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003242:	2302      	movs	r3, #2
 8003244:	e032      	b.n	80032ac <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2224      	movs	r2, #36	; 0x24
 8003252:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 0201 	bic.w	r2, r2, #1
 8003264:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003274:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6819      	ldr	r1, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	683a      	ldr	r2, [r7, #0]
 8003282:	430a      	orrs	r2, r1
 8003284:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f042 0201 	orr.w	r2, r2, #1
 8003294:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2220      	movs	r2, #32
 800329a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	e000      	b.n	80032ac <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80032aa:	2302      	movs	r3, #2
  }
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b20      	cmp	r3, #32
 80032cc:	d139      	bne.n	8003342 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d101      	bne.n	80032dc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032d8:	2302      	movs	r3, #2
 80032da:	e033      	b.n	8003344 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2224      	movs	r2, #36	; 0x24
 80032e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0201 	bic.w	r2, r2, #1
 80032fa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800330a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	021b      	lsls	r3, r3, #8
 8003310:	68fa      	ldr	r2, [r7, #12]
 8003312:	4313      	orrs	r3, r2
 8003314:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f042 0201 	orr.w	r2, r2, #1
 800332c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2220      	movs	r2, #32
 8003332:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800333e:	2300      	movs	r3, #0
 8003340:	e000      	b.n	8003344 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003342:	2302      	movs	r3, #2
  }
}
 8003344:	4618      	mov	r0, r3
 8003346:	3714      	adds	r7, #20
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003350:	b480      	push	{r7}
 8003352:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003354:	4b05      	ldr	r3, [pc, #20]	; (800336c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a04      	ldr	r2, [pc, #16]	; (800336c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800335a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800335e:	6013      	str	r3, [r2, #0]
}
 8003360:	bf00      	nop
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	40007000 	.word	0x40007000

08003370 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b086      	sub	sp, #24
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003378:	2300      	movs	r3, #0
 800337a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e291      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b00      	cmp	r3, #0
 8003390:	f000 8087 	beq.w	80034a2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003394:	4b96      	ldr	r3, [pc, #600]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f003 030c 	and.w	r3, r3, #12
 800339c:	2b04      	cmp	r3, #4
 800339e:	d00c      	beq.n	80033ba <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033a0:	4b93      	ldr	r3, [pc, #588]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f003 030c 	and.w	r3, r3, #12
 80033a8:	2b08      	cmp	r3, #8
 80033aa:	d112      	bne.n	80033d2 <HAL_RCC_OscConfig+0x62>
 80033ac:	4b90      	ldr	r3, [pc, #576]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033b8:	d10b      	bne.n	80033d2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033ba:	4b8d      	ldr	r3, [pc, #564]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d06c      	beq.n	80034a0 <HAL_RCC_OscConfig+0x130>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d168      	bne.n	80034a0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e26b      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033da:	d106      	bne.n	80033ea <HAL_RCC_OscConfig+0x7a>
 80033dc:	4b84      	ldr	r3, [pc, #528]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a83      	ldr	r2, [pc, #524]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80033e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033e6:	6013      	str	r3, [r2, #0]
 80033e8:	e02e      	b.n	8003448 <HAL_RCC_OscConfig+0xd8>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10c      	bne.n	800340c <HAL_RCC_OscConfig+0x9c>
 80033f2:	4b7f      	ldr	r3, [pc, #508]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a7e      	ldr	r2, [pc, #504]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80033f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033fc:	6013      	str	r3, [r2, #0]
 80033fe:	4b7c      	ldr	r3, [pc, #496]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a7b      	ldr	r2, [pc, #492]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003404:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	e01d      	b.n	8003448 <HAL_RCC_OscConfig+0xd8>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003414:	d10c      	bne.n	8003430 <HAL_RCC_OscConfig+0xc0>
 8003416:	4b76      	ldr	r3, [pc, #472]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a75      	ldr	r2, [pc, #468]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 800341c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003420:	6013      	str	r3, [r2, #0]
 8003422:	4b73      	ldr	r3, [pc, #460]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a72      	ldr	r2, [pc, #456]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003428:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	e00b      	b.n	8003448 <HAL_RCC_OscConfig+0xd8>
 8003430:	4b6f      	ldr	r3, [pc, #444]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a6e      	ldr	r2, [pc, #440]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003436:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800343a:	6013      	str	r3, [r2, #0]
 800343c:	4b6c      	ldr	r3, [pc, #432]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a6b      	ldr	r2, [pc, #428]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003442:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003446:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d013      	beq.n	8003478 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003450:	f7fe f9f2 	bl	8001838 <HAL_GetTick>
 8003454:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003456:	e008      	b.n	800346a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003458:	f7fe f9ee 	bl	8001838 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	2b64      	cmp	r3, #100	; 0x64
 8003464:	d901      	bls.n	800346a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e21f      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800346a:	4b61      	ldr	r3, [pc, #388]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d0f0      	beq.n	8003458 <HAL_RCC_OscConfig+0xe8>
 8003476:	e014      	b.n	80034a2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003478:	f7fe f9de 	bl	8001838 <HAL_GetTick>
 800347c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800347e:	e008      	b.n	8003492 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003480:	f7fe f9da 	bl	8001838 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b64      	cmp	r3, #100	; 0x64
 800348c:	d901      	bls.n	8003492 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e20b      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003492:	4b57      	ldr	r3, [pc, #348]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1f0      	bne.n	8003480 <HAL_RCC_OscConfig+0x110>
 800349e:	e000      	b.n	80034a2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d069      	beq.n	8003582 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034ae:	4b50      	ldr	r3, [pc, #320]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 030c 	and.w	r3, r3, #12
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00b      	beq.n	80034d2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034ba:	4b4d      	ldr	r3, [pc, #308]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f003 030c 	and.w	r3, r3, #12
 80034c2:	2b08      	cmp	r3, #8
 80034c4:	d11c      	bne.n	8003500 <HAL_RCC_OscConfig+0x190>
 80034c6:	4b4a      	ldr	r3, [pc, #296]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d116      	bne.n	8003500 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034d2:	4b47      	ldr	r3, [pc, #284]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d005      	beq.n	80034ea <HAL_RCC_OscConfig+0x17a>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d001      	beq.n	80034ea <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e1df      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034ea:	4b41      	ldr	r3, [pc, #260]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	691b      	ldr	r3, [r3, #16]
 80034f6:	00db      	lsls	r3, r3, #3
 80034f8:	493d      	ldr	r1, [pc, #244]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034fe:	e040      	b.n	8003582 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d023      	beq.n	8003550 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003508:	4b39      	ldr	r3, [pc, #228]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a38      	ldr	r2, [pc, #224]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 800350e:	f043 0301 	orr.w	r3, r3, #1
 8003512:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003514:	f7fe f990 	bl	8001838 <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800351a:	e008      	b.n	800352e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800351c:	f7fe f98c 	bl	8001838 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b02      	cmp	r3, #2
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e1bd      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800352e:	4b30      	ldr	r3, [pc, #192]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0302 	and.w	r3, r3, #2
 8003536:	2b00      	cmp	r3, #0
 8003538:	d0f0      	beq.n	800351c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800353a:	4b2d      	ldr	r3, [pc, #180]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	00db      	lsls	r3, r3, #3
 8003548:	4929      	ldr	r1, [pc, #164]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 800354a:	4313      	orrs	r3, r2
 800354c:	600b      	str	r3, [r1, #0]
 800354e:	e018      	b.n	8003582 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003550:	4b27      	ldr	r3, [pc, #156]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a26      	ldr	r2, [pc, #152]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003556:	f023 0301 	bic.w	r3, r3, #1
 800355a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800355c:	f7fe f96c 	bl	8001838 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003564:	f7fe f968 	bl	8001838 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e199      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003576:	4b1e      	ldr	r3, [pc, #120]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	2b00      	cmp	r3, #0
 800358c:	d038      	beq.n	8003600 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d019      	beq.n	80035ca <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003596:	4b16      	ldr	r3, [pc, #88]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 8003598:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800359a:	4a15      	ldr	r2, [pc, #84]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 800359c:	f043 0301 	orr.w	r3, r3, #1
 80035a0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035a2:	f7fe f949 	bl	8001838 <HAL_GetTick>
 80035a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035a8:	e008      	b.n	80035bc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035aa:	f7fe f945 	bl	8001838 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d901      	bls.n	80035bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e176      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035bc:	4b0c      	ldr	r3, [pc, #48]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80035be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035c0:	f003 0302 	and.w	r3, r3, #2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d0f0      	beq.n	80035aa <HAL_RCC_OscConfig+0x23a>
 80035c8:	e01a      	b.n	8003600 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035ca:	4b09      	ldr	r3, [pc, #36]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80035cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035ce:	4a08      	ldr	r2, [pc, #32]	; (80035f0 <HAL_RCC_OscConfig+0x280>)
 80035d0:	f023 0301 	bic.w	r3, r3, #1
 80035d4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035d6:	f7fe f92f 	bl	8001838 <HAL_GetTick>
 80035da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035dc:	e00a      	b.n	80035f4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035de:	f7fe f92b 	bl	8001838 <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d903      	bls.n	80035f4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e15c      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
 80035f0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035f4:	4b91      	ldr	r3, [pc, #580]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80035f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035f8:	f003 0302 	and.w	r3, r3, #2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d1ee      	bne.n	80035de <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0304 	and.w	r3, r3, #4
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 80a4 	beq.w	8003756 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800360e:	4b8b      	ldr	r3, [pc, #556]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d10d      	bne.n	8003636 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800361a:	4b88      	ldr	r3, [pc, #544]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 800361c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361e:	4a87      	ldr	r2, [pc, #540]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 8003620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003624:	6413      	str	r3, [r2, #64]	; 0x40
 8003626:	4b85      	ldr	r3, [pc, #532]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800362e:	60bb      	str	r3, [r7, #8]
 8003630:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003632:	2301      	movs	r3, #1
 8003634:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003636:	4b82      	ldr	r3, [pc, #520]	; (8003840 <HAL_RCC_OscConfig+0x4d0>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800363e:	2b00      	cmp	r3, #0
 8003640:	d118      	bne.n	8003674 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003642:	4b7f      	ldr	r3, [pc, #508]	; (8003840 <HAL_RCC_OscConfig+0x4d0>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a7e      	ldr	r2, [pc, #504]	; (8003840 <HAL_RCC_OscConfig+0x4d0>)
 8003648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800364c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800364e:	f7fe f8f3 	bl	8001838 <HAL_GetTick>
 8003652:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003654:	e008      	b.n	8003668 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003656:	f7fe f8ef 	bl	8001838 <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	2b64      	cmp	r3, #100	; 0x64
 8003662:	d901      	bls.n	8003668 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e120      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003668:	4b75      	ldr	r3, [pc, #468]	; (8003840 <HAL_RCC_OscConfig+0x4d0>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003670:	2b00      	cmp	r3, #0
 8003672:	d0f0      	beq.n	8003656 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	2b01      	cmp	r3, #1
 800367a:	d106      	bne.n	800368a <HAL_RCC_OscConfig+0x31a>
 800367c:	4b6f      	ldr	r3, [pc, #444]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 800367e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003680:	4a6e      	ldr	r2, [pc, #440]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 8003682:	f043 0301 	orr.w	r3, r3, #1
 8003686:	6713      	str	r3, [r2, #112]	; 0x70
 8003688:	e02d      	b.n	80036e6 <HAL_RCC_OscConfig+0x376>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10c      	bne.n	80036ac <HAL_RCC_OscConfig+0x33c>
 8003692:	4b6a      	ldr	r3, [pc, #424]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 8003694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003696:	4a69      	ldr	r2, [pc, #420]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 8003698:	f023 0301 	bic.w	r3, r3, #1
 800369c:	6713      	str	r3, [r2, #112]	; 0x70
 800369e:	4b67      	ldr	r3, [pc, #412]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80036a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a2:	4a66      	ldr	r2, [pc, #408]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80036a4:	f023 0304 	bic.w	r3, r3, #4
 80036a8:	6713      	str	r3, [r2, #112]	; 0x70
 80036aa:	e01c      	b.n	80036e6 <HAL_RCC_OscConfig+0x376>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	2b05      	cmp	r3, #5
 80036b2:	d10c      	bne.n	80036ce <HAL_RCC_OscConfig+0x35e>
 80036b4:	4b61      	ldr	r3, [pc, #388]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80036b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b8:	4a60      	ldr	r2, [pc, #384]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80036ba:	f043 0304 	orr.w	r3, r3, #4
 80036be:	6713      	str	r3, [r2, #112]	; 0x70
 80036c0:	4b5e      	ldr	r3, [pc, #376]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80036c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c4:	4a5d      	ldr	r2, [pc, #372]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80036c6:	f043 0301 	orr.w	r3, r3, #1
 80036ca:	6713      	str	r3, [r2, #112]	; 0x70
 80036cc:	e00b      	b.n	80036e6 <HAL_RCC_OscConfig+0x376>
 80036ce:	4b5b      	ldr	r3, [pc, #364]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80036d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036d2:	4a5a      	ldr	r2, [pc, #360]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80036d4:	f023 0301 	bic.w	r3, r3, #1
 80036d8:	6713      	str	r3, [r2, #112]	; 0x70
 80036da:	4b58      	ldr	r3, [pc, #352]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80036dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036de:	4a57      	ldr	r2, [pc, #348]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80036e0:	f023 0304 	bic.w	r3, r3, #4
 80036e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d015      	beq.n	800371a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ee:	f7fe f8a3 	bl	8001838 <HAL_GetTick>
 80036f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036f4:	e00a      	b.n	800370c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036f6:	f7fe f89f 	bl	8001838 <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	f241 3288 	movw	r2, #5000	; 0x1388
 8003704:	4293      	cmp	r3, r2
 8003706:	d901      	bls.n	800370c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e0ce      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800370c:	4b4b      	ldr	r3, [pc, #300]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 800370e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003710:	f003 0302 	and.w	r3, r3, #2
 8003714:	2b00      	cmp	r3, #0
 8003716:	d0ee      	beq.n	80036f6 <HAL_RCC_OscConfig+0x386>
 8003718:	e014      	b.n	8003744 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800371a:	f7fe f88d 	bl	8001838 <HAL_GetTick>
 800371e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003720:	e00a      	b.n	8003738 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003722:	f7fe f889 	bl	8001838 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003730:	4293      	cmp	r3, r2
 8003732:	d901      	bls.n	8003738 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	e0b8      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003738:	4b40      	ldr	r3, [pc, #256]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 800373a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1ee      	bne.n	8003722 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003744:	7dfb      	ldrb	r3, [r7, #23]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d105      	bne.n	8003756 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800374a:	4b3c      	ldr	r3, [pc, #240]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 800374c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374e:	4a3b      	ldr	r2, [pc, #236]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 8003750:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003754:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	2b00      	cmp	r3, #0
 800375c:	f000 80a4 	beq.w	80038a8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003760:	4b36      	ldr	r3, [pc, #216]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f003 030c 	and.w	r3, r3, #12
 8003768:	2b08      	cmp	r3, #8
 800376a:	d06b      	beq.n	8003844 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	2b02      	cmp	r3, #2
 8003772:	d149      	bne.n	8003808 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003774:	4b31      	ldr	r3, [pc, #196]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a30      	ldr	r2, [pc, #192]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 800377a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800377e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003780:	f7fe f85a 	bl	8001838 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003788:	f7fe f856 	bl	8001838 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b02      	cmp	r3, #2
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e087      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800379a:	4b28      	ldr	r3, [pc, #160]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d1f0      	bne.n	8003788 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69da      	ldr	r2, [r3, #28]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b4:	019b      	lsls	r3, r3, #6
 80037b6:	431a      	orrs	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037bc:	085b      	lsrs	r3, r3, #1
 80037be:	3b01      	subs	r3, #1
 80037c0:	041b      	lsls	r3, r3, #16
 80037c2:	431a      	orrs	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c8:	061b      	lsls	r3, r3, #24
 80037ca:	4313      	orrs	r3, r2
 80037cc:	4a1b      	ldr	r2, [pc, #108]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80037ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80037d2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037d4:	4b19      	ldr	r3, [pc, #100]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a18      	ldr	r2, [pc, #96]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80037da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e0:	f7fe f82a 	bl	8001838 <HAL_GetTick>
 80037e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037e8:	f7fe f826 	bl	8001838 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e057      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037fa:	4b10      	ldr	r3, [pc, #64]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d0f0      	beq.n	80037e8 <HAL_RCC_OscConfig+0x478>
 8003806:	e04f      	b.n	80038a8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003808:	4b0c      	ldr	r3, [pc, #48]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a0b      	ldr	r2, [pc, #44]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 800380e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003812:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003814:	f7fe f810 	bl	8001838 <HAL_GetTick>
 8003818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800381a:	e008      	b.n	800382e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800381c:	f7fe f80c 	bl	8001838 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	2b02      	cmp	r3, #2
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e03d      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800382e:	4b03      	ldr	r3, [pc, #12]	; (800383c <HAL_RCC_OscConfig+0x4cc>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d1f0      	bne.n	800381c <HAL_RCC_OscConfig+0x4ac>
 800383a:	e035      	b.n	80038a8 <HAL_RCC_OscConfig+0x538>
 800383c:	40023800 	.word	0x40023800
 8003840:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003844:	4b1b      	ldr	r3, [pc, #108]	; (80038b4 <HAL_RCC_OscConfig+0x544>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	2b01      	cmp	r3, #1
 8003850:	d028      	beq.n	80038a4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800385c:	429a      	cmp	r2, r3
 800385e:	d121      	bne.n	80038a4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800386a:	429a      	cmp	r2, r3
 800386c:	d11a      	bne.n	80038a4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800386e:	68fa      	ldr	r2, [r7, #12]
 8003870:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003874:	4013      	ands	r3, r2
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800387a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800387c:	4293      	cmp	r3, r2
 800387e:	d111      	bne.n	80038a4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388a:	085b      	lsrs	r3, r3, #1
 800388c:	3b01      	subs	r3, #1
 800388e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003890:	429a      	cmp	r2, r3
 8003892:	d107      	bne.n	80038a4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800389e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d001      	beq.n	80038a8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e000      	b.n	80038aa <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3718      	adds	r7, #24
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	40023800 	.word	0x40023800

080038b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80038c2:	2300      	movs	r3, #0
 80038c4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e0d0      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038d0:	4b6a      	ldr	r3, [pc, #424]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 030f 	and.w	r3, r3, #15
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d910      	bls.n	8003900 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038de:	4b67      	ldr	r3, [pc, #412]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f023 020f 	bic.w	r2, r3, #15
 80038e6:	4965      	ldr	r1, [pc, #404]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ee:	4b63      	ldr	r3, [pc, #396]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 030f 	and.w	r3, r3, #15
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d001      	beq.n	8003900 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e0b8      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d020      	beq.n	800394e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b00      	cmp	r3, #0
 8003916:	d005      	beq.n	8003924 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003918:	4b59      	ldr	r3, [pc, #356]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	4a58      	ldr	r2, [pc, #352]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 800391e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003922:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0308 	and.w	r3, r3, #8
 800392c:	2b00      	cmp	r3, #0
 800392e:	d005      	beq.n	800393c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003930:	4b53      	ldr	r3, [pc, #332]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	4a52      	ldr	r2, [pc, #328]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 8003936:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800393a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800393c:	4b50      	ldr	r3, [pc, #320]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	494d      	ldr	r1, [pc, #308]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 800394a:	4313      	orrs	r3, r2
 800394c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	d040      	beq.n	80039dc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	2b01      	cmp	r3, #1
 8003960:	d107      	bne.n	8003972 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003962:	4b47      	ldr	r3, [pc, #284]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d115      	bne.n	800399a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e07f      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	2b02      	cmp	r3, #2
 8003978:	d107      	bne.n	800398a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800397a:	4b41      	ldr	r3, [pc, #260]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d109      	bne.n	800399a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e073      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800398a:	4b3d      	ldr	r3, [pc, #244]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e06b      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800399a:	4b39      	ldr	r3, [pc, #228]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f023 0203 	bic.w	r2, r3, #3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	4936      	ldr	r1, [pc, #216]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039ac:	f7fd ff44 	bl	8001838 <HAL_GetTick>
 80039b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039b2:	e00a      	b.n	80039ca <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039b4:	f7fd ff40 	bl	8001838 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	f241 3288 	movw	r2, #5000	; 0x1388
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e053      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ca:	4b2d      	ldr	r3, [pc, #180]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 020c 	and.w	r2, r3, #12
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	429a      	cmp	r2, r3
 80039da:	d1eb      	bne.n	80039b4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039dc:	4b27      	ldr	r3, [pc, #156]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 030f 	and.w	r3, r3, #15
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d210      	bcs.n	8003a0c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ea:	4b24      	ldr	r3, [pc, #144]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f023 020f 	bic.w	r2, r3, #15
 80039f2:	4922      	ldr	r1, [pc, #136]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039fa:	4b20      	ldr	r3, [pc, #128]	; (8003a7c <HAL_RCC_ClockConfig+0x1c4>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 030f 	and.w	r3, r3, #15
 8003a02:	683a      	ldr	r2, [r7, #0]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d001      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e032      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d008      	beq.n	8003a2a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a18:	4b19      	ldr	r3, [pc, #100]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	4916      	ldr	r1, [pc, #88]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0308 	and.w	r3, r3, #8
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d009      	beq.n	8003a4a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a36:	4b12      	ldr	r3, [pc, #72]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	490e      	ldr	r1, [pc, #56]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a4a:	f000 f821 	bl	8003a90 <HAL_RCC_GetSysClockFreq>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	4b0b      	ldr	r3, [pc, #44]	; (8003a80 <HAL_RCC_ClockConfig+0x1c8>)
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	091b      	lsrs	r3, r3, #4
 8003a56:	f003 030f 	and.w	r3, r3, #15
 8003a5a:	490a      	ldr	r1, [pc, #40]	; (8003a84 <HAL_RCC_ClockConfig+0x1cc>)
 8003a5c:	5ccb      	ldrb	r3, [r1, r3]
 8003a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a62:	4a09      	ldr	r2, [pc, #36]	; (8003a88 <HAL_RCC_ClockConfig+0x1d0>)
 8003a64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a66:	4b09      	ldr	r3, [pc, #36]	; (8003a8c <HAL_RCC_ClockConfig+0x1d4>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fd fea0 	bl	80017b0 <HAL_InitTick>

  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3710      	adds	r7, #16
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	40023c00 	.word	0x40023c00
 8003a80:	40023800 	.word	0x40023800
 8003a84:	08007b98 	.word	0x08007b98
 8003a88:	20000014 	.word	0x20000014
 8003a8c:	20000018 	.word	0x20000018

08003a90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a94:	b094      	sub	sp, #80	; 0x50
 8003a96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	647b      	str	r3, [r7, #68]	; 0x44
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003aa8:	4b79      	ldr	r3, [pc, #484]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f003 030c 	and.w	r3, r3, #12
 8003ab0:	2b08      	cmp	r3, #8
 8003ab2:	d00d      	beq.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x40>
 8003ab4:	2b08      	cmp	r3, #8
 8003ab6:	f200 80e1 	bhi.w	8003c7c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d002      	beq.n	8003ac4 <HAL_RCC_GetSysClockFreq+0x34>
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	d003      	beq.n	8003aca <HAL_RCC_GetSysClockFreq+0x3a>
 8003ac2:	e0db      	b.n	8003c7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ac4:	4b73      	ldr	r3, [pc, #460]	; (8003c94 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ac6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ac8:	e0db      	b.n	8003c82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003aca:	4b73      	ldr	r3, [pc, #460]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x208>)
 8003acc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ace:	e0d8      	b.n	8003c82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ad0:	4b6f      	ldr	r3, [pc, #444]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ad8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003ada:	4b6d      	ldr	r3, [pc, #436]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d063      	beq.n	8003bae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ae6:	4b6a      	ldr	r3, [pc, #424]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	099b      	lsrs	r3, r3, #6
 8003aec:	2200      	movs	r2, #0
 8003aee:	63bb      	str	r3, [r7, #56]	; 0x38
 8003af0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003af4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003af8:	633b      	str	r3, [r7, #48]	; 0x30
 8003afa:	2300      	movs	r3, #0
 8003afc:	637b      	str	r3, [r7, #52]	; 0x34
 8003afe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003b02:	4622      	mov	r2, r4
 8003b04:	462b      	mov	r3, r5
 8003b06:	f04f 0000 	mov.w	r0, #0
 8003b0a:	f04f 0100 	mov.w	r1, #0
 8003b0e:	0159      	lsls	r1, r3, #5
 8003b10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b14:	0150      	lsls	r0, r2, #5
 8003b16:	4602      	mov	r2, r0
 8003b18:	460b      	mov	r3, r1
 8003b1a:	4621      	mov	r1, r4
 8003b1c:	1a51      	subs	r1, r2, r1
 8003b1e:	6139      	str	r1, [r7, #16]
 8003b20:	4629      	mov	r1, r5
 8003b22:	eb63 0301 	sbc.w	r3, r3, r1
 8003b26:	617b      	str	r3, [r7, #20]
 8003b28:	f04f 0200 	mov.w	r2, #0
 8003b2c:	f04f 0300 	mov.w	r3, #0
 8003b30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b34:	4659      	mov	r1, fp
 8003b36:	018b      	lsls	r3, r1, #6
 8003b38:	4651      	mov	r1, sl
 8003b3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b3e:	4651      	mov	r1, sl
 8003b40:	018a      	lsls	r2, r1, #6
 8003b42:	4651      	mov	r1, sl
 8003b44:	ebb2 0801 	subs.w	r8, r2, r1
 8003b48:	4659      	mov	r1, fp
 8003b4a:	eb63 0901 	sbc.w	r9, r3, r1
 8003b4e:	f04f 0200 	mov.w	r2, #0
 8003b52:	f04f 0300 	mov.w	r3, #0
 8003b56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b62:	4690      	mov	r8, r2
 8003b64:	4699      	mov	r9, r3
 8003b66:	4623      	mov	r3, r4
 8003b68:	eb18 0303 	adds.w	r3, r8, r3
 8003b6c:	60bb      	str	r3, [r7, #8]
 8003b6e:	462b      	mov	r3, r5
 8003b70:	eb49 0303 	adc.w	r3, r9, r3
 8003b74:	60fb      	str	r3, [r7, #12]
 8003b76:	f04f 0200 	mov.w	r2, #0
 8003b7a:	f04f 0300 	mov.w	r3, #0
 8003b7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003b82:	4629      	mov	r1, r5
 8003b84:	024b      	lsls	r3, r1, #9
 8003b86:	4621      	mov	r1, r4
 8003b88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b8c:	4621      	mov	r1, r4
 8003b8e:	024a      	lsls	r2, r1, #9
 8003b90:	4610      	mov	r0, r2
 8003b92:	4619      	mov	r1, r3
 8003b94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b96:	2200      	movs	r2, #0
 8003b98:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003ba0:	f7fc fb8e 	bl	80002c0 <__aeabi_uldivmod>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4613      	mov	r3, r2
 8003baa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003bac:	e058      	b.n	8003c60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bae:	4b38      	ldr	r3, [pc, #224]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	099b      	lsrs	r3, r3, #6
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	4611      	mov	r1, r2
 8003bba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003bbe:	623b      	str	r3, [r7, #32]
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	627b      	str	r3, [r7, #36]	; 0x24
 8003bc4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003bc8:	4642      	mov	r2, r8
 8003bca:	464b      	mov	r3, r9
 8003bcc:	f04f 0000 	mov.w	r0, #0
 8003bd0:	f04f 0100 	mov.w	r1, #0
 8003bd4:	0159      	lsls	r1, r3, #5
 8003bd6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bda:	0150      	lsls	r0, r2, #5
 8003bdc:	4602      	mov	r2, r0
 8003bde:	460b      	mov	r3, r1
 8003be0:	4641      	mov	r1, r8
 8003be2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003be6:	4649      	mov	r1, r9
 8003be8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003bec:	f04f 0200 	mov.w	r2, #0
 8003bf0:	f04f 0300 	mov.w	r3, #0
 8003bf4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003bf8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003bfc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003c00:	ebb2 040a 	subs.w	r4, r2, sl
 8003c04:	eb63 050b 	sbc.w	r5, r3, fp
 8003c08:	f04f 0200 	mov.w	r2, #0
 8003c0c:	f04f 0300 	mov.w	r3, #0
 8003c10:	00eb      	lsls	r3, r5, #3
 8003c12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c16:	00e2      	lsls	r2, r4, #3
 8003c18:	4614      	mov	r4, r2
 8003c1a:	461d      	mov	r5, r3
 8003c1c:	4643      	mov	r3, r8
 8003c1e:	18e3      	adds	r3, r4, r3
 8003c20:	603b      	str	r3, [r7, #0]
 8003c22:	464b      	mov	r3, r9
 8003c24:	eb45 0303 	adc.w	r3, r5, r3
 8003c28:	607b      	str	r3, [r7, #4]
 8003c2a:	f04f 0200 	mov.w	r2, #0
 8003c2e:	f04f 0300 	mov.w	r3, #0
 8003c32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c36:	4629      	mov	r1, r5
 8003c38:	028b      	lsls	r3, r1, #10
 8003c3a:	4621      	mov	r1, r4
 8003c3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c40:	4621      	mov	r1, r4
 8003c42:	028a      	lsls	r2, r1, #10
 8003c44:	4610      	mov	r0, r2
 8003c46:	4619      	mov	r1, r3
 8003c48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	61bb      	str	r3, [r7, #24]
 8003c4e:	61fa      	str	r2, [r7, #28]
 8003c50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c54:	f7fc fb34 	bl	80002c0 <__aeabi_uldivmod>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003c60:	4b0b      	ldr	r3, [pc, #44]	; (8003c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	0c1b      	lsrs	r3, r3, #16
 8003c66:	f003 0303 	and.w	r3, r3, #3
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003c70:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003c72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c78:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003c7a:	e002      	b.n	8003c82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c7c:	4b05      	ldr	r3, [pc, #20]	; (8003c94 <HAL_RCC_GetSysClockFreq+0x204>)
 8003c7e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3750      	adds	r7, #80	; 0x50
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c8e:	bf00      	nop
 8003c90:	40023800 	.word	0x40023800
 8003c94:	00f42400 	.word	0x00f42400
 8003c98:	007a1200 	.word	0x007a1200

08003c9c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ca0:	4b03      	ldr	r3, [pc, #12]	; (8003cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	20000014 	.word	0x20000014

08003cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003cb8:	f7ff fff0 	bl	8003c9c <HAL_RCC_GetHCLKFreq>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	4b05      	ldr	r3, [pc, #20]	; (8003cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	0a9b      	lsrs	r3, r3, #10
 8003cc4:	f003 0307 	and.w	r3, r3, #7
 8003cc8:	4903      	ldr	r1, [pc, #12]	; (8003cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cca:	5ccb      	ldrb	r3, [r1, r3]
 8003ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40023800 	.word	0x40023800
 8003cd8:	08007ba8 	.word	0x08007ba8

08003cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ce0:	f7ff ffdc 	bl	8003c9c <HAL_RCC_GetHCLKFreq>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	4b05      	ldr	r3, [pc, #20]	; (8003cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	0b5b      	lsrs	r3, r3, #13
 8003cec:	f003 0307 	and.w	r3, r3, #7
 8003cf0:	4903      	ldr	r1, [pc, #12]	; (8003d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cf2:	5ccb      	ldrb	r3, [r1, r3]
 8003cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40023800 	.word	0x40023800
 8003d00:	08007ba8 	.word	0x08007ba8

08003d04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b088      	sub	sp, #32
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003d10:	2300      	movs	r3, #0
 8003d12:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003d14:	2300      	movs	r3, #0
 8003d16:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d012      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d2c:	4b69      	ldr	r3, [pc, #420]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	4a68      	ldr	r2, [pc, #416]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d32:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003d36:	6093      	str	r3, [r2, #8]
 8003d38:	4b66      	ldr	r3, [pc, #408]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d3a:	689a      	ldr	r2, [r3, #8]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d40:	4964      	ldr	r1, [pc, #400]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d017      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d5e:	4b5d      	ldr	r3, [pc, #372]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d64:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d6c:	4959      	ldr	r1, [pc, #356]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d7c:	d101      	bne.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d017      	beq.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003d9a:	4b4e      	ldr	r3, [pc, #312]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003da0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da8:	494a      	ldr	r1, [pc, #296]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003db8:	d101      	bne.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0320 	and.w	r3, r3, #32
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f000 808b 	beq.w	8003efe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003de8:	4b3a      	ldr	r3, [pc, #232]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dec:	4a39      	ldr	r2, [pc, #228]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003df2:	6413      	str	r3, [r2, #64]	; 0x40
 8003df4:	4b37      	ldr	r3, [pc, #220]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dfc:	60bb      	str	r3, [r7, #8]
 8003dfe:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003e00:	4b35      	ldr	r3, [pc, #212]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a34      	ldr	r2, [pc, #208]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e0c:	f7fd fd14 	bl	8001838 <HAL_GetTick>
 8003e10:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003e12:	e008      	b.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e14:	f7fd fd10 	bl	8001838 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b64      	cmp	r3, #100	; 0x64
 8003e20:	d901      	bls.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e357      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003e26:	4b2c      	ldr	r3, [pc, #176]	; (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d0f0      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e32:	4b28      	ldr	r3, [pc, #160]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e3a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d035      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d02e      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e50:	4b20      	ldr	r3, [pc, #128]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e58:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e5a:	4b1e      	ldr	r3, [pc, #120]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e5e:	4a1d      	ldr	r2, [pc, #116]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e64:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e66:	4b1b      	ldr	r3, [pc, #108]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e6a:	4a1a      	ldr	r2, [pc, #104]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e70:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003e72:	4a18      	ldr	r2, [pc, #96]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003e78:	4b16      	ldr	r3, [pc, #88]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e7c:	f003 0301 	and.w	r3, r3, #1
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d114      	bne.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e84:	f7fd fcd8 	bl	8001838 <HAL_GetTick>
 8003e88:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e8a:	e00a      	b.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e8c:	f7fd fcd4 	bl	8001838 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e319      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ea2:	4b0c      	ldr	r3, [pc, #48]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d0ee      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003eb6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003eba:	d111      	bne.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003ebc:	4b05      	ldr	r3, [pc, #20]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ec8:	4b04      	ldr	r3, [pc, #16]	; (8003edc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003eca:	400b      	ands	r3, r1
 8003ecc:	4901      	ldr	r1, [pc, #4]	; (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	608b      	str	r3, [r1, #8]
 8003ed2:	e00b      	b.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003ed4:	40023800 	.word	0x40023800
 8003ed8:	40007000 	.word	0x40007000
 8003edc:	0ffffcff 	.word	0x0ffffcff
 8003ee0:	4baa      	ldr	r3, [pc, #680]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	4aa9      	ldr	r2, [pc, #676]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ee6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003eea:	6093      	str	r3, [r2, #8]
 8003eec:	4ba7      	ldr	r3, [pc, #668]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003eee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ef8:	49a4      	ldr	r1, [pc, #656]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0310 	and.w	r3, r3, #16
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d010      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003f0a:	4ba0      	ldr	r3, [pc, #640]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f10:	4a9e      	ldr	r2, [pc, #632]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f16:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003f1a:	4b9c      	ldr	r3, [pc, #624]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f1c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f24:	4999      	ldr	r1, [pc, #612]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d00a      	beq.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f38:	4b94      	ldr	r3, [pc, #592]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f3e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f46:	4991      	ldr	r1, [pc, #580]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00a      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f5a:	4b8c      	ldr	r3, [pc, #560]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f60:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f68:	4988      	ldr	r1, [pc, #544]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00a      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f7c:	4b83      	ldr	r3, [pc, #524]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f82:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f8a:	4980      	ldr	r1, [pc, #512]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00a      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003f9e:	4b7b      	ldr	r3, [pc, #492]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fa4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fac:	4977      	ldr	r1, [pc, #476]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00a      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003fc0:	4b72      	ldr	r3, [pc, #456]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fc6:	f023 0203 	bic.w	r2, r3, #3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fce:	496f      	ldr	r1, [pc, #444]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00a      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003fe2:	4b6a      	ldr	r3, [pc, #424]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fe8:	f023 020c 	bic.w	r2, r3, #12
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ff0:	4966      	ldr	r1, [pc, #408]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00a      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004004:	4b61      	ldr	r3, [pc, #388]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800400a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004012:	495e      	ldr	r1, [pc, #376]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004014:	4313      	orrs	r3, r2
 8004016:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00a      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004026:	4b59      	ldr	r3, [pc, #356]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004028:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800402c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004034:	4955      	ldr	r1, [pc, #340]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004036:	4313      	orrs	r3, r2
 8004038:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00a      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004048:	4b50      	ldr	r3, [pc, #320]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800404a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800404e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004056:	494d      	ldr	r1, [pc, #308]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004058:	4313      	orrs	r3, r2
 800405a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00a      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800406a:	4b48      	ldr	r3, [pc, #288]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800406c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004070:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004078:	4944      	ldr	r1, [pc, #272]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800407a:	4313      	orrs	r3, r2
 800407c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00a      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800408c:	4b3f      	ldr	r3, [pc, #252]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800408e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004092:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800409a:	493c      	ldr	r1, [pc, #240]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800409c:	4313      	orrs	r3, r2
 800409e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00a      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80040ae:	4b37      	ldr	r3, [pc, #220]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040bc:	4933      	ldr	r1, [pc, #204]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00a      	beq.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80040d0:	4b2e      	ldr	r3, [pc, #184]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040d6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80040de:	492b      	ldr	r1, [pc, #172]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d011      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80040f2:	4b26      	ldr	r3, [pc, #152]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040f8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004100:	4922      	ldr	r1, [pc, #136]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004102:	4313      	orrs	r3, r2
 8004104:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800410c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004110:	d101      	bne.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004112:	2301      	movs	r3, #1
 8004114:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0308 	and.w	r3, r3, #8
 800411e:	2b00      	cmp	r3, #0
 8004120:	d001      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004122:	2301      	movs	r3, #1
 8004124:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00a      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004132:	4b16      	ldr	r3, [pc, #88]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004134:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004138:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004140:	4912      	ldr	r1, [pc, #72]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004142:	4313      	orrs	r3, r2
 8004144:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d00b      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004154:	4b0d      	ldr	r3, [pc, #52]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800415a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004164:	4909      	ldr	r1, [pc, #36]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004166:	4313      	orrs	r3, r2
 8004168:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d006      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800417a:	2b00      	cmp	r3, #0
 800417c:	f000 80d9 	beq.w	8004332 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004180:	4b02      	ldr	r3, [pc, #8]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a01      	ldr	r2, [pc, #4]	; (800418c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004186:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800418a:	e001      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800418c:	40023800 	.word	0x40023800
 8004190:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004192:	f7fd fb51 	bl	8001838 <HAL_GetTick>
 8004196:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004198:	e008      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800419a:	f7fd fb4d 	bl	8001838 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b64      	cmp	r3, #100	; 0x64
 80041a6:	d901      	bls.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e194      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80041ac:	4b6c      	ldr	r3, [pc, #432]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1f0      	bne.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d021      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d11d      	bne.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80041cc:	4b64      	ldr	r3, [pc, #400]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80041ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041d2:	0c1b      	lsrs	r3, r3, #16
 80041d4:	f003 0303 	and.w	r3, r3, #3
 80041d8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80041da:	4b61      	ldr	r3, [pc, #388]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80041dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041e0:	0e1b      	lsrs	r3, r3, #24
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	019a      	lsls	r2, r3, #6
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	041b      	lsls	r3, r3, #16
 80041f2:	431a      	orrs	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	061b      	lsls	r3, r3, #24
 80041f8:	431a      	orrs	r2, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	071b      	lsls	r3, r3, #28
 8004200:	4957      	ldr	r1, [pc, #348]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004202:	4313      	orrs	r3, r2
 8004204:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d004      	beq.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004218:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800421c:	d00a      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004226:	2b00      	cmp	r3, #0
 8004228:	d02e      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004232:	d129      	bne.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004234:	4b4a      	ldr	r3, [pc, #296]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004236:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800423a:	0c1b      	lsrs	r3, r3, #16
 800423c:	f003 0303 	and.w	r3, r3, #3
 8004240:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004242:	4b47      	ldr	r3, [pc, #284]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004244:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004248:	0f1b      	lsrs	r3, r3, #28
 800424a:	f003 0307 	and.w	r3, r3, #7
 800424e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	019a      	lsls	r2, r3, #6
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	041b      	lsls	r3, r3, #16
 800425a:	431a      	orrs	r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	061b      	lsls	r3, r3, #24
 8004262:	431a      	orrs	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	071b      	lsls	r3, r3, #28
 8004268:	493d      	ldr	r1, [pc, #244]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800426a:	4313      	orrs	r3, r2
 800426c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004270:	4b3b      	ldr	r3, [pc, #236]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004272:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004276:	f023 021f 	bic.w	r2, r3, #31
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427e:	3b01      	subs	r3, #1
 8004280:	4937      	ldr	r1, [pc, #220]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004282:	4313      	orrs	r3, r2
 8004284:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d01d      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004294:	4b32      	ldr	r3, [pc, #200]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004296:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800429a:	0e1b      	lsrs	r3, r3, #24
 800429c:	f003 030f 	and.w	r3, r3, #15
 80042a0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80042a2:	4b2f      	ldr	r3, [pc, #188]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80042a8:	0f1b      	lsrs	r3, r3, #28
 80042aa:	f003 0307 	and.w	r3, r3, #7
 80042ae:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	019a      	lsls	r2, r3, #6
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	041b      	lsls	r3, r3, #16
 80042bc:	431a      	orrs	r2, r3
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	061b      	lsls	r3, r3, #24
 80042c2:	431a      	orrs	r2, r3
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	071b      	lsls	r3, r3, #28
 80042c8:	4925      	ldr	r1, [pc, #148]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d011      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	019a      	lsls	r2, r3, #6
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	041b      	lsls	r3, r3, #16
 80042e8:	431a      	orrs	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	061b      	lsls	r3, r3, #24
 80042f0:	431a      	orrs	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	071b      	lsls	r3, r3, #28
 80042f8:	4919      	ldr	r1, [pc, #100]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004300:	4b17      	ldr	r3, [pc, #92]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a16      	ldr	r2, [pc, #88]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004306:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800430a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800430c:	f7fd fa94 	bl	8001838 <HAL_GetTick>
 8004310:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004312:	e008      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004314:	f7fd fa90 	bl	8001838 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b64      	cmp	r3, #100	; 0x64
 8004320:	d901      	bls.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e0d7      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004326:	4b0e      	ldr	r3, [pc, #56]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d0f0      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	2b01      	cmp	r3, #1
 8004336:	f040 80cd 	bne.w	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800433a:	4b09      	ldr	r3, [pc, #36]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a08      	ldr	r2, [pc, #32]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004340:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004344:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004346:	f7fd fa77 	bl	8001838 <HAL_GetTick>
 800434a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800434c:	e00a      	b.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800434e:	f7fd fa73 	bl	8001838 <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	2b64      	cmp	r3, #100	; 0x64
 800435a:	d903      	bls.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e0ba      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004360:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004364:	4b5e      	ldr	r3, [pc, #376]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800436c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004370:	d0ed      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004382:	2b00      	cmp	r3, #0
 8004384:	d009      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800438e:	2b00      	cmp	r3, #0
 8004390:	d02e      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004396:	2b00      	cmp	r3, #0
 8004398:	d12a      	bne.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800439a:	4b51      	ldr	r3, [pc, #324]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800439c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043a0:	0c1b      	lsrs	r3, r3, #16
 80043a2:	f003 0303 	and.w	r3, r3, #3
 80043a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80043a8:	4b4d      	ldr	r3, [pc, #308]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80043aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ae:	0f1b      	lsrs	r3, r3, #28
 80043b0:	f003 0307 	and.w	r3, r3, #7
 80043b4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	019a      	lsls	r2, r3, #6
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	041b      	lsls	r3, r3, #16
 80043c0:	431a      	orrs	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	061b      	lsls	r3, r3, #24
 80043c8:	431a      	orrs	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	071b      	lsls	r3, r3, #28
 80043ce:	4944      	ldr	r1, [pc, #272]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80043d6:	4b42      	ldr	r3, [pc, #264]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80043d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043dc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e4:	3b01      	subs	r3, #1
 80043e6:	021b      	lsls	r3, r3, #8
 80043e8:	493d      	ldr	r1, [pc, #244]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d022      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004400:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004404:	d11d      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004406:	4b36      	ldr	r3, [pc, #216]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800440c:	0e1b      	lsrs	r3, r3, #24
 800440e:	f003 030f 	and.w	r3, r3, #15
 8004412:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004414:	4b32      	ldr	r3, [pc, #200]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800441a:	0f1b      	lsrs	r3, r3, #28
 800441c:	f003 0307 	and.w	r3, r3, #7
 8004420:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	695b      	ldr	r3, [r3, #20]
 8004426:	019a      	lsls	r2, r3, #6
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a1b      	ldr	r3, [r3, #32]
 800442c:	041b      	lsls	r3, r3, #16
 800442e:	431a      	orrs	r2, r3
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	061b      	lsls	r3, r3, #24
 8004434:	431a      	orrs	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	071b      	lsls	r3, r3, #28
 800443a:	4929      	ldr	r1, [pc, #164]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800443c:	4313      	orrs	r3, r2
 800443e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0308 	and.w	r3, r3, #8
 800444a:	2b00      	cmp	r3, #0
 800444c:	d028      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800444e:	4b24      	ldr	r3, [pc, #144]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004450:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004454:	0e1b      	lsrs	r3, r3, #24
 8004456:	f003 030f 	and.w	r3, r3, #15
 800445a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800445c:	4b20      	ldr	r3, [pc, #128]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800445e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004462:	0c1b      	lsrs	r3, r3, #16
 8004464:	f003 0303 	and.w	r3, r3, #3
 8004468:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	019a      	lsls	r2, r3, #6
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	041b      	lsls	r3, r3, #16
 8004474:	431a      	orrs	r2, r3
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	061b      	lsls	r3, r3, #24
 800447a:	431a      	orrs	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	69db      	ldr	r3, [r3, #28]
 8004480:	071b      	lsls	r3, r3, #28
 8004482:	4917      	ldr	r1, [pc, #92]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004484:	4313      	orrs	r3, r2
 8004486:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800448a:	4b15      	ldr	r3, [pc, #84]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800448c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004490:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004498:	4911      	ldr	r1, [pc, #68]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800449a:	4313      	orrs	r3, r2
 800449c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80044a0:	4b0f      	ldr	r3, [pc, #60]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a0e      	ldr	r2, [pc, #56]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044ac:	f7fd f9c4 	bl	8001838 <HAL_GetTick>
 80044b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80044b2:	e008      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80044b4:	f7fd f9c0 	bl	8001838 <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b64      	cmp	r3, #100	; 0x64
 80044c0:	d901      	bls.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e007      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80044c6:	4b06      	ldr	r3, [pc, #24]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80044ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80044d2:	d1ef      	bne.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3720      	adds	r7, #32
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	40023800 	.word	0x40023800

080044e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e09d      	b.n	8004632 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d108      	bne.n	8004510 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004506:	d009      	beq.n	800451c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2200      	movs	r2, #0
 800450c:	61da      	str	r2, [r3, #28]
 800450e:	e005      	b.n	800451c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d106      	bne.n	800453c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7fc ff44 	bl	80013c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004552:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800455c:	d902      	bls.n	8004564 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800455e:	2300      	movs	r3, #0
 8004560:	60fb      	str	r3, [r7, #12]
 8004562:	e002      	b.n	800456a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004564:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004568:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004572:	d007      	beq.n	8004584 <HAL_SPI_Init+0xa0>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800457c:	d002      	beq.n	8004584 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004594:	431a      	orrs	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	431a      	orrs	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	695b      	ldr	r3, [r3, #20]
 80045a4:	f003 0301 	and.w	r3, r3, #1
 80045a8:	431a      	orrs	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045b2:	431a      	orrs	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	69db      	ldr	r3, [r3, #28]
 80045b8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80045bc:	431a      	orrs	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045c6:	ea42 0103 	orr.w	r1, r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ce:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	430a      	orrs	r2, r1
 80045d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	0c1b      	lsrs	r3, r3, #16
 80045e0:	f003 0204 	and.w	r2, r3, #4
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e8:	f003 0310 	and.w	r3, r3, #16
 80045ec:	431a      	orrs	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045f2:	f003 0308 	and.w	r3, r3, #8
 80045f6:	431a      	orrs	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004600:	ea42 0103 	orr.w	r1, r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	430a      	orrs	r2, r1
 8004610:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	69da      	ldr	r2, [r3, #28]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004620:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b088      	sub	sp, #32
 800463e:	af00      	add	r7, sp, #0
 8004640:	60f8      	str	r0, [r7, #12]
 8004642:	60b9      	str	r1, [r7, #8]
 8004644:	603b      	str	r3, [r7, #0]
 8004646:	4613      	mov	r3, r2
 8004648:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800464a:	2300      	movs	r3, #0
 800464c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004654:	2b01      	cmp	r3, #1
 8004656:	d101      	bne.n	800465c <HAL_SPI_Transmit+0x22>
 8004658:	2302      	movs	r3, #2
 800465a:	e158      	b.n	800490e <HAL_SPI_Transmit+0x2d4>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004664:	f7fd f8e8 	bl	8001838 <HAL_GetTick>
 8004668:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800466a:	88fb      	ldrh	r3, [r7, #6]
 800466c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b01      	cmp	r3, #1
 8004678:	d002      	beq.n	8004680 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800467a:	2302      	movs	r3, #2
 800467c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800467e:	e13d      	b.n	80048fc <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d002      	beq.n	800468c <HAL_SPI_Transmit+0x52>
 8004686:	88fb      	ldrh	r3, [r7, #6]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d102      	bne.n	8004692 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004690:	e134      	b.n	80048fc <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2203      	movs	r2, #3
 8004696:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2200      	movs	r2, #0
 800469e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	68ba      	ldr	r2, [r7, #8]
 80046a4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	88fa      	ldrh	r2, [r7, #6]
 80046aa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	88fa      	ldrh	r2, [r7, #6]
 80046b0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046dc:	d10f      	bne.n	80046fe <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004708:	2b40      	cmp	r3, #64	; 0x40
 800470a:	d007      	beq.n	800471c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800471a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004724:	d94b      	bls.n	80047be <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d002      	beq.n	8004734 <HAL_SPI_Transmit+0xfa>
 800472e:	8afb      	ldrh	r3, [r7, #22]
 8004730:	2b01      	cmp	r3, #1
 8004732:	d13e      	bne.n	80047b2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004738:	881a      	ldrh	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004744:	1c9a      	adds	r2, r3, #2
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800474e:	b29b      	uxth	r3, r3
 8004750:	3b01      	subs	r3, #1
 8004752:	b29a      	uxth	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004758:	e02b      	b.n	80047b2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f003 0302 	and.w	r3, r3, #2
 8004764:	2b02      	cmp	r3, #2
 8004766:	d112      	bne.n	800478e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476c:	881a      	ldrh	r2, [r3, #0]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004778:	1c9a      	adds	r2, r3, #2
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004782:	b29b      	uxth	r3, r3
 8004784:	3b01      	subs	r3, #1
 8004786:	b29a      	uxth	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800478c:	e011      	b.n	80047b2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800478e:	f7fd f853 	bl	8001838 <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	683a      	ldr	r2, [r7, #0]
 800479a:	429a      	cmp	r2, r3
 800479c:	d803      	bhi.n	80047a6 <HAL_SPI_Transmit+0x16c>
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047a4:	d102      	bne.n	80047ac <HAL_SPI_Transmit+0x172>
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d102      	bne.n	80047b2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80047b0:	e0a4      	b.n	80048fc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d1ce      	bne.n	800475a <HAL_SPI_Transmit+0x120>
 80047bc:	e07c      	b.n	80048b8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d002      	beq.n	80047cc <HAL_SPI_Transmit+0x192>
 80047c6:	8afb      	ldrh	r3, [r7, #22]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d170      	bne.n	80048ae <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d912      	bls.n	80047fc <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047da:	881a      	ldrh	r2, [r3, #0]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e6:	1c9a      	adds	r2, r3, #2
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	3b02      	subs	r3, #2
 80047f4:	b29a      	uxth	r2, r3
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047fa:	e058      	b.n	80048ae <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	330c      	adds	r3, #12
 8004806:	7812      	ldrb	r2, [r2, #0]
 8004808:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800480e:	1c5a      	adds	r2, r3, #1
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004818:	b29b      	uxth	r3, r3
 800481a:	3b01      	subs	r3, #1
 800481c:	b29a      	uxth	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004822:	e044      	b.n	80048ae <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b02      	cmp	r3, #2
 8004830:	d12b      	bne.n	800488a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004836:	b29b      	uxth	r3, r3
 8004838:	2b01      	cmp	r3, #1
 800483a:	d912      	bls.n	8004862 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004840:	881a      	ldrh	r2, [r3, #0]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800484c:	1c9a      	adds	r2, r3, #2
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004856:	b29b      	uxth	r3, r3
 8004858:	3b02      	subs	r3, #2
 800485a:	b29a      	uxth	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004860:	e025      	b.n	80048ae <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	330c      	adds	r3, #12
 800486c:	7812      	ldrb	r2, [r2, #0]
 800486e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004874:	1c5a      	adds	r2, r3, #1
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800487e:	b29b      	uxth	r3, r3
 8004880:	3b01      	subs	r3, #1
 8004882:	b29a      	uxth	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004888:	e011      	b.n	80048ae <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800488a:	f7fc ffd5 	bl	8001838 <HAL_GetTick>
 800488e:	4602      	mov	r2, r0
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	429a      	cmp	r2, r3
 8004898:	d803      	bhi.n	80048a2 <HAL_SPI_Transmit+0x268>
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048a0:	d102      	bne.n	80048a8 <HAL_SPI_Transmit+0x26e>
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d102      	bne.n	80048ae <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80048ac:	e026      	b.n	80048fc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1b5      	bne.n	8004824 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048b8:	69ba      	ldr	r2, [r7, #24]
 80048ba:	6839      	ldr	r1, [r7, #0]
 80048bc:	68f8      	ldr	r0, [r7, #12]
 80048be:	f000 fd9b 	bl	80053f8 <SPI_EndRxTxTransaction>
 80048c2:	4603      	mov	r3, r0
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d002      	beq.n	80048ce <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2220      	movs	r2, #32
 80048cc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10a      	bne.n	80048ec <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048d6:	2300      	movs	r3, #0
 80048d8:	613b      	str	r3, [r7, #16]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	613b      	str	r3, [r7, #16]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	613b      	str	r3, [r7, #16]
 80048ea:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d002      	beq.n	80048fa <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	77fb      	strb	r3, [r7, #31]
 80048f8:	e000      	b.n	80048fc <HAL_SPI_Transmit+0x2c2>
  }

error:
 80048fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800490c:	7ffb      	ldrb	r3, [r7, #31]
}
 800490e:	4618      	mov	r0, r3
 8004910:	3720      	adds	r7, #32
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
	...

08004918 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b086      	sub	sp, #24
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	4613      	mov	r3, r2
 8004924:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004926:	2300      	movs	r3, #0
 8004928:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d110      	bne.n	8004954 <HAL_SPI_Receive_IT+0x3c>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800493a:	d10b      	bne.n	8004954 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2204      	movs	r2, #4
 8004940:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8004944:	88fb      	ldrh	r3, [r7, #6]
 8004946:	68ba      	ldr	r2, [r7, #8]
 8004948:	68b9      	ldr	r1, [r7, #8]
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f000 f894 	bl	8004a78 <HAL_SPI_TransmitReceive_IT>
 8004950:	4603      	mov	r3, r0
 8004952:	e089      	b.n	8004a68 <HAL_SPI_Receive_IT+0x150>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800495a:	2b01      	cmp	r3, #1
 800495c:	d101      	bne.n	8004962 <HAL_SPI_Receive_IT+0x4a>
 800495e:	2302      	movs	r3, #2
 8004960:	e082      	b.n	8004a68 <HAL_SPI_Receive_IT+0x150>
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b01      	cmp	r3, #1
 8004974:	d002      	beq.n	800497c <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8004976:	2302      	movs	r3, #2
 8004978:	75fb      	strb	r3, [r7, #23]
    goto error;
 800497a:	e070      	b.n	8004a5e <HAL_SPI_Receive_IT+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d002      	beq.n	8004988 <HAL_SPI_Receive_IT+0x70>
 8004982:	88fb      	ldrh	r3, [r7, #6]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d102      	bne.n	800498e <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800498c:	e067      	b.n	8004a5e <HAL_SPI_Receive_IT+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2204      	movs	r2, #4
 8004992:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2200      	movs	r2, #0
 800499a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	68ba      	ldr	r2, [r7, #8]
 80049a0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	88fa      	ldrh	r2, [r7, #6]
 80049a6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	88fa      	ldrh	r2, [r7, #6]
 80049ae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2200      	movs	r2, #0
 80049bc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2200      	movs	r2, #0
 80049c8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80049d2:	d90b      	bls.n	80049ec <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685a      	ldr	r2, [r3, #4]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80049e2:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	4a22      	ldr	r2, [pc, #136]	; (8004a70 <HAL_SPI_Receive_IT+0x158>)
 80049e8:	64da      	str	r2, [r3, #76]	; 0x4c
 80049ea:	e00a      	b.n	8004a02 <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	685a      	ldr	r2, [r3, #4]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80049fa:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	4a1d      	ldr	r2, [pc, #116]	; (8004a74 <HAL_SPI_Receive_IT+0x15c>)
 8004a00:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a0a:	d10f      	bne.n	8004a2c <HAL_SPI_Receive_IT+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a1a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a2a:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8004a3a:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a46:	2b40      	cmp	r3, #64	; 0x40
 8004a48:	d008      	beq.n	8004a5c <HAL_SPI_Receive_IT+0x144>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a58:	601a      	str	r2, [r3, #0]
 8004a5a:	e000      	b.n	8004a5e <HAL_SPI_Receive_IT+0x146>
  }

error :
 8004a5c:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004a66:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	08005079 	.word	0x08005079
 8004a74:	08005029 	.word	0x08005029

08004a78 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
 8004a84:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004a86:	2300      	movs	r3, #0
 8004a88:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d101      	bne.n	8004a98 <HAL_SPI_TransmitReceive_IT+0x20>
 8004a94:	2302      	movs	r3, #2
 8004a96:	e091      	b.n	8004bbc <HAL_SPI_TransmitReceive_IT+0x144>
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004aa6:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004aae:	7dbb      	ldrb	r3, [r7, #22]
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d00d      	beq.n	8004ad0 <HAL_SPI_TransmitReceive_IT+0x58>
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004aba:	d106      	bne.n	8004aca <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d102      	bne.n	8004aca <HAL_SPI_TransmitReceive_IT+0x52>
 8004ac4:	7dbb      	ldrb	r3, [r7, #22]
 8004ac6:	2b04      	cmp	r3, #4
 8004ac8:	d002      	beq.n	8004ad0 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8004aca:	2302      	movs	r3, #2
 8004acc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ace:	e070      	b.n	8004bb2 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d005      	beq.n	8004ae2 <HAL_SPI_TransmitReceive_IT+0x6a>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d002      	beq.n	8004ae2 <HAL_SPI_TransmitReceive_IT+0x6a>
 8004adc:	887b      	ldrh	r3, [r7, #2]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d102      	bne.n	8004ae8 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004ae6:	e064      	b.n	8004bb2 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b04      	cmp	r3, #4
 8004af2:	d003      	beq.n	8004afc <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2205      	movs	r2, #5
 8004af8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	887a      	ldrh	r2, [r7, #2]
 8004b0c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	887a      	ldrh	r2, [r7, #2]
 8004b12:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	887a      	ldrh	r2, [r7, #2]
 8004b1e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	887a      	ldrh	r2, [r7, #2]
 8004b26:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b32:	d906      	bls.n	8004b42 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4a24      	ldr	r2, [pc, #144]	; (8004bc8 <HAL_SPI_TransmitReceive_IT+0x150>)
 8004b38:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	4a23      	ldr	r2, [pc, #140]	; (8004bcc <HAL_SPI_TransmitReceive_IT+0x154>)
 8004b3e:	651a      	str	r2, [r3, #80]	; 0x50
 8004b40:	e005      	b.n	8004b4e <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	4a22      	ldr	r2, [pc, #136]	; (8004bd0 <HAL_SPI_TransmitReceive_IT+0x158>)
 8004b46:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	4a22      	ldr	r2, [pc, #136]	; (8004bd4 <HAL_SPI_TransmitReceive_IT+0x15c>)
 8004b4c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b56:	d802      	bhi.n	8004b5e <HAL_SPI_TransmitReceive_IT+0xe6>
 8004b58:	887b      	ldrh	r3, [r7, #2]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d908      	bls.n	8004b70 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	685a      	ldr	r2, [r3, #4]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004b6c:	605a      	str	r2, [r3, #4]
 8004b6e:	e007      	b.n	8004b80 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	685a      	ldr	r2, [r3, #4]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004b7e:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	685a      	ldr	r2, [r3, #4]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8004b8e:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b9a:	2b40      	cmp	r3, #64	; 0x40
 8004b9c:	d008      	beq.n	8004bb0 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004bac:	601a      	str	r2, [r3, #0]
 8004bae:	e000      	b.n	8004bb2 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 8004bb0:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004bba:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	371c      	adds	r7, #28
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc6:	4770      	bx	lr
 8004bc8:	08004f63 	.word	0x08004f63
 8004bcc:	08004fc9 	.word	0x08004fc9
 8004bd0:	08004e13 	.word	0x08004e13
 8004bd4:	08004ed1 	.word	0x08004ed1

08004bd8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b088      	sub	sp, #32
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004bf0:	69bb      	ldr	r3, [r7, #24]
 8004bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d10e      	bne.n	8004c18 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d009      	beq.n	8004c18 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d004      	beq.n	8004c18 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	4798      	blx	r3
    return;
 8004c16:	e0ce      	b.n	8004db6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004c18:	69bb      	ldr	r3, [r7, #24]
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d009      	beq.n	8004c36 <HAL_SPI_IRQHandler+0x5e>
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d004      	beq.n	8004c36 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	4798      	blx	r3
    return;
 8004c34:	e0bf      	b.n	8004db6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	f003 0320 	and.w	r3, r3, #32
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d10a      	bne.n	8004c56 <HAL_SPI_IRQHandler+0x7e>
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d105      	bne.n	8004c56 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 80b0 	beq.w	8004db6 <HAL_SPI_IRQHandler+0x1de>
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	f003 0320 	and.w	r3, r3, #32
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f000 80aa 	beq.w	8004db6 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d023      	beq.n	8004cb4 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	2b03      	cmp	r3, #3
 8004c76:	d011      	beq.n	8004c9c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c7c:	f043 0204 	orr.w	r2, r3, #4
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c84:	2300      	movs	r3, #0
 8004c86:	617b      	str	r3, [r7, #20]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	617b      	str	r3, [r7, #20]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	617b      	str	r3, [r7, #20]
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	e00b      	b.n	8004cb4 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	613b      	str	r3, [r7, #16]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	613b      	str	r3, [r7, #16]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	613b      	str	r3, [r7, #16]
 8004cb0:	693b      	ldr	r3, [r7, #16]
        return;
 8004cb2:	e080      	b.n	8004db6 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004cb4:	69bb      	ldr	r3, [r7, #24]
 8004cb6:	f003 0320 	and.w	r3, r3, #32
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d014      	beq.n	8004ce8 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cc2:	f043 0201 	orr.w	r2, r3, #1
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004cca:	2300      	movs	r3, #0
 8004ccc:	60fb      	str	r3, [r7, #12]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	60fb      	str	r3, [r7, #12]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ce4:	601a      	str	r2, [r3, #0]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00c      	beq.n	8004d0c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cf6:	f043 0208 	orr.w	r2, r3, #8
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004cfe:	2300      	movs	r3, #0
 8004d00:	60bb      	str	r3, [r7, #8]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	60bb      	str	r3, [r7, #8]
 8004d0a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d04f      	beq.n	8004db4 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	685a      	ldr	r2, [r3, #4]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d22:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d104      	bne.n	8004d40 <HAL_SPI_IRQHandler+0x168>
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	f003 0301 	and.w	r3, r3, #1
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d034      	beq.n	8004daa <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f022 0203 	bic.w	r2, r2, #3
 8004d4e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d011      	beq.n	8004d7c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d5c:	4a17      	ldr	r2, [pc, #92]	; (8004dbc <HAL_SPI_IRQHandler+0x1e4>)
 8004d5e:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7fc ff18 	bl	8001b9a <HAL_DMA_Abort_IT>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d005      	beq.n	8004d7c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d74:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d016      	beq.n	8004db2 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d88:	4a0c      	ldr	r2, [pc, #48]	; (8004dbc <HAL_SPI_IRQHandler+0x1e4>)
 8004d8a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7fc ff02 	bl	8001b9a <HAL_DMA_Abort_IT>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d00a      	beq.n	8004db2 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004da0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8004da8:	e003      	b.n	8004db2 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f000 f812 	bl	8004dd4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004db0:	e000      	b.n	8004db4 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8004db2:	bf00      	nop
    return;
 8004db4:	bf00      	nop
  }
}
 8004db6:	3720      	adds	r7, #32
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	08004de9 	.word	0x08004de9

08004dc0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8004dc8:	bf00      	nop
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004ddc:	bf00      	nop
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f7ff ffe5 	bl	8004dd4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004e0a:	bf00      	nop
 8004e0c:	3710      	adds	r7, #16
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}

08004e12 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004e12:	b580      	push	{r7, lr}
 8004e14:	b082      	sub	sp, #8
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d923      	bls.n	8004e6e <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68da      	ldr	r2, [r3, #12]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e30:	b292      	uxth	r2, r2
 8004e32:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e38:	1c9a      	adds	r2, r3, #2
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	3b02      	subs	r3, #2
 8004e48:	b29a      	uxth	r2, r3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d11f      	bne.n	8004e9c <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685a      	ldr	r2, [r3, #4]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004e6a:	605a      	str	r2, [r3, #4]
 8004e6c:	e016      	b.n	8004e9c <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f103 020c 	add.w	r2, r3, #12
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7a:	7812      	ldrb	r2, [r2, #0]
 8004e7c:	b2d2      	uxtb	r2, r2
 8004e7e:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e84:	1c5a      	adds	r2, r3, #1
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	3b01      	subs	r3, #1
 8004e94:	b29a      	uxth	r2, r3
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d10f      	bne.n	8004ec8 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	685a      	ldr	r2, [r3, #4]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004eb6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d102      	bne.n	8004ec8 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 fb02 	bl	80054cc <SPI_CloseRxTx_ISR>
    }
  }
}
 8004ec8:	bf00      	nop
 8004eca:	3708      	adds	r7, #8
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b082      	sub	sp, #8
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d912      	bls.n	8004f08 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee6:	881a      	ldrh	r2, [r3, #0]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef2:	1c9a      	adds	r2, r3, #2
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	3b02      	subs	r3, #2
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f06:	e012      	b.n	8004f2e <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	330c      	adds	r3, #12
 8004f12:	7812      	ldrb	r2, [r2, #0]
 8004f14:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f1a:	1c5a      	adds	r2, r3, #1
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d110      	bne.n	8004f5a <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	685a      	ldr	r2, [r3, #4]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f46:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d102      	bne.n	8004f5a <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f000 fab9 	bl	80054cc <SPI_CloseRxTx_ISR>
    }
  }
}
 8004f5a:	bf00      	nop
 8004f5c:	3708      	adds	r7, #8
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}

08004f62 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004f62:	b580      	push	{r7, lr}
 8004f64:	b082      	sub	sp, #8
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68da      	ldr	r2, [r3, #12]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f74:	b292      	uxth	r2, r2
 8004f76:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7c:	1c9a      	adds	r2, r3, #2
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	b29a      	uxth	r2, r3
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d10f      	bne.n	8004fc0 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	685a      	ldr	r2, [r3, #4]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fae:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d102      	bne.n	8004fc0 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f000 fa86 	bl	80054cc <SPI_CloseRxTx_ISR>
    }
  }
}
 8004fc0:	bf00      	nop
 8004fc2:	3708      	adds	r7, #8
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b082      	sub	sp, #8
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd4:	881a      	ldrh	r2, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe0:	1c9a      	adds	r2, r3, #2
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	3b01      	subs	r3, #1
 8004fee:	b29a      	uxth	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d110      	bne.n	8005020 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	685a      	ldr	r2, [r3, #4]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800500c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005014:	b29b      	uxth	r3, r3
 8005016:	2b00      	cmp	r3, #0
 8005018:	d102      	bne.n	8005020 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 fa56 	bl	80054cc <SPI_CloseRxTx_ISR>
    }
  }
}
 8005020:	bf00      	nop
 8005022:	3708      	adds	r7, #8
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b082      	sub	sp, #8
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f103 020c 	add.w	r2, r3, #12
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503c:	7812      	ldrb	r2, [r2, #0]
 800503e:	b2d2      	uxtb	r2, r2
 8005040:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005046:	1c5a      	adds	r2, r3, #1
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005052:	b29b      	uxth	r3, r3
 8005054:	3b01      	subs	r3, #1
 8005056:	b29a      	uxth	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005064:	b29b      	uxth	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d102      	bne.n	8005070 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 fa70 	bl	8005550 <SPI_CloseRx_ISR>
  }
}
 8005070:	bf00      	nop
 8005072:	3708      	adds	r7, #8
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}

08005078 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b082      	sub	sp, #8
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68da      	ldr	r2, [r3, #12]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508a:	b292      	uxth	r2, r2
 800508c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005092:	1c9a      	adds	r2, r3, #2
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800509e:	b29b      	uxth	r3, r3
 80050a0:	3b01      	subs	r3, #1
 80050a2:	b29a      	uxth	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d102      	bne.n	80050bc <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 fa4a 	bl	8005550 <SPI_CloseRx_ISR>
  }
}
 80050bc:	bf00      	nop
 80050be:	3708      	adds	r7, #8
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b088      	sub	sp, #32
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	603b      	str	r3, [r7, #0]
 80050d0:	4613      	mov	r3, r2
 80050d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80050d4:	f7fc fbb0 	bl	8001838 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050dc:	1a9b      	subs	r3, r3, r2
 80050de:	683a      	ldr	r2, [r7, #0]
 80050e0:	4413      	add	r3, r2
 80050e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80050e4:	f7fc fba8 	bl	8001838 <HAL_GetTick>
 80050e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80050ea:	4b39      	ldr	r3, [pc, #228]	; (80051d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	015b      	lsls	r3, r3, #5
 80050f0:	0d1b      	lsrs	r3, r3, #20
 80050f2:	69fa      	ldr	r2, [r7, #28]
 80050f4:	fb02 f303 	mul.w	r3, r2, r3
 80050f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050fa:	e054      	b.n	80051a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005102:	d050      	beq.n	80051a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005104:	f7fc fb98 	bl	8001838 <HAL_GetTick>
 8005108:	4602      	mov	r2, r0
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	1ad3      	subs	r3, r2, r3
 800510e:	69fa      	ldr	r2, [r7, #28]
 8005110:	429a      	cmp	r2, r3
 8005112:	d902      	bls.n	800511a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d13d      	bne.n	8005196 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	685a      	ldr	r2, [r3, #4]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005128:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005132:	d111      	bne.n	8005158 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800513c:	d004      	beq.n	8005148 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005146:	d107      	bne.n	8005158 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005156:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800515c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005160:	d10f      	bne.n	8005182 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005170:	601a      	str	r2, [r3, #0]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005180:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2201      	movs	r2, #1
 8005186:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e017      	b.n	80051c6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800519c:	2300      	movs	r3, #0
 800519e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	3b01      	subs	r3, #1
 80051a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	689a      	ldr	r2, [r3, #8]
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	4013      	ands	r3, r2
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	429a      	cmp	r2, r3
 80051b4:	bf0c      	ite	eq
 80051b6:	2301      	moveq	r3, #1
 80051b8:	2300      	movne	r3, #0
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	461a      	mov	r2, r3
 80051be:	79fb      	ldrb	r3, [r7, #7]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d19b      	bne.n	80050fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3720      	adds	r7, #32
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	20000014 	.word	0x20000014

080051d4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b08a      	sub	sp, #40	; 0x28
 80051d8:	af00      	add	r7, sp, #0
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	60b9      	str	r1, [r7, #8]
 80051de:	607a      	str	r2, [r7, #4]
 80051e0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80051e2:	2300      	movs	r3, #0
 80051e4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80051e6:	f7fc fb27 	bl	8001838 <HAL_GetTick>
 80051ea:	4602      	mov	r2, r0
 80051ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ee:	1a9b      	subs	r3, r3, r2
 80051f0:	683a      	ldr	r2, [r7, #0]
 80051f2:	4413      	add	r3, r2
 80051f4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80051f6:	f7fc fb1f 	bl	8001838 <HAL_GetTick>
 80051fa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	330c      	adds	r3, #12
 8005202:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005204:	4b3d      	ldr	r3, [pc, #244]	; (80052fc <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	4613      	mov	r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	4413      	add	r3, r2
 800520e:	00da      	lsls	r2, r3, #3
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	0d1b      	lsrs	r3, r3, #20
 8005214:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005216:	fb02 f303 	mul.w	r3, r2, r3
 800521a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800521c:	e060      	b.n	80052e0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005224:	d107      	bne.n	8005236 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d104      	bne.n	8005236 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	b2db      	uxtb	r3, r3
 8005232:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005234:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800523c:	d050      	beq.n	80052e0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800523e:	f7fc fafb 	bl	8001838 <HAL_GetTick>
 8005242:	4602      	mov	r2, r0
 8005244:	6a3b      	ldr	r3, [r7, #32]
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800524a:	429a      	cmp	r2, r3
 800524c:	d902      	bls.n	8005254 <SPI_WaitFifoStateUntilTimeout+0x80>
 800524e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005250:	2b00      	cmp	r3, #0
 8005252:	d13d      	bne.n	80052d0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	685a      	ldr	r2, [r3, #4]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005262:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800526c:	d111      	bne.n	8005292 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005276:	d004      	beq.n	8005282 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005280:	d107      	bne.n	8005292 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005290:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005296:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800529a:	d10f      	bne.n	80052bc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052aa:	601a      	str	r2, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052ba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80052cc:	2303      	movs	r3, #3
 80052ce:	e010      	b.n	80052f2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80052d6:	2300      	movs	r3, #0
 80052d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	3b01      	subs	r3, #1
 80052de:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	689a      	ldr	r2, [r3, #8]
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	4013      	ands	r3, r2
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d196      	bne.n	800521e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3728      	adds	r7, #40	; 0x28
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	20000014 	.word	0x20000014

08005300 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b088      	sub	sp, #32
 8005304:	af02      	add	r7, sp, #8
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	60b9      	str	r1, [r7, #8]
 800530a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005314:	d111      	bne.n	800533a <SPI_EndRxTransaction+0x3a>
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800531e:	d004      	beq.n	800532a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005328:	d107      	bne.n	800533a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005338:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005342:	d112      	bne.n	800536a <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	9300      	str	r3, [sp, #0]
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	2200      	movs	r2, #0
 800534c:	2180      	movs	r1, #128	; 0x80
 800534e:	68f8      	ldr	r0, [r7, #12]
 8005350:	f7ff feb8 	bl	80050c4 <SPI_WaitFlagStateUntilTimeout>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d021      	beq.n	800539e <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800535e:	f043 0220 	orr.w	r2, r3, #32
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005366:	2303      	movs	r3, #3
 8005368:	e03d      	b.n	80053e6 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in µs */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800536a:	4b21      	ldr	r3, [pc, #132]	; (80053f0 <SPI_EndRxTransaction+0xf0>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a21      	ldr	r2, [pc, #132]	; (80053f4 <SPI_EndRxTransaction+0xf4>)
 8005370:	fba2 2303 	umull	r2, r3, r2, r3
 8005374:	0d5b      	lsrs	r3, r3, #21
 8005376:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800537a:	fb02 f303 	mul.w	r3, r2, r3
 800537e:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d00a      	beq.n	800539c <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	3b01      	subs	r3, #1
 800538a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005396:	2b80      	cmp	r3, #128	; 0x80
 8005398:	d0f2      	beq.n	8005380 <SPI_EndRxTransaction+0x80>
 800539a:	e000      	b.n	800539e <SPI_EndRxTransaction+0x9e>
        break;
 800539c:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053a6:	d11d      	bne.n	80053e4 <SPI_EndRxTransaction+0xe4>
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053b0:	d004      	beq.n	80053bc <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053ba:	d113      	bne.n	80053e4 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	9300      	str	r3, [sp, #0]
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80053c8:	68f8      	ldr	r0, [r7, #12]
 80053ca:	f7ff ff03 	bl	80051d4 <SPI_WaitFifoStateUntilTimeout>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d007      	beq.n	80053e4 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053d8:	f043 0220 	orr.w	r2, r3, #32
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80053e0:	2303      	movs	r3, #3
 80053e2:	e000      	b.n	80053e6 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 80053e4:	2300      	movs	r3, #0
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3718      	adds	r7, #24
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	20000014 	.word	0x20000014
 80053f4:	165e9f81 	.word	0x165e9f81

080053f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b088      	sub	sp, #32
 80053fc:	af02      	add	r7, sp, #8
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	9300      	str	r3, [sp, #0]
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	2200      	movs	r2, #0
 800540c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005410:	68f8      	ldr	r0, [r7, #12]
 8005412:	f7ff fedf 	bl	80051d4 <SPI_WaitFifoStateUntilTimeout>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d007      	beq.n	800542c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005420:	f043 0220 	orr.w	r2, r3, #32
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e046      	b.n	80054ba <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800542c:	4b25      	ldr	r3, [pc, #148]	; (80054c4 <SPI_EndRxTxTransaction+0xcc>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a25      	ldr	r2, [pc, #148]	; (80054c8 <SPI_EndRxTxTransaction+0xd0>)
 8005432:	fba2 2303 	umull	r2, r3, r2, r3
 8005436:	0d5b      	lsrs	r3, r3, #21
 8005438:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800543c:	fb02 f303 	mul.w	r3, r2, r3
 8005440:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800544a:	d112      	bne.n	8005472 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	2200      	movs	r2, #0
 8005454:	2180      	movs	r1, #128	; 0x80
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f7ff fe34 	bl	80050c4 <SPI_WaitFlagStateUntilTimeout>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d016      	beq.n	8005490 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005466:	f043 0220 	orr.w	r2, r3, #32
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e023      	b.n	80054ba <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d00a      	beq.n	800548e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	3b01      	subs	r3, #1
 800547c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005488:	2b80      	cmp	r3, #128	; 0x80
 800548a:	d0f2      	beq.n	8005472 <SPI_EndRxTxTransaction+0x7a>
 800548c:	e000      	b.n	8005490 <SPI_EndRxTxTransaction+0x98>
        break;
 800548e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	9300      	str	r3, [sp, #0]
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2200      	movs	r2, #0
 8005498:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800549c:	68f8      	ldr	r0, [r7, #12]
 800549e:	f7ff fe99 	bl	80051d4 <SPI_WaitFifoStateUntilTimeout>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d007      	beq.n	80054b8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054ac:	f043 0220 	orr.w	r2, r3, #32
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e000      	b.n	80054ba <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3718      	adds	r7, #24
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	20000014 	.word	0x20000014
 80054c8:	165e9f81 	.word	0x165e9f81

080054cc <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80054d4:	f7fc f9b0 	bl	8001838 <HAL_GetTick>
 80054d8:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	685a      	ldr	r2, [r3, #4]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f022 0220 	bic.w	r2, r2, #32
 80054e8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	2164      	movs	r1, #100	; 0x64
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f7ff ff82 	bl	80053f8 <SPI_EndRxTxTransaction>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d005      	beq.n	8005506 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054fe:	f043 0220 	orr.w	r2, r3, #32
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800550a:	2b00      	cmp	r3, #0
 800550c:	d115      	bne.n	800553a <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b04      	cmp	r3, #4
 8005518:	d107      	bne.n	800552a <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f7fb fdcc 	bl	80010c0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8005528:	e00e      	b.n	8005548 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2201      	movs	r2, #1
 800552e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f7ff fc44 	bl	8004dc0 <HAL_SPI_TxRxCpltCallback>
}
 8005538:	e006      	b.n	8005548 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2201      	movs	r2, #1
 800553e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f7ff fc46 	bl	8004dd4 <HAL_SPI_ErrorCallback>
}
 8005548:	bf00      	nop
 800554a:	3710      	adds	r7, #16
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	685a      	ldr	r2, [r3, #4]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005566:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8005568:	f7fc f966 	bl	8001838 <HAL_GetTick>
 800556c:	4603      	mov	r3, r0
 800556e:	461a      	mov	r2, r3
 8005570:	2164      	movs	r1, #100	; 0x64
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f7ff fec4 	bl	8005300 <SPI_EndRxTransaction>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d005      	beq.n	800558a <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005582:	f043 0220 	orr.w	r2, r3, #32
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005596:	2b00      	cmp	r3, #0
 8005598:	d103      	bne.n	80055a2 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f7fb fd90 	bl	80010c0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80055a0:	e002      	b.n	80055a8 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7ff fc16 	bl	8004dd4 <HAL_SPI_ErrorCallback>
}
 80055a8:	bf00      	nop
 80055aa:	3708      	adds	r7, #8
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b082      	sub	sp, #8
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d101      	bne.n	80055c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e049      	b.n	8005656 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d106      	bne.n	80055dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7fb ff40 	bl	800145c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2202      	movs	r2, #2
 80055e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	3304      	adds	r3, #4
 80055ec:	4619      	mov	r1, r3
 80055ee:	4610      	mov	r0, r2
 80055f0:	f000 f9f6 	bl	80059e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	3708      	adds	r7, #8
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
	...

08005660 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005660:	b480      	push	{r7}
 8005662:	b085      	sub	sp, #20
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b01      	cmp	r3, #1
 8005672:	d001      	beq.n	8005678 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e054      	b.n	8005722 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2202      	movs	r2, #2
 800567c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68da      	ldr	r2, [r3, #12]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f042 0201 	orr.w	r2, r2, #1
 800568e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a26      	ldr	r2, [pc, #152]	; (8005730 <HAL_TIM_Base_Start_IT+0xd0>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d022      	beq.n	80056e0 <HAL_TIM_Base_Start_IT+0x80>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056a2:	d01d      	beq.n	80056e0 <HAL_TIM_Base_Start_IT+0x80>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a22      	ldr	r2, [pc, #136]	; (8005734 <HAL_TIM_Base_Start_IT+0xd4>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d018      	beq.n	80056e0 <HAL_TIM_Base_Start_IT+0x80>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a21      	ldr	r2, [pc, #132]	; (8005738 <HAL_TIM_Base_Start_IT+0xd8>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d013      	beq.n	80056e0 <HAL_TIM_Base_Start_IT+0x80>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a1f      	ldr	r2, [pc, #124]	; (800573c <HAL_TIM_Base_Start_IT+0xdc>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d00e      	beq.n	80056e0 <HAL_TIM_Base_Start_IT+0x80>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a1e      	ldr	r2, [pc, #120]	; (8005740 <HAL_TIM_Base_Start_IT+0xe0>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d009      	beq.n	80056e0 <HAL_TIM_Base_Start_IT+0x80>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a1c      	ldr	r2, [pc, #112]	; (8005744 <HAL_TIM_Base_Start_IT+0xe4>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d004      	beq.n	80056e0 <HAL_TIM_Base_Start_IT+0x80>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a1b      	ldr	r2, [pc, #108]	; (8005748 <HAL_TIM_Base_Start_IT+0xe8>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d115      	bne.n	800570c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	689a      	ldr	r2, [r3, #8]
 80056e6:	4b19      	ldr	r3, [pc, #100]	; (800574c <HAL_TIM_Base_Start_IT+0xec>)
 80056e8:	4013      	ands	r3, r2
 80056ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2b06      	cmp	r3, #6
 80056f0:	d015      	beq.n	800571e <HAL_TIM_Base_Start_IT+0xbe>
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056f8:	d011      	beq.n	800571e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f042 0201 	orr.w	r2, r2, #1
 8005708:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800570a:	e008      	b.n	800571e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f042 0201 	orr.w	r2, r2, #1
 800571a:	601a      	str	r2, [r3, #0]
 800571c:	e000      	b.n	8005720 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800571e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005720:	2300      	movs	r3, #0
}
 8005722:	4618      	mov	r0, r3
 8005724:	3714      	adds	r7, #20
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	40010000 	.word	0x40010000
 8005734:	40000400 	.word	0x40000400
 8005738:	40000800 	.word	0x40000800
 800573c:	40000c00 	.word	0x40000c00
 8005740:	40010400 	.word	0x40010400
 8005744:	40014000 	.word	0x40014000
 8005748:	40001800 	.word	0x40001800
 800574c:	00010007 	.word	0x00010007

08005750 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	f003 0302 	and.w	r3, r3, #2
 8005762:	2b02      	cmp	r3, #2
 8005764:	d122      	bne.n	80057ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	f003 0302 	and.w	r3, r3, #2
 8005770:	2b02      	cmp	r3, #2
 8005772:	d11b      	bne.n	80057ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f06f 0202 	mvn.w	r2, #2
 800577c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2201      	movs	r2, #1
 8005782:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	f003 0303 	and.w	r3, r3, #3
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f905 	bl	80059a2 <HAL_TIM_IC_CaptureCallback>
 8005798:	e005      	b.n	80057a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f8f7 	bl	800598e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 f908 	bl	80059b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	f003 0304 	and.w	r3, r3, #4
 80057b6:	2b04      	cmp	r3, #4
 80057b8:	d122      	bne.n	8005800 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	f003 0304 	and.w	r3, r3, #4
 80057c4:	2b04      	cmp	r3, #4
 80057c6:	d11b      	bne.n	8005800 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f06f 0204 	mvn.w	r2, #4
 80057d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2202      	movs	r2, #2
 80057d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f8db 	bl	80059a2 <HAL_TIM_IC_CaptureCallback>
 80057ec:	e005      	b.n	80057fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f8cd 	bl	800598e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f8de 	bl	80059b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	f003 0308 	and.w	r3, r3, #8
 800580a:	2b08      	cmp	r3, #8
 800580c:	d122      	bne.n	8005854 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	f003 0308 	and.w	r3, r3, #8
 8005818:	2b08      	cmp	r3, #8
 800581a:	d11b      	bne.n	8005854 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f06f 0208 	mvn.w	r2, #8
 8005824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2204      	movs	r2, #4
 800582a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	69db      	ldr	r3, [r3, #28]
 8005832:	f003 0303 	and.w	r3, r3, #3
 8005836:	2b00      	cmp	r3, #0
 8005838:	d003      	beq.n	8005842 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f8b1 	bl	80059a2 <HAL_TIM_IC_CaptureCallback>
 8005840:	e005      	b.n	800584e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f8a3 	bl	800598e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 f8b4 	bl	80059b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	f003 0310 	and.w	r3, r3, #16
 800585e:	2b10      	cmp	r3, #16
 8005860:	d122      	bne.n	80058a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	f003 0310 	and.w	r3, r3, #16
 800586c:	2b10      	cmp	r3, #16
 800586e:	d11b      	bne.n	80058a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f06f 0210 	mvn.w	r2, #16
 8005878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2208      	movs	r2, #8
 800587e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	69db      	ldr	r3, [r3, #28]
 8005886:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800588a:	2b00      	cmp	r3, #0
 800588c:	d003      	beq.n	8005896 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 f887 	bl	80059a2 <HAL_TIM_IC_CaptureCallback>
 8005894:	e005      	b.n	80058a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 f879 	bl	800598e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f88a 	bl	80059b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	691b      	ldr	r3, [r3, #16]
 80058ae:	f003 0301 	and.w	r3, r3, #1
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d10e      	bne.n	80058d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	f003 0301 	and.w	r3, r3, #1
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d107      	bne.n	80058d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f06f 0201 	mvn.w	r2, #1
 80058cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f7fb fa38 	bl	8000d44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	691b      	ldr	r3, [r3, #16]
 80058da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058de:	2b80      	cmp	r3, #128	; 0x80
 80058e0:	d10e      	bne.n	8005900 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058ec:	2b80      	cmp	r3, #128	; 0x80
 80058ee:	d107      	bne.n	8005900 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80058f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 f91a 	bl	8005b34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	691b      	ldr	r3, [r3, #16]
 8005906:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800590a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800590e:	d10e      	bne.n	800592e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800591a:	2b80      	cmp	r3, #128	; 0x80
 800591c:	d107      	bne.n	800592e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005926:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 f90d 	bl	8005b48 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	691b      	ldr	r3, [r3, #16]
 8005934:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005938:	2b40      	cmp	r3, #64	; 0x40
 800593a:	d10e      	bne.n	800595a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005946:	2b40      	cmp	r3, #64	; 0x40
 8005948:	d107      	bne.n	800595a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 f838 	bl	80059ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	691b      	ldr	r3, [r3, #16]
 8005960:	f003 0320 	and.w	r3, r3, #32
 8005964:	2b20      	cmp	r3, #32
 8005966:	d10e      	bne.n	8005986 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	f003 0320 	and.w	r3, r3, #32
 8005972:	2b20      	cmp	r3, #32
 8005974:	d107      	bne.n	8005986 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f06f 0220 	mvn.w	r2, #32
 800597e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f000 f8cd 	bl	8005b20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005986:	bf00      	nop
 8005988:	3708      	adds	r7, #8
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}

0800598e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800598e:	b480      	push	{r7}
 8005990:	b083      	sub	sp, #12
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005996:	bf00      	nop
 8005998:	370c      	adds	r7, #12
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr

080059a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80059a2:	b480      	push	{r7}
 80059a4:	b083      	sub	sp, #12
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80059aa:	bf00      	nop
 80059ac:	370c      	adds	r7, #12
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr

080059b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059b6:	b480      	push	{r7}
 80059b8:	b083      	sub	sp, #12
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059be:	bf00      	nop
 80059c0:	370c      	adds	r7, #12
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr

080059ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059ca:	b480      	push	{r7}
 80059cc:	b083      	sub	sp, #12
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059d2:	bf00      	nop
 80059d4:	370c      	adds	r7, #12
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
	...

080059e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b085      	sub	sp, #20
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a40      	ldr	r2, [pc, #256]	; (8005af4 <TIM_Base_SetConfig+0x114>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d013      	beq.n	8005a20 <TIM_Base_SetConfig+0x40>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059fe:	d00f      	beq.n	8005a20 <TIM_Base_SetConfig+0x40>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a3d      	ldr	r2, [pc, #244]	; (8005af8 <TIM_Base_SetConfig+0x118>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d00b      	beq.n	8005a20 <TIM_Base_SetConfig+0x40>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a3c      	ldr	r2, [pc, #240]	; (8005afc <TIM_Base_SetConfig+0x11c>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d007      	beq.n	8005a20 <TIM_Base_SetConfig+0x40>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a3b      	ldr	r2, [pc, #236]	; (8005b00 <TIM_Base_SetConfig+0x120>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d003      	beq.n	8005a20 <TIM_Base_SetConfig+0x40>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a3a      	ldr	r2, [pc, #232]	; (8005b04 <TIM_Base_SetConfig+0x124>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d108      	bne.n	8005a32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	68fa      	ldr	r2, [r7, #12]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a2f      	ldr	r2, [pc, #188]	; (8005af4 <TIM_Base_SetConfig+0x114>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d02b      	beq.n	8005a92 <TIM_Base_SetConfig+0xb2>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a40:	d027      	beq.n	8005a92 <TIM_Base_SetConfig+0xb2>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a2c      	ldr	r2, [pc, #176]	; (8005af8 <TIM_Base_SetConfig+0x118>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d023      	beq.n	8005a92 <TIM_Base_SetConfig+0xb2>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a2b      	ldr	r2, [pc, #172]	; (8005afc <TIM_Base_SetConfig+0x11c>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d01f      	beq.n	8005a92 <TIM_Base_SetConfig+0xb2>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a2a      	ldr	r2, [pc, #168]	; (8005b00 <TIM_Base_SetConfig+0x120>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d01b      	beq.n	8005a92 <TIM_Base_SetConfig+0xb2>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a29      	ldr	r2, [pc, #164]	; (8005b04 <TIM_Base_SetConfig+0x124>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d017      	beq.n	8005a92 <TIM_Base_SetConfig+0xb2>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a28      	ldr	r2, [pc, #160]	; (8005b08 <TIM_Base_SetConfig+0x128>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d013      	beq.n	8005a92 <TIM_Base_SetConfig+0xb2>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a27      	ldr	r2, [pc, #156]	; (8005b0c <TIM_Base_SetConfig+0x12c>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d00f      	beq.n	8005a92 <TIM_Base_SetConfig+0xb2>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a26      	ldr	r2, [pc, #152]	; (8005b10 <TIM_Base_SetConfig+0x130>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d00b      	beq.n	8005a92 <TIM_Base_SetConfig+0xb2>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a25      	ldr	r2, [pc, #148]	; (8005b14 <TIM_Base_SetConfig+0x134>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d007      	beq.n	8005a92 <TIM_Base_SetConfig+0xb2>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a24      	ldr	r2, [pc, #144]	; (8005b18 <TIM_Base_SetConfig+0x138>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d003      	beq.n	8005a92 <TIM_Base_SetConfig+0xb2>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a23      	ldr	r2, [pc, #140]	; (8005b1c <TIM_Base_SetConfig+0x13c>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d108      	bne.n	8005aa4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	695b      	ldr	r3, [r3, #20]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	689a      	ldr	r2, [r3, #8]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a0a      	ldr	r2, [pc, #40]	; (8005af4 <TIM_Base_SetConfig+0x114>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d003      	beq.n	8005ad8 <TIM_Base_SetConfig+0xf8>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a0c      	ldr	r2, [pc, #48]	; (8005b04 <TIM_Base_SetConfig+0x124>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d103      	bne.n	8005ae0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	691a      	ldr	r2, [r3, #16]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	615a      	str	r2, [r3, #20]
}
 8005ae6:	bf00      	nop
 8005ae8:	3714      	adds	r7, #20
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop
 8005af4:	40010000 	.word	0x40010000
 8005af8:	40000400 	.word	0x40000400
 8005afc:	40000800 	.word	0x40000800
 8005b00:	40000c00 	.word	0x40000c00
 8005b04:	40010400 	.word	0x40010400
 8005b08:	40014000 	.word	0x40014000
 8005b0c:	40014400 	.word	0x40014400
 8005b10:	40014800 	.word	0x40014800
 8005b14:	40001800 	.word	0x40001800
 8005b18:	40001c00 	.word	0x40001c00
 8005b1c:	40002000 	.word	0x40002000

08005b20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d101      	bne.n	8005b6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e040      	b.n	8005bf0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d106      	bne.n	8005b84 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f7fb fc92 	bl	80014a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2224      	movs	r2, #36	; 0x24
 8005b88:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f022 0201 	bic.w	r2, r2, #1
 8005b98:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 fbe6 	bl	800636c <UART_SetConfig>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d101      	bne.n	8005baa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e022      	b.n	8005bf0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d002      	beq.n	8005bb8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f000 fe3e 	bl	8006834 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	685a      	ldr	r2, [r3, #4]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005bc6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	689a      	ldr	r2, [r3, #8]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005bd6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f042 0201 	orr.w	r2, r2, #1
 8005be6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 fec5 	bl	8006978 <UART_CheckIdleState>
 8005bee:	4603      	mov	r3, r0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3708      	adds	r7, #8
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b08a      	sub	sp, #40	; 0x28
 8005bfc:	af02      	add	r7, sp, #8
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	603b      	str	r3, [r7, #0]
 8005c04:	4613      	mov	r3, r2
 8005c06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c0c:	2b20      	cmp	r3, #32
 8005c0e:	d171      	bne.n	8005cf4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d002      	beq.n	8005c1c <HAL_UART_Transmit+0x24>
 8005c16:	88fb      	ldrh	r3, [r7, #6]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d101      	bne.n	8005c20 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e06a      	b.n	8005cf6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2221      	movs	r2, #33	; 0x21
 8005c2c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c2e:	f7fb fe03 	bl	8001838 <HAL_GetTick>
 8005c32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	88fa      	ldrh	r2, [r7, #6]
 8005c38:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	88fa      	ldrh	r2, [r7, #6]
 8005c40:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c4c:	d108      	bne.n	8005c60 <HAL_UART_Transmit+0x68>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	691b      	ldr	r3, [r3, #16]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d104      	bne.n	8005c60 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005c56:	2300      	movs	r3, #0
 8005c58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	61bb      	str	r3, [r7, #24]
 8005c5e:	e003      	b.n	8005c68 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c64:	2300      	movs	r3, #0
 8005c66:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c68:	e02c      	b.n	8005cc4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	9300      	str	r3, [sp, #0]
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	2200      	movs	r2, #0
 8005c72:	2180      	movs	r1, #128	; 0x80
 8005c74:	68f8      	ldr	r0, [r7, #12]
 8005c76:	f000 feb6 	bl	80069e6 <UART_WaitOnFlagUntilTimeout>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d001      	beq.n	8005c84 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8005c80:	2303      	movs	r3, #3
 8005c82:	e038      	b.n	8005cf6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005c84:	69fb      	ldr	r3, [r7, #28]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d10b      	bne.n	8005ca2 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	881b      	ldrh	r3, [r3, #0]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c98:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	3302      	adds	r3, #2
 8005c9e:	61bb      	str	r3, [r7, #24]
 8005ca0:	e007      	b.n	8005cb2 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	781a      	ldrb	r2, [r3, #0]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	3301      	adds	r3, #1
 8005cb0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	3b01      	subs	r3, #1
 8005cbc:	b29a      	uxth	r2, r3
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1cc      	bne.n	8005c6a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	9300      	str	r3, [sp, #0]
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	2140      	movs	r1, #64	; 0x40
 8005cda:	68f8      	ldr	r0, [r7, #12]
 8005cdc:	f000 fe83 	bl	80069e6 <UART_WaitOnFlagUntilTimeout>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e005      	b.n	8005cf6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2220      	movs	r2, #32
 8005cee:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	e000      	b.n	8005cf6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005cf4:	2302      	movs	r3, #2
  }
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3720      	adds	r7, #32
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}

08005cfe <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005cfe:	b580      	push	{r7, lr}
 8005d00:	b08a      	sub	sp, #40	; 0x28
 8005d02:	af00      	add	r7, sp, #0
 8005d04:	60f8      	str	r0, [r7, #12]
 8005d06:	60b9      	str	r1, [r7, #8]
 8005d08:	4613      	mov	r3, r2
 8005d0a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d12:	2b20      	cmp	r3, #32
 8005d14:	d132      	bne.n	8005d7c <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d002      	beq.n	8005d22 <HAL_UART_Receive_IT+0x24>
 8005d1c:	88fb      	ldrh	r3, [r7, #6]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d101      	bne.n	8005d26 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e02b      	b.n	8005d7e <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d018      	beq.n	8005d6c <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	e853 3f00 	ldrex	r3, [r3]
 8005d46:	613b      	str	r3, [r7, #16]
   return(result);
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005d4e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	461a      	mov	r2, r3
 8005d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d58:	623b      	str	r3, [r7, #32]
 8005d5a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d5c:	69f9      	ldr	r1, [r7, #28]
 8005d5e:	6a3a      	ldr	r2, [r7, #32]
 8005d60:	e841 2300 	strex	r3, r2, [r1]
 8005d64:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d1e6      	bne.n	8005d3a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005d6c:	88fb      	ldrh	r3, [r7, #6]
 8005d6e:	461a      	mov	r2, r3
 8005d70:	68b9      	ldr	r1, [r7, #8]
 8005d72:	68f8      	ldr	r0, [r7, #12]
 8005d74:	f000 fefe 	bl	8006b74 <UART_Start_Receive_IT>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	e000      	b.n	8005d7e <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8005d7c:	2302      	movs	r3, #2
  }
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3728      	adds	r7, #40	; 0x28
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
	...

08005d88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b0ba      	sub	sp, #232	; 0xe8
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	69db      	ldr	r3, [r3, #28]
 8005d96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005dae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005db2:	f640 030f 	movw	r3, #2063	; 0x80f
 8005db6:	4013      	ands	r3, r2
 8005db8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005dbc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d115      	bne.n	8005df0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005dc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dc8:	f003 0320 	and.w	r3, r3, #32
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d00f      	beq.n	8005df0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005dd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005dd4:	f003 0320 	and.w	r3, r3, #32
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d009      	beq.n	8005df0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f000 8297 	beq.w	8006314 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	4798      	blx	r3
      }
      return;
 8005dee:	e291      	b.n	8006314 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005df0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	f000 8117 	beq.w	8006028 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005dfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d106      	bne.n	8005e14 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005e06:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005e0a:	4b85      	ldr	r3, [pc, #532]	; (8006020 <HAL_UART_IRQHandler+0x298>)
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	f000 810a 	beq.w	8006028 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e18:	f003 0301 	and.w	r3, r3, #1
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d011      	beq.n	8005e44 <HAL_UART_IRQHandler+0xbc>
 8005e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00b      	beq.n	8005e44 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2201      	movs	r2, #1
 8005e32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e3a:	f043 0201 	orr.w	r2, r3, #1
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e48:	f003 0302 	and.w	r3, r3, #2
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d011      	beq.n	8005e74 <HAL_UART_IRQHandler+0xec>
 8005e50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e54:	f003 0301 	and.w	r3, r3, #1
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d00b      	beq.n	8005e74 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2202      	movs	r2, #2
 8005e62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e6a:	f043 0204 	orr.w	r2, r3, #4
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e78:	f003 0304 	and.w	r3, r3, #4
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d011      	beq.n	8005ea4 <HAL_UART_IRQHandler+0x11c>
 8005e80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e84:	f003 0301 	and.w	r3, r3, #1
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d00b      	beq.n	8005ea4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2204      	movs	r2, #4
 8005e92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e9a:	f043 0202 	orr.w	r2, r3, #2
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ea4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ea8:	f003 0308 	and.w	r3, r3, #8
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d017      	beq.n	8005ee0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005eb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005eb4:	f003 0320 	and.w	r3, r3, #32
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d105      	bne.n	8005ec8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005ebc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ec0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00b      	beq.n	8005ee0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2208      	movs	r2, #8
 8005ece:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ed6:	f043 0208 	orr.w	r2, r3, #8
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005ee0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ee4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d012      	beq.n	8005f12 <HAL_UART_IRQHandler+0x18a>
 8005eec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ef0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d00c      	beq.n	8005f12 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f00:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f08:	f043 0220 	orr.w	r2, r3, #32
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	f000 81fd 	beq.w	8006318 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f22:	f003 0320 	and.w	r3, r3, #32
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d00d      	beq.n	8005f46 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f2e:	f003 0320 	and.w	r3, r3, #32
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d007      	beq.n	8005f46 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d003      	beq.n	8005f46 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f4c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f5a:	2b40      	cmp	r3, #64	; 0x40
 8005f5c:	d005      	beq.n	8005f6a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005f5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005f62:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d04f      	beq.n	800600a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 fec8 	bl	8006d00 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f7a:	2b40      	cmp	r3, #64	; 0x40
 8005f7c:	d141      	bne.n	8006002 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	3308      	adds	r3, #8
 8005f84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005f8c:	e853 3f00 	ldrex	r3, [r3]
 8005f90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005f94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005f98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	3308      	adds	r3, #8
 8005fa6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005faa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005fae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005fb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005fba:	e841 2300 	strex	r3, r2, [r1]
 8005fbe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005fc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d1d9      	bne.n	8005f7e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d013      	beq.n	8005ffa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fd6:	4a13      	ldr	r2, [pc, #76]	; (8006024 <HAL_UART_IRQHandler+0x29c>)
 8005fd8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f7fb fddb 	bl	8001b9a <HAL_DMA_Abort_IT>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d017      	beq.n	800601a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005ff4:	4610      	mov	r0, r2
 8005ff6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ff8:	e00f      	b.n	800601a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 f9a0 	bl	8006340 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006000:	e00b      	b.n	800601a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 f99c 	bl	8006340 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006008:	e007      	b.n	800601a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 f998 	bl	8006340 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006018:	e17e      	b.n	8006318 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800601a:	bf00      	nop
    return;
 800601c:	e17c      	b.n	8006318 <HAL_UART_IRQHandler+0x590>
 800601e:	bf00      	nop
 8006020:	04000120 	.word	0x04000120
 8006024:	08006dc9 	.word	0x08006dc9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800602c:	2b01      	cmp	r3, #1
 800602e:	f040 814c 	bne.w	80062ca <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006036:	f003 0310 	and.w	r3, r3, #16
 800603a:	2b00      	cmp	r3, #0
 800603c:	f000 8145 	beq.w	80062ca <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006044:	f003 0310 	and.w	r3, r3, #16
 8006048:	2b00      	cmp	r3, #0
 800604a:	f000 813e 	beq.w	80062ca <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2210      	movs	r2, #16
 8006054:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006060:	2b40      	cmp	r3, #64	; 0x40
 8006062:	f040 80b6 	bne.w	80061d2 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006072:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006076:	2b00      	cmp	r3, #0
 8006078:	f000 8150 	beq.w	800631c <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006082:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006086:	429a      	cmp	r2, r3
 8006088:	f080 8148 	bcs.w	800631c <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006092:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800609a:	69db      	ldr	r3, [r3, #28]
 800609c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060a0:	f000 8086 	beq.w	80061b0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80060b0:	e853 3f00 	ldrex	r3, [r3]
 80060b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80060b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80060bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	461a      	mov	r2, r3
 80060ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80060ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80060d2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80060da:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80060de:	e841 2300 	strex	r3, r2, [r1]
 80060e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80060e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d1da      	bne.n	80060a4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	3308      	adds	r3, #8
 80060f4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060f8:	e853 3f00 	ldrex	r3, [r3]
 80060fc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80060fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006100:	f023 0301 	bic.w	r3, r3, #1
 8006104:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	3308      	adds	r3, #8
 800610e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006112:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006116:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006118:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800611a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800611e:	e841 2300 	strex	r3, r2, [r1]
 8006122:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006124:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006126:	2b00      	cmp	r3, #0
 8006128:	d1e1      	bne.n	80060ee <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	3308      	adds	r3, #8
 8006130:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006132:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006134:	e853 3f00 	ldrex	r3, [r3]
 8006138:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800613a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800613c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006140:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	3308      	adds	r3, #8
 800614a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800614e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006150:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006152:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006154:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006156:	e841 2300 	strex	r3, r2, [r1]
 800615a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800615c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1e3      	bne.n	800612a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2220      	movs	r2, #32
 8006166:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006176:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006178:	e853 3f00 	ldrex	r3, [r3]
 800617c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800617e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006180:	f023 0310 	bic.w	r3, r3, #16
 8006184:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	461a      	mov	r2, r3
 800618e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006192:	65bb      	str	r3, [r7, #88]	; 0x58
 8006194:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006196:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006198:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800619a:	e841 2300 	strex	r3, r2, [r1]
 800619e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80061a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1e4      	bne.n	8006170 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7fb fc85 	bl	8001aba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2202      	movs	r2, #2
 80061b4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	1ad3      	subs	r3, r2, r3
 80061c6:	b29b      	uxth	r3, r3
 80061c8:	4619      	mov	r1, r3
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f8c2 	bl	8006354 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80061d0:	e0a4      	b.n	800631c <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80061de:	b29b      	uxth	r3, r3
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f000 8096 	beq.w	8006320 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80061f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	f000 8091 	beq.w	8006320 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006206:	e853 3f00 	ldrex	r3, [r3]
 800620a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800620c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800620e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006212:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	461a      	mov	r2, r3
 800621c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006220:	647b      	str	r3, [r7, #68]	; 0x44
 8006222:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006224:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006226:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006228:	e841 2300 	strex	r3, r2, [r1]
 800622c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800622e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006230:	2b00      	cmp	r3, #0
 8006232:	d1e4      	bne.n	80061fe <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	3308      	adds	r3, #8
 800623a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	e853 3f00 	ldrex	r3, [r3]
 8006242:	623b      	str	r3, [r7, #32]
   return(result);
 8006244:	6a3b      	ldr	r3, [r7, #32]
 8006246:	f023 0301 	bic.w	r3, r3, #1
 800624a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	3308      	adds	r3, #8
 8006254:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006258:	633a      	str	r2, [r7, #48]	; 0x30
 800625a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800625e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006260:	e841 2300 	strex	r3, r2, [r1]
 8006264:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1e3      	bne.n	8006234 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2220      	movs	r2, #32
 8006270:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	e853 3f00 	ldrex	r3, [r3]
 800628c:	60fb      	str	r3, [r7, #12]
   return(result);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f023 0310 	bic.w	r3, r3, #16
 8006294:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	461a      	mov	r2, r3
 800629e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80062a2:	61fb      	str	r3, [r7, #28]
 80062a4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a6:	69b9      	ldr	r1, [r7, #24]
 80062a8:	69fa      	ldr	r2, [r7, #28]
 80062aa:	e841 2300 	strex	r3, r2, [r1]
 80062ae:	617b      	str	r3, [r7, #20]
   return(result);
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d1e4      	bne.n	8006280 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2202      	movs	r2, #2
 80062ba:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80062bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80062c0:	4619      	mov	r1, r3
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 f846 	bl	8006354 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80062c8:	e02a      	b.n	8006320 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80062ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00e      	beq.n	80062f4 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80062d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d008      	beq.n	80062f4 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d01c      	beq.n	8006324 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	4798      	blx	r3
    }
    return;
 80062f2:	e017      	b.n	8006324 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80062f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d012      	beq.n	8006326 <HAL_UART_IRQHandler+0x59e>
 8006300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006308:	2b00      	cmp	r3, #0
 800630a:	d00c      	beq.n	8006326 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f000 fd71 	bl	8006df4 <UART_EndTransmit_IT>
    return;
 8006312:	e008      	b.n	8006326 <HAL_UART_IRQHandler+0x59e>
      return;
 8006314:	bf00      	nop
 8006316:	e006      	b.n	8006326 <HAL_UART_IRQHandler+0x59e>
    return;
 8006318:	bf00      	nop
 800631a:	e004      	b.n	8006326 <HAL_UART_IRQHandler+0x59e>
      return;
 800631c:	bf00      	nop
 800631e:	e002      	b.n	8006326 <HAL_UART_IRQHandler+0x59e>
      return;
 8006320:	bf00      	nop
 8006322:	e000      	b.n	8006326 <HAL_UART_IRQHandler+0x59e>
    return;
 8006324:	bf00      	nop
  }

}
 8006326:	37e8      	adds	r7, #232	; 0xe8
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006334:	bf00      	nop
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr

08006340 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	460b      	mov	r3, r1
 800635e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006360:	bf00      	nop
 8006362:	370c      	adds	r7, #12
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr

0800636c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b088      	sub	sp, #32
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006374:	2300      	movs	r3, #0
 8006376:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	689a      	ldr	r2, [r3, #8]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	691b      	ldr	r3, [r3, #16]
 8006380:	431a      	orrs	r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	431a      	orrs	r2, r3
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	69db      	ldr	r3, [r3, #28]
 800638c:	4313      	orrs	r3, r2
 800638e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	4ba6      	ldr	r3, [pc, #664]	; (8006630 <UART_SetConfig+0x2c4>)
 8006398:	4013      	ands	r3, r2
 800639a:	687a      	ldr	r2, [r7, #4]
 800639c:	6812      	ldr	r2, [r2, #0]
 800639e:	6979      	ldr	r1, [r7, #20]
 80063a0:	430b      	orrs	r3, r1
 80063a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	68da      	ldr	r2, [r3, #12]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	430a      	orrs	r2, r1
 80063b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	699b      	ldr	r3, [r3, #24]
 80063be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a1b      	ldr	r3, [r3, #32]
 80063c4:	697a      	ldr	r2, [r7, #20]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	697a      	ldr	r2, [r7, #20]
 80063da:	430a      	orrs	r2, r1
 80063dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a94      	ldr	r2, [pc, #592]	; (8006634 <UART_SetConfig+0x2c8>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d120      	bne.n	800642a <UART_SetConfig+0xbe>
 80063e8:	4b93      	ldr	r3, [pc, #588]	; (8006638 <UART_SetConfig+0x2cc>)
 80063ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063ee:	f003 0303 	and.w	r3, r3, #3
 80063f2:	2b03      	cmp	r3, #3
 80063f4:	d816      	bhi.n	8006424 <UART_SetConfig+0xb8>
 80063f6:	a201      	add	r2, pc, #4	; (adr r2, 80063fc <UART_SetConfig+0x90>)
 80063f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063fc:	0800640d 	.word	0x0800640d
 8006400:	08006419 	.word	0x08006419
 8006404:	08006413 	.word	0x08006413
 8006408:	0800641f 	.word	0x0800641f
 800640c:	2301      	movs	r3, #1
 800640e:	77fb      	strb	r3, [r7, #31]
 8006410:	e150      	b.n	80066b4 <UART_SetConfig+0x348>
 8006412:	2302      	movs	r3, #2
 8006414:	77fb      	strb	r3, [r7, #31]
 8006416:	e14d      	b.n	80066b4 <UART_SetConfig+0x348>
 8006418:	2304      	movs	r3, #4
 800641a:	77fb      	strb	r3, [r7, #31]
 800641c:	e14a      	b.n	80066b4 <UART_SetConfig+0x348>
 800641e:	2308      	movs	r3, #8
 8006420:	77fb      	strb	r3, [r7, #31]
 8006422:	e147      	b.n	80066b4 <UART_SetConfig+0x348>
 8006424:	2310      	movs	r3, #16
 8006426:	77fb      	strb	r3, [r7, #31]
 8006428:	e144      	b.n	80066b4 <UART_SetConfig+0x348>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a83      	ldr	r2, [pc, #524]	; (800663c <UART_SetConfig+0x2d0>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d132      	bne.n	800649a <UART_SetConfig+0x12e>
 8006434:	4b80      	ldr	r3, [pc, #512]	; (8006638 <UART_SetConfig+0x2cc>)
 8006436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800643a:	f003 030c 	and.w	r3, r3, #12
 800643e:	2b0c      	cmp	r3, #12
 8006440:	d828      	bhi.n	8006494 <UART_SetConfig+0x128>
 8006442:	a201      	add	r2, pc, #4	; (adr r2, 8006448 <UART_SetConfig+0xdc>)
 8006444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006448:	0800647d 	.word	0x0800647d
 800644c:	08006495 	.word	0x08006495
 8006450:	08006495 	.word	0x08006495
 8006454:	08006495 	.word	0x08006495
 8006458:	08006489 	.word	0x08006489
 800645c:	08006495 	.word	0x08006495
 8006460:	08006495 	.word	0x08006495
 8006464:	08006495 	.word	0x08006495
 8006468:	08006483 	.word	0x08006483
 800646c:	08006495 	.word	0x08006495
 8006470:	08006495 	.word	0x08006495
 8006474:	08006495 	.word	0x08006495
 8006478:	0800648f 	.word	0x0800648f
 800647c:	2300      	movs	r3, #0
 800647e:	77fb      	strb	r3, [r7, #31]
 8006480:	e118      	b.n	80066b4 <UART_SetConfig+0x348>
 8006482:	2302      	movs	r3, #2
 8006484:	77fb      	strb	r3, [r7, #31]
 8006486:	e115      	b.n	80066b4 <UART_SetConfig+0x348>
 8006488:	2304      	movs	r3, #4
 800648a:	77fb      	strb	r3, [r7, #31]
 800648c:	e112      	b.n	80066b4 <UART_SetConfig+0x348>
 800648e:	2308      	movs	r3, #8
 8006490:	77fb      	strb	r3, [r7, #31]
 8006492:	e10f      	b.n	80066b4 <UART_SetConfig+0x348>
 8006494:	2310      	movs	r3, #16
 8006496:	77fb      	strb	r3, [r7, #31]
 8006498:	e10c      	b.n	80066b4 <UART_SetConfig+0x348>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a68      	ldr	r2, [pc, #416]	; (8006640 <UART_SetConfig+0x2d4>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d120      	bne.n	80064e6 <UART_SetConfig+0x17a>
 80064a4:	4b64      	ldr	r3, [pc, #400]	; (8006638 <UART_SetConfig+0x2cc>)
 80064a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064aa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80064ae:	2b30      	cmp	r3, #48	; 0x30
 80064b0:	d013      	beq.n	80064da <UART_SetConfig+0x16e>
 80064b2:	2b30      	cmp	r3, #48	; 0x30
 80064b4:	d814      	bhi.n	80064e0 <UART_SetConfig+0x174>
 80064b6:	2b20      	cmp	r3, #32
 80064b8:	d009      	beq.n	80064ce <UART_SetConfig+0x162>
 80064ba:	2b20      	cmp	r3, #32
 80064bc:	d810      	bhi.n	80064e0 <UART_SetConfig+0x174>
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d002      	beq.n	80064c8 <UART_SetConfig+0x15c>
 80064c2:	2b10      	cmp	r3, #16
 80064c4:	d006      	beq.n	80064d4 <UART_SetConfig+0x168>
 80064c6:	e00b      	b.n	80064e0 <UART_SetConfig+0x174>
 80064c8:	2300      	movs	r3, #0
 80064ca:	77fb      	strb	r3, [r7, #31]
 80064cc:	e0f2      	b.n	80066b4 <UART_SetConfig+0x348>
 80064ce:	2302      	movs	r3, #2
 80064d0:	77fb      	strb	r3, [r7, #31]
 80064d2:	e0ef      	b.n	80066b4 <UART_SetConfig+0x348>
 80064d4:	2304      	movs	r3, #4
 80064d6:	77fb      	strb	r3, [r7, #31]
 80064d8:	e0ec      	b.n	80066b4 <UART_SetConfig+0x348>
 80064da:	2308      	movs	r3, #8
 80064dc:	77fb      	strb	r3, [r7, #31]
 80064de:	e0e9      	b.n	80066b4 <UART_SetConfig+0x348>
 80064e0:	2310      	movs	r3, #16
 80064e2:	77fb      	strb	r3, [r7, #31]
 80064e4:	e0e6      	b.n	80066b4 <UART_SetConfig+0x348>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a56      	ldr	r2, [pc, #344]	; (8006644 <UART_SetConfig+0x2d8>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d120      	bne.n	8006532 <UART_SetConfig+0x1c6>
 80064f0:	4b51      	ldr	r3, [pc, #324]	; (8006638 <UART_SetConfig+0x2cc>)
 80064f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064f6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80064fa:	2bc0      	cmp	r3, #192	; 0xc0
 80064fc:	d013      	beq.n	8006526 <UART_SetConfig+0x1ba>
 80064fe:	2bc0      	cmp	r3, #192	; 0xc0
 8006500:	d814      	bhi.n	800652c <UART_SetConfig+0x1c0>
 8006502:	2b80      	cmp	r3, #128	; 0x80
 8006504:	d009      	beq.n	800651a <UART_SetConfig+0x1ae>
 8006506:	2b80      	cmp	r3, #128	; 0x80
 8006508:	d810      	bhi.n	800652c <UART_SetConfig+0x1c0>
 800650a:	2b00      	cmp	r3, #0
 800650c:	d002      	beq.n	8006514 <UART_SetConfig+0x1a8>
 800650e:	2b40      	cmp	r3, #64	; 0x40
 8006510:	d006      	beq.n	8006520 <UART_SetConfig+0x1b4>
 8006512:	e00b      	b.n	800652c <UART_SetConfig+0x1c0>
 8006514:	2300      	movs	r3, #0
 8006516:	77fb      	strb	r3, [r7, #31]
 8006518:	e0cc      	b.n	80066b4 <UART_SetConfig+0x348>
 800651a:	2302      	movs	r3, #2
 800651c:	77fb      	strb	r3, [r7, #31]
 800651e:	e0c9      	b.n	80066b4 <UART_SetConfig+0x348>
 8006520:	2304      	movs	r3, #4
 8006522:	77fb      	strb	r3, [r7, #31]
 8006524:	e0c6      	b.n	80066b4 <UART_SetConfig+0x348>
 8006526:	2308      	movs	r3, #8
 8006528:	77fb      	strb	r3, [r7, #31]
 800652a:	e0c3      	b.n	80066b4 <UART_SetConfig+0x348>
 800652c:	2310      	movs	r3, #16
 800652e:	77fb      	strb	r3, [r7, #31]
 8006530:	e0c0      	b.n	80066b4 <UART_SetConfig+0x348>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a44      	ldr	r2, [pc, #272]	; (8006648 <UART_SetConfig+0x2dc>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d125      	bne.n	8006588 <UART_SetConfig+0x21c>
 800653c:	4b3e      	ldr	r3, [pc, #248]	; (8006638 <UART_SetConfig+0x2cc>)
 800653e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006542:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006546:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800654a:	d017      	beq.n	800657c <UART_SetConfig+0x210>
 800654c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006550:	d817      	bhi.n	8006582 <UART_SetConfig+0x216>
 8006552:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006556:	d00b      	beq.n	8006570 <UART_SetConfig+0x204>
 8006558:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800655c:	d811      	bhi.n	8006582 <UART_SetConfig+0x216>
 800655e:	2b00      	cmp	r3, #0
 8006560:	d003      	beq.n	800656a <UART_SetConfig+0x1fe>
 8006562:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006566:	d006      	beq.n	8006576 <UART_SetConfig+0x20a>
 8006568:	e00b      	b.n	8006582 <UART_SetConfig+0x216>
 800656a:	2300      	movs	r3, #0
 800656c:	77fb      	strb	r3, [r7, #31]
 800656e:	e0a1      	b.n	80066b4 <UART_SetConfig+0x348>
 8006570:	2302      	movs	r3, #2
 8006572:	77fb      	strb	r3, [r7, #31]
 8006574:	e09e      	b.n	80066b4 <UART_SetConfig+0x348>
 8006576:	2304      	movs	r3, #4
 8006578:	77fb      	strb	r3, [r7, #31]
 800657a:	e09b      	b.n	80066b4 <UART_SetConfig+0x348>
 800657c:	2308      	movs	r3, #8
 800657e:	77fb      	strb	r3, [r7, #31]
 8006580:	e098      	b.n	80066b4 <UART_SetConfig+0x348>
 8006582:	2310      	movs	r3, #16
 8006584:	77fb      	strb	r3, [r7, #31]
 8006586:	e095      	b.n	80066b4 <UART_SetConfig+0x348>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a2f      	ldr	r2, [pc, #188]	; (800664c <UART_SetConfig+0x2e0>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d125      	bne.n	80065de <UART_SetConfig+0x272>
 8006592:	4b29      	ldr	r3, [pc, #164]	; (8006638 <UART_SetConfig+0x2cc>)
 8006594:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006598:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800659c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80065a0:	d017      	beq.n	80065d2 <UART_SetConfig+0x266>
 80065a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80065a6:	d817      	bhi.n	80065d8 <UART_SetConfig+0x26c>
 80065a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065ac:	d00b      	beq.n	80065c6 <UART_SetConfig+0x25a>
 80065ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065b2:	d811      	bhi.n	80065d8 <UART_SetConfig+0x26c>
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d003      	beq.n	80065c0 <UART_SetConfig+0x254>
 80065b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065bc:	d006      	beq.n	80065cc <UART_SetConfig+0x260>
 80065be:	e00b      	b.n	80065d8 <UART_SetConfig+0x26c>
 80065c0:	2301      	movs	r3, #1
 80065c2:	77fb      	strb	r3, [r7, #31]
 80065c4:	e076      	b.n	80066b4 <UART_SetConfig+0x348>
 80065c6:	2302      	movs	r3, #2
 80065c8:	77fb      	strb	r3, [r7, #31]
 80065ca:	e073      	b.n	80066b4 <UART_SetConfig+0x348>
 80065cc:	2304      	movs	r3, #4
 80065ce:	77fb      	strb	r3, [r7, #31]
 80065d0:	e070      	b.n	80066b4 <UART_SetConfig+0x348>
 80065d2:	2308      	movs	r3, #8
 80065d4:	77fb      	strb	r3, [r7, #31]
 80065d6:	e06d      	b.n	80066b4 <UART_SetConfig+0x348>
 80065d8:	2310      	movs	r3, #16
 80065da:	77fb      	strb	r3, [r7, #31]
 80065dc:	e06a      	b.n	80066b4 <UART_SetConfig+0x348>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a1b      	ldr	r2, [pc, #108]	; (8006650 <UART_SetConfig+0x2e4>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d138      	bne.n	800665a <UART_SetConfig+0x2ee>
 80065e8:	4b13      	ldr	r3, [pc, #76]	; (8006638 <UART_SetConfig+0x2cc>)
 80065ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065ee:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80065f2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80065f6:	d017      	beq.n	8006628 <UART_SetConfig+0x2bc>
 80065f8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80065fc:	d82a      	bhi.n	8006654 <UART_SetConfig+0x2e8>
 80065fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006602:	d00b      	beq.n	800661c <UART_SetConfig+0x2b0>
 8006604:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006608:	d824      	bhi.n	8006654 <UART_SetConfig+0x2e8>
 800660a:	2b00      	cmp	r3, #0
 800660c:	d003      	beq.n	8006616 <UART_SetConfig+0x2aa>
 800660e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006612:	d006      	beq.n	8006622 <UART_SetConfig+0x2b6>
 8006614:	e01e      	b.n	8006654 <UART_SetConfig+0x2e8>
 8006616:	2300      	movs	r3, #0
 8006618:	77fb      	strb	r3, [r7, #31]
 800661a:	e04b      	b.n	80066b4 <UART_SetConfig+0x348>
 800661c:	2302      	movs	r3, #2
 800661e:	77fb      	strb	r3, [r7, #31]
 8006620:	e048      	b.n	80066b4 <UART_SetConfig+0x348>
 8006622:	2304      	movs	r3, #4
 8006624:	77fb      	strb	r3, [r7, #31]
 8006626:	e045      	b.n	80066b4 <UART_SetConfig+0x348>
 8006628:	2308      	movs	r3, #8
 800662a:	77fb      	strb	r3, [r7, #31]
 800662c:	e042      	b.n	80066b4 <UART_SetConfig+0x348>
 800662e:	bf00      	nop
 8006630:	efff69f3 	.word	0xefff69f3
 8006634:	40011000 	.word	0x40011000
 8006638:	40023800 	.word	0x40023800
 800663c:	40004400 	.word	0x40004400
 8006640:	40004800 	.word	0x40004800
 8006644:	40004c00 	.word	0x40004c00
 8006648:	40005000 	.word	0x40005000
 800664c:	40011400 	.word	0x40011400
 8006650:	40007800 	.word	0x40007800
 8006654:	2310      	movs	r3, #16
 8006656:	77fb      	strb	r3, [r7, #31]
 8006658:	e02c      	b.n	80066b4 <UART_SetConfig+0x348>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a72      	ldr	r2, [pc, #456]	; (8006828 <UART_SetConfig+0x4bc>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d125      	bne.n	80066b0 <UART_SetConfig+0x344>
 8006664:	4b71      	ldr	r3, [pc, #452]	; (800682c <UART_SetConfig+0x4c0>)
 8006666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800666a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800666e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006672:	d017      	beq.n	80066a4 <UART_SetConfig+0x338>
 8006674:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006678:	d817      	bhi.n	80066aa <UART_SetConfig+0x33e>
 800667a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800667e:	d00b      	beq.n	8006698 <UART_SetConfig+0x32c>
 8006680:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006684:	d811      	bhi.n	80066aa <UART_SetConfig+0x33e>
 8006686:	2b00      	cmp	r3, #0
 8006688:	d003      	beq.n	8006692 <UART_SetConfig+0x326>
 800668a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800668e:	d006      	beq.n	800669e <UART_SetConfig+0x332>
 8006690:	e00b      	b.n	80066aa <UART_SetConfig+0x33e>
 8006692:	2300      	movs	r3, #0
 8006694:	77fb      	strb	r3, [r7, #31]
 8006696:	e00d      	b.n	80066b4 <UART_SetConfig+0x348>
 8006698:	2302      	movs	r3, #2
 800669a:	77fb      	strb	r3, [r7, #31]
 800669c:	e00a      	b.n	80066b4 <UART_SetConfig+0x348>
 800669e:	2304      	movs	r3, #4
 80066a0:	77fb      	strb	r3, [r7, #31]
 80066a2:	e007      	b.n	80066b4 <UART_SetConfig+0x348>
 80066a4:	2308      	movs	r3, #8
 80066a6:	77fb      	strb	r3, [r7, #31]
 80066a8:	e004      	b.n	80066b4 <UART_SetConfig+0x348>
 80066aa:	2310      	movs	r3, #16
 80066ac:	77fb      	strb	r3, [r7, #31]
 80066ae:	e001      	b.n	80066b4 <UART_SetConfig+0x348>
 80066b0:	2310      	movs	r3, #16
 80066b2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	69db      	ldr	r3, [r3, #28]
 80066b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066bc:	d15b      	bne.n	8006776 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80066be:	7ffb      	ldrb	r3, [r7, #31]
 80066c0:	2b08      	cmp	r3, #8
 80066c2:	d828      	bhi.n	8006716 <UART_SetConfig+0x3aa>
 80066c4:	a201      	add	r2, pc, #4	; (adr r2, 80066cc <UART_SetConfig+0x360>)
 80066c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ca:	bf00      	nop
 80066cc:	080066f1 	.word	0x080066f1
 80066d0:	080066f9 	.word	0x080066f9
 80066d4:	08006701 	.word	0x08006701
 80066d8:	08006717 	.word	0x08006717
 80066dc:	08006707 	.word	0x08006707
 80066e0:	08006717 	.word	0x08006717
 80066e4:	08006717 	.word	0x08006717
 80066e8:	08006717 	.word	0x08006717
 80066ec:	0800670f 	.word	0x0800670f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066f0:	f7fd fae0 	bl	8003cb4 <HAL_RCC_GetPCLK1Freq>
 80066f4:	61b8      	str	r0, [r7, #24]
        break;
 80066f6:	e013      	b.n	8006720 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066f8:	f7fd faf0 	bl	8003cdc <HAL_RCC_GetPCLK2Freq>
 80066fc:	61b8      	str	r0, [r7, #24]
        break;
 80066fe:	e00f      	b.n	8006720 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006700:	4b4b      	ldr	r3, [pc, #300]	; (8006830 <UART_SetConfig+0x4c4>)
 8006702:	61bb      	str	r3, [r7, #24]
        break;
 8006704:	e00c      	b.n	8006720 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006706:	f7fd f9c3 	bl	8003a90 <HAL_RCC_GetSysClockFreq>
 800670a:	61b8      	str	r0, [r7, #24]
        break;
 800670c:	e008      	b.n	8006720 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800670e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006712:	61bb      	str	r3, [r7, #24]
        break;
 8006714:	e004      	b.n	8006720 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006716:	2300      	movs	r3, #0
 8006718:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	77bb      	strb	r3, [r7, #30]
        break;
 800671e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006720:	69bb      	ldr	r3, [r7, #24]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d074      	beq.n	8006810 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006726:	69bb      	ldr	r3, [r7, #24]
 8006728:	005a      	lsls	r2, r3, #1
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	085b      	lsrs	r3, r3, #1
 8006730:	441a      	add	r2, r3
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	fbb2 f3f3 	udiv	r3, r2, r3
 800673a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	2b0f      	cmp	r3, #15
 8006740:	d916      	bls.n	8006770 <UART_SetConfig+0x404>
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006748:	d212      	bcs.n	8006770 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	b29b      	uxth	r3, r3
 800674e:	f023 030f 	bic.w	r3, r3, #15
 8006752:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	085b      	lsrs	r3, r3, #1
 8006758:	b29b      	uxth	r3, r3
 800675a:	f003 0307 	and.w	r3, r3, #7
 800675e:	b29a      	uxth	r2, r3
 8006760:	89fb      	ldrh	r3, [r7, #14]
 8006762:	4313      	orrs	r3, r2
 8006764:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	89fa      	ldrh	r2, [r7, #14]
 800676c:	60da      	str	r2, [r3, #12]
 800676e:	e04f      	b.n	8006810 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	77bb      	strb	r3, [r7, #30]
 8006774:	e04c      	b.n	8006810 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006776:	7ffb      	ldrb	r3, [r7, #31]
 8006778:	2b08      	cmp	r3, #8
 800677a:	d828      	bhi.n	80067ce <UART_SetConfig+0x462>
 800677c:	a201      	add	r2, pc, #4	; (adr r2, 8006784 <UART_SetConfig+0x418>)
 800677e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006782:	bf00      	nop
 8006784:	080067a9 	.word	0x080067a9
 8006788:	080067b1 	.word	0x080067b1
 800678c:	080067b9 	.word	0x080067b9
 8006790:	080067cf 	.word	0x080067cf
 8006794:	080067bf 	.word	0x080067bf
 8006798:	080067cf 	.word	0x080067cf
 800679c:	080067cf 	.word	0x080067cf
 80067a0:	080067cf 	.word	0x080067cf
 80067a4:	080067c7 	.word	0x080067c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067a8:	f7fd fa84 	bl	8003cb4 <HAL_RCC_GetPCLK1Freq>
 80067ac:	61b8      	str	r0, [r7, #24]
        break;
 80067ae:	e013      	b.n	80067d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067b0:	f7fd fa94 	bl	8003cdc <HAL_RCC_GetPCLK2Freq>
 80067b4:	61b8      	str	r0, [r7, #24]
        break;
 80067b6:	e00f      	b.n	80067d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067b8:	4b1d      	ldr	r3, [pc, #116]	; (8006830 <UART_SetConfig+0x4c4>)
 80067ba:	61bb      	str	r3, [r7, #24]
        break;
 80067bc:	e00c      	b.n	80067d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067be:	f7fd f967 	bl	8003a90 <HAL_RCC_GetSysClockFreq>
 80067c2:	61b8      	str	r0, [r7, #24]
        break;
 80067c4:	e008      	b.n	80067d8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067ca:	61bb      	str	r3, [r7, #24]
        break;
 80067cc:	e004      	b.n	80067d8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80067ce:	2300      	movs	r3, #0
 80067d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	77bb      	strb	r3, [r7, #30]
        break;
 80067d6:	bf00      	nop
    }

    if (pclk != 0U)
 80067d8:	69bb      	ldr	r3, [r7, #24]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d018      	beq.n	8006810 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	085a      	lsrs	r2, r3, #1
 80067e4:	69bb      	ldr	r3, [r7, #24]
 80067e6:	441a      	add	r2, r3
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	2b0f      	cmp	r3, #15
 80067f6:	d909      	bls.n	800680c <UART_SetConfig+0x4a0>
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067fe:	d205      	bcs.n	800680c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	b29a      	uxth	r2, r3
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	60da      	str	r2, [r3, #12]
 800680a:	e001      	b.n	8006810 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2200      	movs	r2, #0
 800681a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800681c:	7fbb      	ldrb	r3, [r7, #30]
}
 800681e:	4618      	mov	r0, r3
 8006820:	3720      	adds	r7, #32
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}
 8006826:	bf00      	nop
 8006828:	40007c00 	.word	0x40007c00
 800682c:	40023800 	.word	0x40023800
 8006830:	00f42400 	.word	0x00f42400

08006834 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006840:	f003 0301 	and.w	r3, r3, #1
 8006844:	2b00      	cmp	r3, #0
 8006846:	d00a      	beq.n	800685e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	430a      	orrs	r2, r1
 800685c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006862:	f003 0302 	and.w	r3, r3, #2
 8006866:	2b00      	cmp	r3, #0
 8006868:	d00a      	beq.n	8006880 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	430a      	orrs	r2, r1
 800687e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006884:	f003 0304 	and.w	r3, r3, #4
 8006888:	2b00      	cmp	r3, #0
 800688a:	d00a      	beq.n	80068a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	430a      	orrs	r2, r1
 80068a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a6:	f003 0308 	and.w	r3, r3, #8
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00a      	beq.n	80068c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	430a      	orrs	r2, r1
 80068c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c8:	f003 0310 	and.w	r3, r3, #16
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d00a      	beq.n	80068e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	430a      	orrs	r2, r1
 80068e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ea:	f003 0320 	and.w	r3, r3, #32
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00a      	beq.n	8006908 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	430a      	orrs	r2, r1
 8006906:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006910:	2b00      	cmp	r3, #0
 8006912:	d01a      	beq.n	800694a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	430a      	orrs	r2, r1
 8006928:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800692e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006932:	d10a      	bne.n	800694a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	430a      	orrs	r2, r1
 8006948:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00a      	beq.n	800696c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	430a      	orrs	r2, r1
 800696a:	605a      	str	r2, [r3, #4]
  }
}
 800696c:	bf00      	nop
 800696e:	370c      	adds	r7, #12
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr

08006978 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b086      	sub	sp, #24
 800697c:	af02      	add	r7, sp, #8
 800697e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006988:	f7fa ff56 	bl	8001838 <HAL_GetTick>
 800698c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 0308 	and.w	r3, r3, #8
 8006998:	2b08      	cmp	r3, #8
 800699a:	d10e      	bne.n	80069ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800699c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 f81b 	bl	80069e6 <UART_WaitOnFlagUntilTimeout>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d001      	beq.n	80069ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e011      	b.n	80069de <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2220      	movs	r2, #32
 80069be:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2220      	movs	r2, #32
 80069c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80069dc:	2300      	movs	r3, #0
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3710      	adds	r7, #16
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	b09c      	sub	sp, #112	; 0x70
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	60f8      	str	r0, [r7, #12]
 80069ee:	60b9      	str	r1, [r7, #8]
 80069f0:	603b      	str	r3, [r7, #0]
 80069f2:	4613      	mov	r3, r2
 80069f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069f6:	e0a7      	b.n	8006b48 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80069fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069fe:	f000 80a3 	beq.w	8006b48 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a02:	f7fa ff19 	bl	8001838 <HAL_GetTick>
 8006a06:	4602      	mov	r2, r0
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d302      	bcc.n	8006a18 <UART_WaitOnFlagUntilTimeout+0x32>
 8006a12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d13f      	bne.n	8006a98 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a20:	e853 3f00 	ldrex	r3, [r3]
 8006a24:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006a26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a28:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006a2c:	667b      	str	r3, [r7, #100]	; 0x64
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	461a      	mov	r2, r3
 8006a34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a38:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006a3c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006a3e:	e841 2300 	strex	r3, r2, [r1]
 8006a42:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006a44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d1e6      	bne.n	8006a18 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	3308      	adds	r3, #8
 8006a50:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a54:	e853 3f00 	ldrex	r3, [r3]
 8006a58:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a5c:	f023 0301 	bic.w	r3, r3, #1
 8006a60:	663b      	str	r3, [r7, #96]	; 0x60
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	3308      	adds	r3, #8
 8006a68:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006a6a:	64ba      	str	r2, [r7, #72]	; 0x48
 8006a6c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006a70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a72:	e841 2300 	strex	r3, r2, [r1]
 8006a76:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006a78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1e5      	bne.n	8006a4a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2220      	movs	r2, #32
 8006a82:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2220      	movs	r2, #32
 8006a88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8006a94:	2303      	movs	r3, #3
 8006a96:	e068      	b.n	8006b6a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 0304 	and.w	r3, r3, #4
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d050      	beq.n	8006b48 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	69db      	ldr	r3, [r3, #28]
 8006aac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ab0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ab4:	d148      	bne.n	8006b48 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006abe:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac8:	e853 3f00 	ldrex	r3, [r3]
 8006acc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006ad4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	461a      	mov	r2, r3
 8006adc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ade:	637b      	str	r3, [r7, #52]	; 0x34
 8006ae0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ae2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006ae4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ae6:	e841 2300 	strex	r3, r2, [r1]
 8006aea:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d1e6      	bne.n	8006ac0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	3308      	adds	r3, #8
 8006af8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	e853 3f00 	ldrex	r3, [r3]
 8006b00:	613b      	str	r3, [r7, #16]
   return(result);
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	f023 0301 	bic.w	r3, r3, #1
 8006b08:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	3308      	adds	r3, #8
 8006b10:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006b12:	623a      	str	r2, [r7, #32]
 8006b14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b16:	69f9      	ldr	r1, [r7, #28]
 8006b18:	6a3a      	ldr	r2, [r7, #32]
 8006b1a:	e841 2300 	strex	r3, r2, [r1]
 8006b1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1e5      	bne.n	8006af2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2220      	movs	r2, #32
 8006b2a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2220      	movs	r2, #32
 8006b30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2220      	movs	r2, #32
 8006b38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006b44:	2303      	movs	r3, #3
 8006b46:	e010      	b.n	8006b6a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	69da      	ldr	r2, [r3, #28]
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	4013      	ands	r3, r2
 8006b52:	68ba      	ldr	r2, [r7, #8]
 8006b54:	429a      	cmp	r2, r3
 8006b56:	bf0c      	ite	eq
 8006b58:	2301      	moveq	r3, #1
 8006b5a:	2300      	movne	r3, #0
 8006b5c:	b2db      	uxtb	r3, r3
 8006b5e:	461a      	mov	r2, r3
 8006b60:	79fb      	ldrb	r3, [r7, #7]
 8006b62:	429a      	cmp	r2, r3
 8006b64:	f43f af48 	beq.w	80069f8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b68:	2300      	movs	r3, #0
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3770      	adds	r7, #112	; 0x70
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}
	...

08006b74 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b097      	sub	sp, #92	; 0x5c
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	60f8      	str	r0, [r7, #12]
 8006b7c:	60b9      	str	r1, [r7, #8]
 8006b7e:	4613      	mov	r3, r2
 8006b80:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	68ba      	ldr	r2, [r7, #8]
 8006b86:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	88fa      	ldrh	r2, [r7, #6]
 8006b8c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	88fa      	ldrh	r2, [r7, #6]
 8006b94:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ba6:	d10e      	bne.n	8006bc6 <UART_Start_Receive_IT+0x52>
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	691b      	ldr	r3, [r3, #16]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d105      	bne.n	8006bbc <UART_Start_Receive_IT+0x48>
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006bb6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006bba:	e02d      	b.n	8006c18 <UART_Start_Receive_IT+0xa4>
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	22ff      	movs	r2, #255	; 0xff
 8006bc0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006bc4:	e028      	b.n	8006c18 <UART_Start_Receive_IT+0xa4>
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d10d      	bne.n	8006bea <UART_Start_Receive_IT+0x76>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d104      	bne.n	8006be0 <UART_Start_Receive_IT+0x6c>
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	22ff      	movs	r2, #255	; 0xff
 8006bda:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006bde:	e01b      	b.n	8006c18 <UART_Start_Receive_IT+0xa4>
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	227f      	movs	r2, #127	; 0x7f
 8006be4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006be8:	e016      	b.n	8006c18 <UART_Start_Receive_IT+0xa4>
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006bf2:	d10d      	bne.n	8006c10 <UART_Start_Receive_IT+0x9c>
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	691b      	ldr	r3, [r3, #16]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d104      	bne.n	8006c06 <UART_Start_Receive_IT+0x92>
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	227f      	movs	r2, #127	; 0x7f
 8006c00:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006c04:	e008      	b.n	8006c18 <UART_Start_Receive_IT+0xa4>
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	223f      	movs	r2, #63	; 0x3f
 8006c0a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006c0e:	e003      	b.n	8006c18 <UART_Start_Receive_IT+0xa4>
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2222      	movs	r2, #34	; 0x22
 8006c24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	3308      	adds	r3, #8
 8006c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c32:	e853 3f00 	ldrex	r3, [r3]
 8006c36:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c3a:	f043 0301 	orr.w	r3, r3, #1
 8006c3e:	657b      	str	r3, [r7, #84]	; 0x54
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	3308      	adds	r3, #8
 8006c46:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006c48:	64ba      	str	r2, [r7, #72]	; 0x48
 8006c4a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c4c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006c4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c50:	e841 2300 	strex	r3, r2, [r1]
 8006c54:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006c56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d1e5      	bne.n	8006c28 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c64:	d107      	bne.n	8006c76 <UART_Start_Receive_IT+0x102>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d103      	bne.n	8006c76 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	4a21      	ldr	r2, [pc, #132]	; (8006cf8 <UART_Start_Receive_IT+0x184>)
 8006c72:	669a      	str	r2, [r3, #104]	; 0x68
 8006c74:	e002      	b.n	8006c7c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	4a20      	ldr	r2, [pc, #128]	; (8006cfc <UART_Start_Receive_IT+0x188>)
 8006c7a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	691b      	ldr	r3, [r3, #16]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d019      	beq.n	8006cb8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c8c:	e853 3f00 	ldrex	r3, [r3]
 8006c90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c94:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006c98:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ca2:	637b      	str	r3, [r7, #52]	; 0x34
 8006ca4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006ca8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006caa:	e841 2300 	strex	r3, r2, [r1]
 8006cae:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d1e6      	bne.n	8006c84 <UART_Start_Receive_IT+0x110>
 8006cb6:	e018      	b.n	8006cea <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	e853 3f00 	ldrex	r3, [r3]
 8006cc4:	613b      	str	r3, [r7, #16]
   return(result);
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	f043 0320 	orr.w	r3, r3, #32
 8006ccc:	653b      	str	r3, [r7, #80]	; 0x50
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006cd6:	623b      	str	r3, [r7, #32]
 8006cd8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cda:	69f9      	ldr	r1, [r7, #28]
 8006cdc:	6a3a      	ldr	r2, [r7, #32]
 8006cde:	e841 2300 	strex	r3, r2, [r1]
 8006ce2:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ce4:	69bb      	ldr	r3, [r7, #24]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1e6      	bne.n	8006cb8 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006cea:	2300      	movs	r3, #0
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	375c      	adds	r7, #92	; 0x5c
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr
 8006cf8:	08006faf 	.word	0x08006faf
 8006cfc:	08006e49 	.word	0x08006e49

08006d00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b095      	sub	sp, #84	; 0x54
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d10:	e853 3f00 	ldrex	r3, [r3]
 8006d14:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d18:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d1c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	461a      	mov	r2, r3
 8006d24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d26:	643b      	str	r3, [r7, #64]	; 0x40
 8006d28:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d2a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006d2c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006d2e:	e841 2300 	strex	r3, r2, [r1]
 8006d32:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1e6      	bne.n	8006d08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	3308      	adds	r3, #8
 8006d40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d42:	6a3b      	ldr	r3, [r7, #32]
 8006d44:	e853 3f00 	ldrex	r3, [r3]
 8006d48:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d4a:	69fb      	ldr	r3, [r7, #28]
 8006d4c:	f023 0301 	bic.w	r3, r3, #1
 8006d50:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	3308      	adds	r3, #8
 8006d58:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006d5c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d62:	e841 2300 	strex	r3, r2, [r1]
 8006d66:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d1e5      	bne.n	8006d3a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d118      	bne.n	8006da8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	e853 3f00 	ldrex	r3, [r3]
 8006d82:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	f023 0310 	bic.w	r3, r3, #16
 8006d8a:	647b      	str	r3, [r7, #68]	; 0x44
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	461a      	mov	r2, r3
 8006d92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d94:	61bb      	str	r3, [r7, #24]
 8006d96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d98:	6979      	ldr	r1, [r7, #20]
 8006d9a:	69ba      	ldr	r2, [r7, #24]
 8006d9c:	e841 2300 	strex	r3, r2, [r1]
 8006da0:	613b      	str	r3, [r7, #16]
   return(result);
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d1e6      	bne.n	8006d76 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2220      	movs	r2, #32
 8006dac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2200      	movs	r2, #0
 8006db4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006dbc:	bf00      	nop
 8006dbe:	3754      	adds	r7, #84	; 0x54
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b084      	sub	sp, #16
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dd4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006de6:	68f8      	ldr	r0, [r7, #12]
 8006de8:	f7ff faaa 	bl	8006340 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006dec:	bf00      	nop
 8006dee:	3710      	adds	r7, #16
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}

08006df4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b088      	sub	sp, #32
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	e853 3f00 	ldrex	r3, [r3]
 8006e08:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e10:	61fb      	str	r3, [r7, #28]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	461a      	mov	r2, r3
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	61bb      	str	r3, [r7, #24]
 8006e1c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1e:	6979      	ldr	r1, [r7, #20]
 8006e20:	69ba      	ldr	r2, [r7, #24]
 8006e22:	e841 2300 	strex	r3, r2, [r1]
 8006e26:	613b      	str	r3, [r7, #16]
   return(result);
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1e6      	bne.n	8006dfc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2220      	movs	r2, #32
 8006e32:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2200      	movs	r2, #0
 8006e38:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f7ff fa76 	bl	800632c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e40:	bf00      	nop
 8006e42:	3720      	adds	r7, #32
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b096      	sub	sp, #88	; 0x58
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006e56:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e60:	2b22      	cmp	r3, #34	; 0x22
 8006e62:	f040 8098 	bne.w	8006f96 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e6c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006e70:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006e74:	b2d9      	uxtb	r1, r3
 8006e76:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006e7a:	b2da      	uxtb	r2, r3
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e80:	400a      	ands	r2, r1
 8006e82:	b2d2      	uxtb	r2, r2
 8006e84:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e8a:	1c5a      	adds	r2, r3, #1
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	3b01      	subs	r3, #1
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d17b      	bne.n	8006fa6 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eb6:	e853 3f00 	ldrex	r3, [r3]
 8006eba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006ebc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ebe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ec2:	653b      	str	r3, [r7, #80]	; 0x50
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	461a      	mov	r2, r3
 8006eca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ecc:	647b      	str	r3, [r7, #68]	; 0x44
 8006ece:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ed0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006ed2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ed4:	e841 2300 	strex	r3, r2, [r1]
 8006ed8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006eda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d1e6      	bne.n	8006eae <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	3308      	adds	r3, #8
 8006ee6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eea:	e853 3f00 	ldrex	r3, [r3]
 8006eee:	623b      	str	r3, [r7, #32]
   return(result);
 8006ef0:	6a3b      	ldr	r3, [r7, #32]
 8006ef2:	f023 0301 	bic.w	r3, r3, #1
 8006ef6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	3308      	adds	r3, #8
 8006efe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006f00:	633a      	str	r2, [r7, #48]	; 0x30
 8006f02:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f04:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006f06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f08:	e841 2300 	strex	r3, r2, [r1]
 8006f0c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d1e5      	bne.n	8006ee0 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2220      	movs	r2, #32
 8006f18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d12e      	bne.n	8006f8e <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2200      	movs	r2, #0
 8006f34:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	e853 3f00 	ldrex	r3, [r3]
 8006f42:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f023 0310 	bic.w	r3, r3, #16
 8006f4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	461a      	mov	r2, r3
 8006f52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f54:	61fb      	str	r3, [r7, #28]
 8006f56:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f58:	69b9      	ldr	r1, [r7, #24]
 8006f5a:	69fa      	ldr	r2, [r7, #28]
 8006f5c:	e841 2300 	strex	r3, r2, [r1]
 8006f60:	617b      	str	r3, [r7, #20]
   return(result);
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d1e6      	bne.n	8006f36 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	69db      	ldr	r3, [r3, #28]
 8006f6e:	f003 0310 	and.w	r3, r3, #16
 8006f72:	2b10      	cmp	r3, #16
 8006f74:	d103      	bne.n	8006f7e <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2210      	movs	r2, #16
 8006f7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006f84:	4619      	mov	r1, r3
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f7ff f9e4 	bl	8006354 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006f8c:	e00b      	b.n	8006fa6 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f7fa f874 	bl	800107c <HAL_UART_RxCpltCallback>
}
 8006f94:	e007      	b.n	8006fa6 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	699a      	ldr	r2, [r3, #24]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f042 0208 	orr.w	r2, r2, #8
 8006fa4:	619a      	str	r2, [r3, #24]
}
 8006fa6:	bf00      	nop
 8006fa8:	3758      	adds	r7, #88	; 0x58
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}

08006fae <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006fae:	b580      	push	{r7, lr}
 8006fb0:	b096      	sub	sp, #88	; 0x58
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006fbc:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006fc6:	2b22      	cmp	r3, #34	; 0x22
 8006fc8:	f040 8098 	bne.w	80070fc <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fda:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006fdc:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006fe0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006fe4:	4013      	ands	r3, r2
 8006fe6:	b29a      	uxth	r2, r3
 8006fe8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006fea:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ff0:	1c9a      	adds	r2, r3, #2
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	3b01      	subs	r3, #1
 8007000:	b29a      	uxth	r2, r3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800700e:	b29b      	uxth	r3, r3
 8007010:	2b00      	cmp	r3, #0
 8007012:	d17b      	bne.n	800710c <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800701c:	e853 3f00 	ldrex	r3, [r3]
 8007020:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007024:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007028:	64fb      	str	r3, [r7, #76]	; 0x4c
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	461a      	mov	r2, r3
 8007030:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007032:	643b      	str	r3, [r7, #64]	; 0x40
 8007034:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007036:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007038:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800703a:	e841 2300 	strex	r3, r2, [r1]
 800703e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007042:	2b00      	cmp	r3, #0
 8007044:	d1e6      	bne.n	8007014 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	3308      	adds	r3, #8
 800704c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800704e:	6a3b      	ldr	r3, [r7, #32]
 8007050:	e853 3f00 	ldrex	r3, [r3]
 8007054:	61fb      	str	r3, [r7, #28]
   return(result);
 8007056:	69fb      	ldr	r3, [r7, #28]
 8007058:	f023 0301 	bic.w	r3, r3, #1
 800705c:	64bb      	str	r3, [r7, #72]	; 0x48
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	3308      	adds	r3, #8
 8007064:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007066:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007068:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800706c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800706e:	e841 2300 	strex	r3, r2, [r1]
 8007072:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007076:	2b00      	cmp	r3, #0
 8007078:	d1e5      	bne.n	8007046 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2220      	movs	r2, #32
 800707e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007092:	2b01      	cmp	r3, #1
 8007094:	d12e      	bne.n	80070f4 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	e853 3f00 	ldrex	r3, [r3]
 80070a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	f023 0310 	bic.w	r3, r3, #16
 80070b0:	647b      	str	r3, [r7, #68]	; 0x44
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	461a      	mov	r2, r3
 80070b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070ba:	61bb      	str	r3, [r7, #24]
 80070bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070be:	6979      	ldr	r1, [r7, #20]
 80070c0:	69ba      	ldr	r2, [r7, #24]
 80070c2:	e841 2300 	strex	r3, r2, [r1]
 80070c6:	613b      	str	r3, [r7, #16]
   return(result);
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1e6      	bne.n	800709c <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	69db      	ldr	r3, [r3, #28]
 80070d4:	f003 0310 	and.w	r3, r3, #16
 80070d8:	2b10      	cmp	r3, #16
 80070da:	d103      	bne.n	80070e4 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	2210      	movs	r2, #16
 80070e2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80070ea:	4619      	mov	r1, r3
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f7ff f931 	bl	8006354 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80070f2:	e00b      	b.n	800710c <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f7f9 ffc1 	bl	800107c <HAL_UART_RxCpltCallback>
}
 80070fa:	e007      	b.n	800710c <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	699a      	ldr	r2, [r3, #24]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f042 0208 	orr.w	r2, r2, #8
 800710a:	619a      	str	r2, [r3, #24]
}
 800710c:	bf00      	nop
 800710e:	3758      	adds	r7, #88	; 0x58
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <atoi>:
 8007114:	220a      	movs	r2, #10
 8007116:	2100      	movs	r1, #0
 8007118:	f000 b8a2 	b.w	8007260 <strtol>

0800711c <siprintf>:
 800711c:	b40e      	push	{r1, r2, r3}
 800711e:	b500      	push	{lr}
 8007120:	b09c      	sub	sp, #112	; 0x70
 8007122:	ab1d      	add	r3, sp, #116	; 0x74
 8007124:	9002      	str	r0, [sp, #8]
 8007126:	9006      	str	r0, [sp, #24]
 8007128:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800712c:	4809      	ldr	r0, [pc, #36]	; (8007154 <siprintf+0x38>)
 800712e:	9107      	str	r1, [sp, #28]
 8007130:	9104      	str	r1, [sp, #16]
 8007132:	4909      	ldr	r1, [pc, #36]	; (8007158 <siprintf+0x3c>)
 8007134:	f853 2b04 	ldr.w	r2, [r3], #4
 8007138:	9105      	str	r1, [sp, #20]
 800713a:	6800      	ldr	r0, [r0, #0]
 800713c:	9301      	str	r3, [sp, #4]
 800713e:	a902      	add	r1, sp, #8
 8007140:	f000 f926 	bl	8007390 <_svfiprintf_r>
 8007144:	9b02      	ldr	r3, [sp, #8]
 8007146:	2200      	movs	r2, #0
 8007148:	701a      	strb	r2, [r3, #0]
 800714a:	b01c      	add	sp, #112	; 0x70
 800714c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007150:	b003      	add	sp, #12
 8007152:	4770      	bx	lr
 8007154:	2000006c 	.word	0x2000006c
 8007158:	ffff0208 	.word	0xffff0208

0800715c <_strtol_l.constprop.0>:
 800715c:	2b01      	cmp	r3, #1
 800715e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007162:	d001      	beq.n	8007168 <_strtol_l.constprop.0+0xc>
 8007164:	2b24      	cmp	r3, #36	; 0x24
 8007166:	d906      	bls.n	8007176 <_strtol_l.constprop.0+0x1a>
 8007168:	f000 f88c 	bl	8007284 <__errno>
 800716c:	2316      	movs	r3, #22
 800716e:	6003      	str	r3, [r0, #0]
 8007170:	2000      	movs	r0, #0
 8007172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007176:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800725c <_strtol_l.constprop.0+0x100>
 800717a:	460d      	mov	r5, r1
 800717c:	462e      	mov	r6, r5
 800717e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007182:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8007186:	f017 0708 	ands.w	r7, r7, #8
 800718a:	d1f7      	bne.n	800717c <_strtol_l.constprop.0+0x20>
 800718c:	2c2d      	cmp	r4, #45	; 0x2d
 800718e:	d132      	bne.n	80071f6 <_strtol_l.constprop.0+0x9a>
 8007190:	782c      	ldrb	r4, [r5, #0]
 8007192:	2701      	movs	r7, #1
 8007194:	1cb5      	adds	r5, r6, #2
 8007196:	2b00      	cmp	r3, #0
 8007198:	d05b      	beq.n	8007252 <_strtol_l.constprop.0+0xf6>
 800719a:	2b10      	cmp	r3, #16
 800719c:	d109      	bne.n	80071b2 <_strtol_l.constprop.0+0x56>
 800719e:	2c30      	cmp	r4, #48	; 0x30
 80071a0:	d107      	bne.n	80071b2 <_strtol_l.constprop.0+0x56>
 80071a2:	782c      	ldrb	r4, [r5, #0]
 80071a4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80071a8:	2c58      	cmp	r4, #88	; 0x58
 80071aa:	d14d      	bne.n	8007248 <_strtol_l.constprop.0+0xec>
 80071ac:	786c      	ldrb	r4, [r5, #1]
 80071ae:	2310      	movs	r3, #16
 80071b0:	3502      	adds	r5, #2
 80071b2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80071b6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80071ba:	f04f 0e00 	mov.w	lr, #0
 80071be:	fbb8 f9f3 	udiv	r9, r8, r3
 80071c2:	4676      	mov	r6, lr
 80071c4:	fb03 8a19 	mls	sl, r3, r9, r8
 80071c8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80071cc:	f1bc 0f09 	cmp.w	ip, #9
 80071d0:	d816      	bhi.n	8007200 <_strtol_l.constprop.0+0xa4>
 80071d2:	4664      	mov	r4, ip
 80071d4:	42a3      	cmp	r3, r4
 80071d6:	dd24      	ble.n	8007222 <_strtol_l.constprop.0+0xc6>
 80071d8:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 80071dc:	d008      	beq.n	80071f0 <_strtol_l.constprop.0+0x94>
 80071de:	45b1      	cmp	r9, r6
 80071e0:	d31c      	bcc.n	800721c <_strtol_l.constprop.0+0xc0>
 80071e2:	d101      	bne.n	80071e8 <_strtol_l.constprop.0+0x8c>
 80071e4:	45a2      	cmp	sl, r4
 80071e6:	db19      	blt.n	800721c <_strtol_l.constprop.0+0xc0>
 80071e8:	fb06 4603 	mla	r6, r6, r3, r4
 80071ec:	f04f 0e01 	mov.w	lr, #1
 80071f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80071f4:	e7e8      	b.n	80071c8 <_strtol_l.constprop.0+0x6c>
 80071f6:	2c2b      	cmp	r4, #43	; 0x2b
 80071f8:	bf04      	itt	eq
 80071fa:	782c      	ldrbeq	r4, [r5, #0]
 80071fc:	1cb5      	addeq	r5, r6, #2
 80071fe:	e7ca      	b.n	8007196 <_strtol_l.constprop.0+0x3a>
 8007200:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007204:	f1bc 0f19 	cmp.w	ip, #25
 8007208:	d801      	bhi.n	800720e <_strtol_l.constprop.0+0xb2>
 800720a:	3c37      	subs	r4, #55	; 0x37
 800720c:	e7e2      	b.n	80071d4 <_strtol_l.constprop.0+0x78>
 800720e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007212:	f1bc 0f19 	cmp.w	ip, #25
 8007216:	d804      	bhi.n	8007222 <_strtol_l.constprop.0+0xc6>
 8007218:	3c57      	subs	r4, #87	; 0x57
 800721a:	e7db      	b.n	80071d4 <_strtol_l.constprop.0+0x78>
 800721c:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8007220:	e7e6      	b.n	80071f0 <_strtol_l.constprop.0+0x94>
 8007222:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8007226:	d105      	bne.n	8007234 <_strtol_l.constprop.0+0xd8>
 8007228:	2322      	movs	r3, #34	; 0x22
 800722a:	6003      	str	r3, [r0, #0]
 800722c:	4646      	mov	r6, r8
 800722e:	b942      	cbnz	r2, 8007242 <_strtol_l.constprop.0+0xe6>
 8007230:	4630      	mov	r0, r6
 8007232:	e79e      	b.n	8007172 <_strtol_l.constprop.0+0x16>
 8007234:	b107      	cbz	r7, 8007238 <_strtol_l.constprop.0+0xdc>
 8007236:	4276      	negs	r6, r6
 8007238:	2a00      	cmp	r2, #0
 800723a:	d0f9      	beq.n	8007230 <_strtol_l.constprop.0+0xd4>
 800723c:	f1be 0f00 	cmp.w	lr, #0
 8007240:	d000      	beq.n	8007244 <_strtol_l.constprop.0+0xe8>
 8007242:	1e69      	subs	r1, r5, #1
 8007244:	6011      	str	r1, [r2, #0]
 8007246:	e7f3      	b.n	8007230 <_strtol_l.constprop.0+0xd4>
 8007248:	2430      	movs	r4, #48	; 0x30
 800724a:	2b00      	cmp	r3, #0
 800724c:	d1b1      	bne.n	80071b2 <_strtol_l.constprop.0+0x56>
 800724e:	2308      	movs	r3, #8
 8007250:	e7af      	b.n	80071b2 <_strtol_l.constprop.0+0x56>
 8007252:	2c30      	cmp	r4, #48	; 0x30
 8007254:	d0a5      	beq.n	80071a2 <_strtol_l.constprop.0+0x46>
 8007256:	230a      	movs	r3, #10
 8007258:	e7ab      	b.n	80071b2 <_strtol_l.constprop.0+0x56>
 800725a:	bf00      	nop
 800725c:	08007bb1 	.word	0x08007bb1

08007260 <strtol>:
 8007260:	4613      	mov	r3, r2
 8007262:	460a      	mov	r2, r1
 8007264:	4601      	mov	r1, r0
 8007266:	4802      	ldr	r0, [pc, #8]	; (8007270 <strtol+0x10>)
 8007268:	6800      	ldr	r0, [r0, #0]
 800726a:	f7ff bf77 	b.w	800715c <_strtol_l.constprop.0>
 800726e:	bf00      	nop
 8007270:	2000006c 	.word	0x2000006c

08007274 <memset>:
 8007274:	4402      	add	r2, r0
 8007276:	4603      	mov	r3, r0
 8007278:	4293      	cmp	r3, r2
 800727a:	d100      	bne.n	800727e <memset+0xa>
 800727c:	4770      	bx	lr
 800727e:	f803 1b01 	strb.w	r1, [r3], #1
 8007282:	e7f9      	b.n	8007278 <memset+0x4>

08007284 <__errno>:
 8007284:	4b01      	ldr	r3, [pc, #4]	; (800728c <__errno+0x8>)
 8007286:	6818      	ldr	r0, [r3, #0]
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	2000006c 	.word	0x2000006c

08007290 <__libc_init_array>:
 8007290:	b570      	push	{r4, r5, r6, lr}
 8007292:	4d0d      	ldr	r5, [pc, #52]	; (80072c8 <__libc_init_array+0x38>)
 8007294:	4c0d      	ldr	r4, [pc, #52]	; (80072cc <__libc_init_array+0x3c>)
 8007296:	1b64      	subs	r4, r4, r5
 8007298:	10a4      	asrs	r4, r4, #2
 800729a:	2600      	movs	r6, #0
 800729c:	42a6      	cmp	r6, r4
 800729e:	d109      	bne.n	80072b4 <__libc_init_array+0x24>
 80072a0:	4d0b      	ldr	r5, [pc, #44]	; (80072d0 <__libc_init_array+0x40>)
 80072a2:	4c0c      	ldr	r4, [pc, #48]	; (80072d4 <__libc_init_array+0x44>)
 80072a4:	f000 fc6a 	bl	8007b7c <_init>
 80072a8:	1b64      	subs	r4, r4, r5
 80072aa:	10a4      	asrs	r4, r4, #2
 80072ac:	2600      	movs	r6, #0
 80072ae:	42a6      	cmp	r6, r4
 80072b0:	d105      	bne.n	80072be <__libc_init_array+0x2e>
 80072b2:	bd70      	pop	{r4, r5, r6, pc}
 80072b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80072b8:	4798      	blx	r3
 80072ba:	3601      	adds	r6, #1
 80072bc:	e7ee      	b.n	800729c <__libc_init_array+0xc>
 80072be:	f855 3b04 	ldr.w	r3, [r5], #4
 80072c2:	4798      	blx	r3
 80072c4:	3601      	adds	r6, #1
 80072c6:	e7f2      	b.n	80072ae <__libc_init_array+0x1e>
 80072c8:	08007cec 	.word	0x08007cec
 80072cc:	08007cec 	.word	0x08007cec
 80072d0:	08007cec 	.word	0x08007cec
 80072d4:	08007cf0 	.word	0x08007cf0

080072d8 <__retarget_lock_acquire_recursive>:
 80072d8:	4770      	bx	lr

080072da <__retarget_lock_release_recursive>:
 80072da:	4770      	bx	lr

080072dc <__ssputs_r>:
 80072dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072e0:	688e      	ldr	r6, [r1, #8]
 80072e2:	461f      	mov	r7, r3
 80072e4:	42be      	cmp	r6, r7
 80072e6:	680b      	ldr	r3, [r1, #0]
 80072e8:	4682      	mov	sl, r0
 80072ea:	460c      	mov	r4, r1
 80072ec:	4690      	mov	r8, r2
 80072ee:	d82c      	bhi.n	800734a <__ssputs_r+0x6e>
 80072f0:	898a      	ldrh	r2, [r1, #12]
 80072f2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80072f6:	d026      	beq.n	8007346 <__ssputs_r+0x6a>
 80072f8:	6965      	ldr	r5, [r4, #20]
 80072fa:	6909      	ldr	r1, [r1, #16]
 80072fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007300:	eba3 0901 	sub.w	r9, r3, r1
 8007304:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007308:	1c7b      	adds	r3, r7, #1
 800730a:	444b      	add	r3, r9
 800730c:	106d      	asrs	r5, r5, #1
 800730e:	429d      	cmp	r5, r3
 8007310:	bf38      	it	cc
 8007312:	461d      	movcc	r5, r3
 8007314:	0553      	lsls	r3, r2, #21
 8007316:	d527      	bpl.n	8007368 <__ssputs_r+0x8c>
 8007318:	4629      	mov	r1, r5
 800731a:	f000 f957 	bl	80075cc <_malloc_r>
 800731e:	4606      	mov	r6, r0
 8007320:	b360      	cbz	r0, 800737c <__ssputs_r+0xa0>
 8007322:	6921      	ldr	r1, [r4, #16]
 8007324:	464a      	mov	r2, r9
 8007326:	f000 fbc7 	bl	8007ab8 <memcpy>
 800732a:	89a3      	ldrh	r3, [r4, #12]
 800732c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007330:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007334:	81a3      	strh	r3, [r4, #12]
 8007336:	6126      	str	r6, [r4, #16]
 8007338:	6165      	str	r5, [r4, #20]
 800733a:	444e      	add	r6, r9
 800733c:	eba5 0509 	sub.w	r5, r5, r9
 8007340:	6026      	str	r6, [r4, #0]
 8007342:	60a5      	str	r5, [r4, #8]
 8007344:	463e      	mov	r6, r7
 8007346:	42be      	cmp	r6, r7
 8007348:	d900      	bls.n	800734c <__ssputs_r+0x70>
 800734a:	463e      	mov	r6, r7
 800734c:	6820      	ldr	r0, [r4, #0]
 800734e:	4632      	mov	r2, r6
 8007350:	4641      	mov	r1, r8
 8007352:	f000 fb86 	bl	8007a62 <memmove>
 8007356:	68a3      	ldr	r3, [r4, #8]
 8007358:	1b9b      	subs	r3, r3, r6
 800735a:	60a3      	str	r3, [r4, #8]
 800735c:	6823      	ldr	r3, [r4, #0]
 800735e:	4433      	add	r3, r6
 8007360:	6023      	str	r3, [r4, #0]
 8007362:	2000      	movs	r0, #0
 8007364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007368:	462a      	mov	r2, r5
 800736a:	f000 fb4b 	bl	8007a04 <_realloc_r>
 800736e:	4606      	mov	r6, r0
 8007370:	2800      	cmp	r0, #0
 8007372:	d1e0      	bne.n	8007336 <__ssputs_r+0x5a>
 8007374:	6921      	ldr	r1, [r4, #16]
 8007376:	4650      	mov	r0, sl
 8007378:	f000 fbac 	bl	8007ad4 <_free_r>
 800737c:	230c      	movs	r3, #12
 800737e:	f8ca 3000 	str.w	r3, [sl]
 8007382:	89a3      	ldrh	r3, [r4, #12]
 8007384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007388:	81a3      	strh	r3, [r4, #12]
 800738a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800738e:	e7e9      	b.n	8007364 <__ssputs_r+0x88>

08007390 <_svfiprintf_r>:
 8007390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007394:	4698      	mov	r8, r3
 8007396:	898b      	ldrh	r3, [r1, #12]
 8007398:	061b      	lsls	r3, r3, #24
 800739a:	b09d      	sub	sp, #116	; 0x74
 800739c:	4607      	mov	r7, r0
 800739e:	460d      	mov	r5, r1
 80073a0:	4614      	mov	r4, r2
 80073a2:	d50e      	bpl.n	80073c2 <_svfiprintf_r+0x32>
 80073a4:	690b      	ldr	r3, [r1, #16]
 80073a6:	b963      	cbnz	r3, 80073c2 <_svfiprintf_r+0x32>
 80073a8:	2140      	movs	r1, #64	; 0x40
 80073aa:	f000 f90f 	bl	80075cc <_malloc_r>
 80073ae:	6028      	str	r0, [r5, #0]
 80073b0:	6128      	str	r0, [r5, #16]
 80073b2:	b920      	cbnz	r0, 80073be <_svfiprintf_r+0x2e>
 80073b4:	230c      	movs	r3, #12
 80073b6:	603b      	str	r3, [r7, #0]
 80073b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073bc:	e0d0      	b.n	8007560 <_svfiprintf_r+0x1d0>
 80073be:	2340      	movs	r3, #64	; 0x40
 80073c0:	616b      	str	r3, [r5, #20]
 80073c2:	2300      	movs	r3, #0
 80073c4:	9309      	str	r3, [sp, #36]	; 0x24
 80073c6:	2320      	movs	r3, #32
 80073c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80073d0:	2330      	movs	r3, #48	; 0x30
 80073d2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007578 <_svfiprintf_r+0x1e8>
 80073d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073da:	f04f 0901 	mov.w	r9, #1
 80073de:	4623      	mov	r3, r4
 80073e0:	469a      	mov	sl, r3
 80073e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073e6:	b10a      	cbz	r2, 80073ec <_svfiprintf_r+0x5c>
 80073e8:	2a25      	cmp	r2, #37	; 0x25
 80073ea:	d1f9      	bne.n	80073e0 <_svfiprintf_r+0x50>
 80073ec:	ebba 0b04 	subs.w	fp, sl, r4
 80073f0:	d00b      	beq.n	800740a <_svfiprintf_r+0x7a>
 80073f2:	465b      	mov	r3, fp
 80073f4:	4622      	mov	r2, r4
 80073f6:	4629      	mov	r1, r5
 80073f8:	4638      	mov	r0, r7
 80073fa:	f7ff ff6f 	bl	80072dc <__ssputs_r>
 80073fe:	3001      	adds	r0, #1
 8007400:	f000 80a9 	beq.w	8007556 <_svfiprintf_r+0x1c6>
 8007404:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007406:	445a      	add	r2, fp
 8007408:	9209      	str	r2, [sp, #36]	; 0x24
 800740a:	f89a 3000 	ldrb.w	r3, [sl]
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 80a1 	beq.w	8007556 <_svfiprintf_r+0x1c6>
 8007414:	2300      	movs	r3, #0
 8007416:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800741a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800741e:	f10a 0a01 	add.w	sl, sl, #1
 8007422:	9304      	str	r3, [sp, #16]
 8007424:	9307      	str	r3, [sp, #28]
 8007426:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800742a:	931a      	str	r3, [sp, #104]	; 0x68
 800742c:	4654      	mov	r4, sl
 800742e:	2205      	movs	r2, #5
 8007430:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007434:	4850      	ldr	r0, [pc, #320]	; (8007578 <_svfiprintf_r+0x1e8>)
 8007436:	f7f8 fef3 	bl	8000220 <memchr>
 800743a:	9a04      	ldr	r2, [sp, #16]
 800743c:	b9d8      	cbnz	r0, 8007476 <_svfiprintf_r+0xe6>
 800743e:	06d0      	lsls	r0, r2, #27
 8007440:	bf44      	itt	mi
 8007442:	2320      	movmi	r3, #32
 8007444:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007448:	0711      	lsls	r1, r2, #28
 800744a:	bf44      	itt	mi
 800744c:	232b      	movmi	r3, #43	; 0x2b
 800744e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007452:	f89a 3000 	ldrb.w	r3, [sl]
 8007456:	2b2a      	cmp	r3, #42	; 0x2a
 8007458:	d015      	beq.n	8007486 <_svfiprintf_r+0xf6>
 800745a:	9a07      	ldr	r2, [sp, #28]
 800745c:	4654      	mov	r4, sl
 800745e:	2000      	movs	r0, #0
 8007460:	f04f 0c0a 	mov.w	ip, #10
 8007464:	4621      	mov	r1, r4
 8007466:	f811 3b01 	ldrb.w	r3, [r1], #1
 800746a:	3b30      	subs	r3, #48	; 0x30
 800746c:	2b09      	cmp	r3, #9
 800746e:	d94d      	bls.n	800750c <_svfiprintf_r+0x17c>
 8007470:	b1b0      	cbz	r0, 80074a0 <_svfiprintf_r+0x110>
 8007472:	9207      	str	r2, [sp, #28]
 8007474:	e014      	b.n	80074a0 <_svfiprintf_r+0x110>
 8007476:	eba0 0308 	sub.w	r3, r0, r8
 800747a:	fa09 f303 	lsl.w	r3, r9, r3
 800747e:	4313      	orrs	r3, r2
 8007480:	9304      	str	r3, [sp, #16]
 8007482:	46a2      	mov	sl, r4
 8007484:	e7d2      	b.n	800742c <_svfiprintf_r+0x9c>
 8007486:	9b03      	ldr	r3, [sp, #12]
 8007488:	1d19      	adds	r1, r3, #4
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	9103      	str	r1, [sp, #12]
 800748e:	2b00      	cmp	r3, #0
 8007490:	bfbb      	ittet	lt
 8007492:	425b      	neglt	r3, r3
 8007494:	f042 0202 	orrlt.w	r2, r2, #2
 8007498:	9307      	strge	r3, [sp, #28]
 800749a:	9307      	strlt	r3, [sp, #28]
 800749c:	bfb8      	it	lt
 800749e:	9204      	strlt	r2, [sp, #16]
 80074a0:	7823      	ldrb	r3, [r4, #0]
 80074a2:	2b2e      	cmp	r3, #46	; 0x2e
 80074a4:	d10c      	bne.n	80074c0 <_svfiprintf_r+0x130>
 80074a6:	7863      	ldrb	r3, [r4, #1]
 80074a8:	2b2a      	cmp	r3, #42	; 0x2a
 80074aa:	d134      	bne.n	8007516 <_svfiprintf_r+0x186>
 80074ac:	9b03      	ldr	r3, [sp, #12]
 80074ae:	1d1a      	adds	r2, r3, #4
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	9203      	str	r2, [sp, #12]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	bfb8      	it	lt
 80074b8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80074bc:	3402      	adds	r4, #2
 80074be:	9305      	str	r3, [sp, #20]
 80074c0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007588 <_svfiprintf_r+0x1f8>
 80074c4:	7821      	ldrb	r1, [r4, #0]
 80074c6:	2203      	movs	r2, #3
 80074c8:	4650      	mov	r0, sl
 80074ca:	f7f8 fea9 	bl	8000220 <memchr>
 80074ce:	b138      	cbz	r0, 80074e0 <_svfiprintf_r+0x150>
 80074d0:	9b04      	ldr	r3, [sp, #16]
 80074d2:	eba0 000a 	sub.w	r0, r0, sl
 80074d6:	2240      	movs	r2, #64	; 0x40
 80074d8:	4082      	lsls	r2, r0
 80074da:	4313      	orrs	r3, r2
 80074dc:	3401      	adds	r4, #1
 80074de:	9304      	str	r3, [sp, #16]
 80074e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074e4:	4825      	ldr	r0, [pc, #148]	; (800757c <_svfiprintf_r+0x1ec>)
 80074e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074ea:	2206      	movs	r2, #6
 80074ec:	f7f8 fe98 	bl	8000220 <memchr>
 80074f0:	2800      	cmp	r0, #0
 80074f2:	d038      	beq.n	8007566 <_svfiprintf_r+0x1d6>
 80074f4:	4b22      	ldr	r3, [pc, #136]	; (8007580 <_svfiprintf_r+0x1f0>)
 80074f6:	bb1b      	cbnz	r3, 8007540 <_svfiprintf_r+0x1b0>
 80074f8:	9b03      	ldr	r3, [sp, #12]
 80074fa:	3307      	adds	r3, #7
 80074fc:	f023 0307 	bic.w	r3, r3, #7
 8007500:	3308      	adds	r3, #8
 8007502:	9303      	str	r3, [sp, #12]
 8007504:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007506:	4433      	add	r3, r6
 8007508:	9309      	str	r3, [sp, #36]	; 0x24
 800750a:	e768      	b.n	80073de <_svfiprintf_r+0x4e>
 800750c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007510:	460c      	mov	r4, r1
 8007512:	2001      	movs	r0, #1
 8007514:	e7a6      	b.n	8007464 <_svfiprintf_r+0xd4>
 8007516:	2300      	movs	r3, #0
 8007518:	3401      	adds	r4, #1
 800751a:	9305      	str	r3, [sp, #20]
 800751c:	4619      	mov	r1, r3
 800751e:	f04f 0c0a 	mov.w	ip, #10
 8007522:	4620      	mov	r0, r4
 8007524:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007528:	3a30      	subs	r2, #48	; 0x30
 800752a:	2a09      	cmp	r2, #9
 800752c:	d903      	bls.n	8007536 <_svfiprintf_r+0x1a6>
 800752e:	2b00      	cmp	r3, #0
 8007530:	d0c6      	beq.n	80074c0 <_svfiprintf_r+0x130>
 8007532:	9105      	str	r1, [sp, #20]
 8007534:	e7c4      	b.n	80074c0 <_svfiprintf_r+0x130>
 8007536:	fb0c 2101 	mla	r1, ip, r1, r2
 800753a:	4604      	mov	r4, r0
 800753c:	2301      	movs	r3, #1
 800753e:	e7f0      	b.n	8007522 <_svfiprintf_r+0x192>
 8007540:	ab03      	add	r3, sp, #12
 8007542:	9300      	str	r3, [sp, #0]
 8007544:	462a      	mov	r2, r5
 8007546:	4b0f      	ldr	r3, [pc, #60]	; (8007584 <_svfiprintf_r+0x1f4>)
 8007548:	a904      	add	r1, sp, #16
 800754a:	4638      	mov	r0, r7
 800754c:	f3af 8000 	nop.w
 8007550:	1c42      	adds	r2, r0, #1
 8007552:	4606      	mov	r6, r0
 8007554:	d1d6      	bne.n	8007504 <_svfiprintf_r+0x174>
 8007556:	89ab      	ldrh	r3, [r5, #12]
 8007558:	065b      	lsls	r3, r3, #25
 800755a:	f53f af2d 	bmi.w	80073b8 <_svfiprintf_r+0x28>
 800755e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007560:	b01d      	add	sp, #116	; 0x74
 8007562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007566:	ab03      	add	r3, sp, #12
 8007568:	9300      	str	r3, [sp, #0]
 800756a:	462a      	mov	r2, r5
 800756c:	4b05      	ldr	r3, [pc, #20]	; (8007584 <_svfiprintf_r+0x1f4>)
 800756e:	a904      	add	r1, sp, #16
 8007570:	4638      	mov	r0, r7
 8007572:	f000 f919 	bl	80077a8 <_printf_i>
 8007576:	e7eb      	b.n	8007550 <_svfiprintf_r+0x1c0>
 8007578:	08007cb1 	.word	0x08007cb1
 800757c:	08007cbb 	.word	0x08007cbb
 8007580:	00000000 	.word	0x00000000
 8007584:	080072dd 	.word	0x080072dd
 8007588:	08007cb7 	.word	0x08007cb7

0800758c <sbrk_aligned>:
 800758c:	b570      	push	{r4, r5, r6, lr}
 800758e:	4e0e      	ldr	r6, [pc, #56]	; (80075c8 <sbrk_aligned+0x3c>)
 8007590:	460c      	mov	r4, r1
 8007592:	6831      	ldr	r1, [r6, #0]
 8007594:	4605      	mov	r5, r0
 8007596:	b911      	cbnz	r1, 800759e <sbrk_aligned+0x12>
 8007598:	f000 fa7e 	bl	8007a98 <_sbrk_r>
 800759c:	6030      	str	r0, [r6, #0]
 800759e:	4621      	mov	r1, r4
 80075a0:	4628      	mov	r0, r5
 80075a2:	f000 fa79 	bl	8007a98 <_sbrk_r>
 80075a6:	1c43      	adds	r3, r0, #1
 80075a8:	d00a      	beq.n	80075c0 <sbrk_aligned+0x34>
 80075aa:	1cc4      	adds	r4, r0, #3
 80075ac:	f024 0403 	bic.w	r4, r4, #3
 80075b0:	42a0      	cmp	r0, r4
 80075b2:	d007      	beq.n	80075c4 <sbrk_aligned+0x38>
 80075b4:	1a21      	subs	r1, r4, r0
 80075b6:	4628      	mov	r0, r5
 80075b8:	f000 fa6e 	bl	8007a98 <_sbrk_r>
 80075bc:	3001      	adds	r0, #1
 80075be:	d101      	bne.n	80075c4 <sbrk_aligned+0x38>
 80075c0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80075c4:	4620      	mov	r0, r4
 80075c6:	bd70      	pop	{r4, r5, r6, pc}
 80075c8:	2000064c 	.word	0x2000064c

080075cc <_malloc_r>:
 80075cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075d0:	1ccd      	adds	r5, r1, #3
 80075d2:	f025 0503 	bic.w	r5, r5, #3
 80075d6:	3508      	adds	r5, #8
 80075d8:	2d0c      	cmp	r5, #12
 80075da:	bf38      	it	cc
 80075dc:	250c      	movcc	r5, #12
 80075de:	2d00      	cmp	r5, #0
 80075e0:	4607      	mov	r7, r0
 80075e2:	db01      	blt.n	80075e8 <_malloc_r+0x1c>
 80075e4:	42a9      	cmp	r1, r5
 80075e6:	d905      	bls.n	80075f4 <_malloc_r+0x28>
 80075e8:	230c      	movs	r3, #12
 80075ea:	603b      	str	r3, [r7, #0]
 80075ec:	2600      	movs	r6, #0
 80075ee:	4630      	mov	r0, r6
 80075f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80076c8 <_malloc_r+0xfc>
 80075f8:	f000 f9f8 	bl	80079ec <__malloc_lock>
 80075fc:	f8d8 3000 	ldr.w	r3, [r8]
 8007600:	461c      	mov	r4, r3
 8007602:	bb5c      	cbnz	r4, 800765c <_malloc_r+0x90>
 8007604:	4629      	mov	r1, r5
 8007606:	4638      	mov	r0, r7
 8007608:	f7ff ffc0 	bl	800758c <sbrk_aligned>
 800760c:	1c43      	adds	r3, r0, #1
 800760e:	4604      	mov	r4, r0
 8007610:	d155      	bne.n	80076be <_malloc_r+0xf2>
 8007612:	f8d8 4000 	ldr.w	r4, [r8]
 8007616:	4626      	mov	r6, r4
 8007618:	2e00      	cmp	r6, #0
 800761a:	d145      	bne.n	80076a8 <_malloc_r+0xdc>
 800761c:	2c00      	cmp	r4, #0
 800761e:	d048      	beq.n	80076b2 <_malloc_r+0xe6>
 8007620:	6823      	ldr	r3, [r4, #0]
 8007622:	4631      	mov	r1, r6
 8007624:	4638      	mov	r0, r7
 8007626:	eb04 0903 	add.w	r9, r4, r3
 800762a:	f000 fa35 	bl	8007a98 <_sbrk_r>
 800762e:	4581      	cmp	r9, r0
 8007630:	d13f      	bne.n	80076b2 <_malloc_r+0xe6>
 8007632:	6821      	ldr	r1, [r4, #0]
 8007634:	1a6d      	subs	r5, r5, r1
 8007636:	4629      	mov	r1, r5
 8007638:	4638      	mov	r0, r7
 800763a:	f7ff ffa7 	bl	800758c <sbrk_aligned>
 800763e:	3001      	adds	r0, #1
 8007640:	d037      	beq.n	80076b2 <_malloc_r+0xe6>
 8007642:	6823      	ldr	r3, [r4, #0]
 8007644:	442b      	add	r3, r5
 8007646:	6023      	str	r3, [r4, #0]
 8007648:	f8d8 3000 	ldr.w	r3, [r8]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d038      	beq.n	80076c2 <_malloc_r+0xf6>
 8007650:	685a      	ldr	r2, [r3, #4]
 8007652:	42a2      	cmp	r2, r4
 8007654:	d12b      	bne.n	80076ae <_malloc_r+0xe2>
 8007656:	2200      	movs	r2, #0
 8007658:	605a      	str	r2, [r3, #4]
 800765a:	e00f      	b.n	800767c <_malloc_r+0xb0>
 800765c:	6822      	ldr	r2, [r4, #0]
 800765e:	1b52      	subs	r2, r2, r5
 8007660:	d41f      	bmi.n	80076a2 <_malloc_r+0xd6>
 8007662:	2a0b      	cmp	r2, #11
 8007664:	d917      	bls.n	8007696 <_malloc_r+0xca>
 8007666:	1961      	adds	r1, r4, r5
 8007668:	42a3      	cmp	r3, r4
 800766a:	6025      	str	r5, [r4, #0]
 800766c:	bf18      	it	ne
 800766e:	6059      	strne	r1, [r3, #4]
 8007670:	6863      	ldr	r3, [r4, #4]
 8007672:	bf08      	it	eq
 8007674:	f8c8 1000 	streq.w	r1, [r8]
 8007678:	5162      	str	r2, [r4, r5]
 800767a:	604b      	str	r3, [r1, #4]
 800767c:	4638      	mov	r0, r7
 800767e:	f104 060b 	add.w	r6, r4, #11
 8007682:	f000 f9b9 	bl	80079f8 <__malloc_unlock>
 8007686:	f026 0607 	bic.w	r6, r6, #7
 800768a:	1d23      	adds	r3, r4, #4
 800768c:	1af2      	subs	r2, r6, r3
 800768e:	d0ae      	beq.n	80075ee <_malloc_r+0x22>
 8007690:	1b9b      	subs	r3, r3, r6
 8007692:	50a3      	str	r3, [r4, r2]
 8007694:	e7ab      	b.n	80075ee <_malloc_r+0x22>
 8007696:	42a3      	cmp	r3, r4
 8007698:	6862      	ldr	r2, [r4, #4]
 800769a:	d1dd      	bne.n	8007658 <_malloc_r+0x8c>
 800769c:	f8c8 2000 	str.w	r2, [r8]
 80076a0:	e7ec      	b.n	800767c <_malloc_r+0xb0>
 80076a2:	4623      	mov	r3, r4
 80076a4:	6864      	ldr	r4, [r4, #4]
 80076a6:	e7ac      	b.n	8007602 <_malloc_r+0x36>
 80076a8:	4634      	mov	r4, r6
 80076aa:	6876      	ldr	r6, [r6, #4]
 80076ac:	e7b4      	b.n	8007618 <_malloc_r+0x4c>
 80076ae:	4613      	mov	r3, r2
 80076b0:	e7cc      	b.n	800764c <_malloc_r+0x80>
 80076b2:	230c      	movs	r3, #12
 80076b4:	603b      	str	r3, [r7, #0]
 80076b6:	4638      	mov	r0, r7
 80076b8:	f000 f99e 	bl	80079f8 <__malloc_unlock>
 80076bc:	e797      	b.n	80075ee <_malloc_r+0x22>
 80076be:	6025      	str	r5, [r4, #0]
 80076c0:	e7dc      	b.n	800767c <_malloc_r+0xb0>
 80076c2:	605b      	str	r3, [r3, #4]
 80076c4:	deff      	udf	#255	; 0xff
 80076c6:	bf00      	nop
 80076c8:	20000648 	.word	0x20000648

080076cc <_printf_common>:
 80076cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076d0:	4616      	mov	r6, r2
 80076d2:	4699      	mov	r9, r3
 80076d4:	688a      	ldr	r2, [r1, #8]
 80076d6:	690b      	ldr	r3, [r1, #16]
 80076d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80076dc:	4293      	cmp	r3, r2
 80076de:	bfb8      	it	lt
 80076e0:	4613      	movlt	r3, r2
 80076e2:	6033      	str	r3, [r6, #0]
 80076e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80076e8:	4607      	mov	r7, r0
 80076ea:	460c      	mov	r4, r1
 80076ec:	b10a      	cbz	r2, 80076f2 <_printf_common+0x26>
 80076ee:	3301      	adds	r3, #1
 80076f0:	6033      	str	r3, [r6, #0]
 80076f2:	6823      	ldr	r3, [r4, #0]
 80076f4:	0699      	lsls	r1, r3, #26
 80076f6:	bf42      	ittt	mi
 80076f8:	6833      	ldrmi	r3, [r6, #0]
 80076fa:	3302      	addmi	r3, #2
 80076fc:	6033      	strmi	r3, [r6, #0]
 80076fe:	6825      	ldr	r5, [r4, #0]
 8007700:	f015 0506 	ands.w	r5, r5, #6
 8007704:	d106      	bne.n	8007714 <_printf_common+0x48>
 8007706:	f104 0a19 	add.w	sl, r4, #25
 800770a:	68e3      	ldr	r3, [r4, #12]
 800770c:	6832      	ldr	r2, [r6, #0]
 800770e:	1a9b      	subs	r3, r3, r2
 8007710:	42ab      	cmp	r3, r5
 8007712:	dc26      	bgt.n	8007762 <_printf_common+0x96>
 8007714:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007718:	1e13      	subs	r3, r2, #0
 800771a:	6822      	ldr	r2, [r4, #0]
 800771c:	bf18      	it	ne
 800771e:	2301      	movne	r3, #1
 8007720:	0692      	lsls	r2, r2, #26
 8007722:	d42b      	bmi.n	800777c <_printf_common+0xb0>
 8007724:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007728:	4649      	mov	r1, r9
 800772a:	4638      	mov	r0, r7
 800772c:	47c0      	blx	r8
 800772e:	3001      	adds	r0, #1
 8007730:	d01e      	beq.n	8007770 <_printf_common+0xa4>
 8007732:	6823      	ldr	r3, [r4, #0]
 8007734:	6922      	ldr	r2, [r4, #16]
 8007736:	f003 0306 	and.w	r3, r3, #6
 800773a:	2b04      	cmp	r3, #4
 800773c:	bf02      	ittt	eq
 800773e:	68e5      	ldreq	r5, [r4, #12]
 8007740:	6833      	ldreq	r3, [r6, #0]
 8007742:	1aed      	subeq	r5, r5, r3
 8007744:	68a3      	ldr	r3, [r4, #8]
 8007746:	bf0c      	ite	eq
 8007748:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800774c:	2500      	movne	r5, #0
 800774e:	4293      	cmp	r3, r2
 8007750:	bfc4      	itt	gt
 8007752:	1a9b      	subgt	r3, r3, r2
 8007754:	18ed      	addgt	r5, r5, r3
 8007756:	2600      	movs	r6, #0
 8007758:	341a      	adds	r4, #26
 800775a:	42b5      	cmp	r5, r6
 800775c:	d11a      	bne.n	8007794 <_printf_common+0xc8>
 800775e:	2000      	movs	r0, #0
 8007760:	e008      	b.n	8007774 <_printf_common+0xa8>
 8007762:	2301      	movs	r3, #1
 8007764:	4652      	mov	r2, sl
 8007766:	4649      	mov	r1, r9
 8007768:	4638      	mov	r0, r7
 800776a:	47c0      	blx	r8
 800776c:	3001      	adds	r0, #1
 800776e:	d103      	bne.n	8007778 <_printf_common+0xac>
 8007770:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007778:	3501      	adds	r5, #1
 800777a:	e7c6      	b.n	800770a <_printf_common+0x3e>
 800777c:	18e1      	adds	r1, r4, r3
 800777e:	1c5a      	adds	r2, r3, #1
 8007780:	2030      	movs	r0, #48	; 0x30
 8007782:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007786:	4422      	add	r2, r4
 8007788:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800778c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007790:	3302      	adds	r3, #2
 8007792:	e7c7      	b.n	8007724 <_printf_common+0x58>
 8007794:	2301      	movs	r3, #1
 8007796:	4622      	mov	r2, r4
 8007798:	4649      	mov	r1, r9
 800779a:	4638      	mov	r0, r7
 800779c:	47c0      	blx	r8
 800779e:	3001      	adds	r0, #1
 80077a0:	d0e6      	beq.n	8007770 <_printf_common+0xa4>
 80077a2:	3601      	adds	r6, #1
 80077a4:	e7d9      	b.n	800775a <_printf_common+0x8e>
	...

080077a8 <_printf_i>:
 80077a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077ac:	7e0f      	ldrb	r7, [r1, #24]
 80077ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80077b0:	2f78      	cmp	r7, #120	; 0x78
 80077b2:	4691      	mov	r9, r2
 80077b4:	4680      	mov	r8, r0
 80077b6:	460c      	mov	r4, r1
 80077b8:	469a      	mov	sl, r3
 80077ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80077be:	d807      	bhi.n	80077d0 <_printf_i+0x28>
 80077c0:	2f62      	cmp	r7, #98	; 0x62
 80077c2:	d80a      	bhi.n	80077da <_printf_i+0x32>
 80077c4:	2f00      	cmp	r7, #0
 80077c6:	f000 80d4 	beq.w	8007972 <_printf_i+0x1ca>
 80077ca:	2f58      	cmp	r7, #88	; 0x58
 80077cc:	f000 80c0 	beq.w	8007950 <_printf_i+0x1a8>
 80077d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80077d8:	e03a      	b.n	8007850 <_printf_i+0xa8>
 80077da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80077de:	2b15      	cmp	r3, #21
 80077e0:	d8f6      	bhi.n	80077d0 <_printf_i+0x28>
 80077e2:	a101      	add	r1, pc, #4	; (adr r1, 80077e8 <_printf_i+0x40>)
 80077e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077e8:	08007841 	.word	0x08007841
 80077ec:	08007855 	.word	0x08007855
 80077f0:	080077d1 	.word	0x080077d1
 80077f4:	080077d1 	.word	0x080077d1
 80077f8:	080077d1 	.word	0x080077d1
 80077fc:	080077d1 	.word	0x080077d1
 8007800:	08007855 	.word	0x08007855
 8007804:	080077d1 	.word	0x080077d1
 8007808:	080077d1 	.word	0x080077d1
 800780c:	080077d1 	.word	0x080077d1
 8007810:	080077d1 	.word	0x080077d1
 8007814:	08007959 	.word	0x08007959
 8007818:	08007881 	.word	0x08007881
 800781c:	08007913 	.word	0x08007913
 8007820:	080077d1 	.word	0x080077d1
 8007824:	080077d1 	.word	0x080077d1
 8007828:	0800797b 	.word	0x0800797b
 800782c:	080077d1 	.word	0x080077d1
 8007830:	08007881 	.word	0x08007881
 8007834:	080077d1 	.word	0x080077d1
 8007838:	080077d1 	.word	0x080077d1
 800783c:	0800791b 	.word	0x0800791b
 8007840:	682b      	ldr	r3, [r5, #0]
 8007842:	1d1a      	adds	r2, r3, #4
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	602a      	str	r2, [r5, #0]
 8007848:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800784c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007850:	2301      	movs	r3, #1
 8007852:	e09f      	b.n	8007994 <_printf_i+0x1ec>
 8007854:	6820      	ldr	r0, [r4, #0]
 8007856:	682b      	ldr	r3, [r5, #0]
 8007858:	0607      	lsls	r7, r0, #24
 800785a:	f103 0104 	add.w	r1, r3, #4
 800785e:	6029      	str	r1, [r5, #0]
 8007860:	d501      	bpl.n	8007866 <_printf_i+0xbe>
 8007862:	681e      	ldr	r6, [r3, #0]
 8007864:	e003      	b.n	800786e <_printf_i+0xc6>
 8007866:	0646      	lsls	r6, r0, #25
 8007868:	d5fb      	bpl.n	8007862 <_printf_i+0xba>
 800786a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800786e:	2e00      	cmp	r6, #0
 8007870:	da03      	bge.n	800787a <_printf_i+0xd2>
 8007872:	232d      	movs	r3, #45	; 0x2d
 8007874:	4276      	negs	r6, r6
 8007876:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800787a:	485a      	ldr	r0, [pc, #360]	; (80079e4 <_printf_i+0x23c>)
 800787c:	230a      	movs	r3, #10
 800787e:	e012      	b.n	80078a6 <_printf_i+0xfe>
 8007880:	682b      	ldr	r3, [r5, #0]
 8007882:	6820      	ldr	r0, [r4, #0]
 8007884:	1d19      	adds	r1, r3, #4
 8007886:	6029      	str	r1, [r5, #0]
 8007888:	0605      	lsls	r5, r0, #24
 800788a:	d501      	bpl.n	8007890 <_printf_i+0xe8>
 800788c:	681e      	ldr	r6, [r3, #0]
 800788e:	e002      	b.n	8007896 <_printf_i+0xee>
 8007890:	0641      	lsls	r1, r0, #25
 8007892:	d5fb      	bpl.n	800788c <_printf_i+0xe4>
 8007894:	881e      	ldrh	r6, [r3, #0]
 8007896:	4853      	ldr	r0, [pc, #332]	; (80079e4 <_printf_i+0x23c>)
 8007898:	2f6f      	cmp	r7, #111	; 0x6f
 800789a:	bf0c      	ite	eq
 800789c:	2308      	moveq	r3, #8
 800789e:	230a      	movne	r3, #10
 80078a0:	2100      	movs	r1, #0
 80078a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80078a6:	6865      	ldr	r5, [r4, #4]
 80078a8:	60a5      	str	r5, [r4, #8]
 80078aa:	2d00      	cmp	r5, #0
 80078ac:	bfa2      	ittt	ge
 80078ae:	6821      	ldrge	r1, [r4, #0]
 80078b0:	f021 0104 	bicge.w	r1, r1, #4
 80078b4:	6021      	strge	r1, [r4, #0]
 80078b6:	b90e      	cbnz	r6, 80078bc <_printf_i+0x114>
 80078b8:	2d00      	cmp	r5, #0
 80078ba:	d04b      	beq.n	8007954 <_printf_i+0x1ac>
 80078bc:	4615      	mov	r5, r2
 80078be:	fbb6 f1f3 	udiv	r1, r6, r3
 80078c2:	fb03 6711 	mls	r7, r3, r1, r6
 80078c6:	5dc7      	ldrb	r7, [r0, r7]
 80078c8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80078cc:	4637      	mov	r7, r6
 80078ce:	42bb      	cmp	r3, r7
 80078d0:	460e      	mov	r6, r1
 80078d2:	d9f4      	bls.n	80078be <_printf_i+0x116>
 80078d4:	2b08      	cmp	r3, #8
 80078d6:	d10b      	bne.n	80078f0 <_printf_i+0x148>
 80078d8:	6823      	ldr	r3, [r4, #0]
 80078da:	07de      	lsls	r6, r3, #31
 80078dc:	d508      	bpl.n	80078f0 <_printf_i+0x148>
 80078de:	6923      	ldr	r3, [r4, #16]
 80078e0:	6861      	ldr	r1, [r4, #4]
 80078e2:	4299      	cmp	r1, r3
 80078e4:	bfde      	ittt	le
 80078e6:	2330      	movle	r3, #48	; 0x30
 80078e8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80078ec:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80078f0:	1b52      	subs	r2, r2, r5
 80078f2:	6122      	str	r2, [r4, #16]
 80078f4:	f8cd a000 	str.w	sl, [sp]
 80078f8:	464b      	mov	r3, r9
 80078fa:	aa03      	add	r2, sp, #12
 80078fc:	4621      	mov	r1, r4
 80078fe:	4640      	mov	r0, r8
 8007900:	f7ff fee4 	bl	80076cc <_printf_common>
 8007904:	3001      	adds	r0, #1
 8007906:	d14a      	bne.n	800799e <_printf_i+0x1f6>
 8007908:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800790c:	b004      	add	sp, #16
 800790e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007912:	6823      	ldr	r3, [r4, #0]
 8007914:	f043 0320 	orr.w	r3, r3, #32
 8007918:	6023      	str	r3, [r4, #0]
 800791a:	4833      	ldr	r0, [pc, #204]	; (80079e8 <_printf_i+0x240>)
 800791c:	2778      	movs	r7, #120	; 0x78
 800791e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007922:	6823      	ldr	r3, [r4, #0]
 8007924:	6829      	ldr	r1, [r5, #0]
 8007926:	061f      	lsls	r7, r3, #24
 8007928:	f851 6b04 	ldr.w	r6, [r1], #4
 800792c:	d402      	bmi.n	8007934 <_printf_i+0x18c>
 800792e:	065f      	lsls	r7, r3, #25
 8007930:	bf48      	it	mi
 8007932:	b2b6      	uxthmi	r6, r6
 8007934:	07df      	lsls	r7, r3, #31
 8007936:	bf48      	it	mi
 8007938:	f043 0320 	orrmi.w	r3, r3, #32
 800793c:	6029      	str	r1, [r5, #0]
 800793e:	bf48      	it	mi
 8007940:	6023      	strmi	r3, [r4, #0]
 8007942:	b91e      	cbnz	r6, 800794c <_printf_i+0x1a4>
 8007944:	6823      	ldr	r3, [r4, #0]
 8007946:	f023 0320 	bic.w	r3, r3, #32
 800794a:	6023      	str	r3, [r4, #0]
 800794c:	2310      	movs	r3, #16
 800794e:	e7a7      	b.n	80078a0 <_printf_i+0xf8>
 8007950:	4824      	ldr	r0, [pc, #144]	; (80079e4 <_printf_i+0x23c>)
 8007952:	e7e4      	b.n	800791e <_printf_i+0x176>
 8007954:	4615      	mov	r5, r2
 8007956:	e7bd      	b.n	80078d4 <_printf_i+0x12c>
 8007958:	682b      	ldr	r3, [r5, #0]
 800795a:	6826      	ldr	r6, [r4, #0]
 800795c:	6961      	ldr	r1, [r4, #20]
 800795e:	1d18      	adds	r0, r3, #4
 8007960:	6028      	str	r0, [r5, #0]
 8007962:	0635      	lsls	r5, r6, #24
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	d501      	bpl.n	800796c <_printf_i+0x1c4>
 8007968:	6019      	str	r1, [r3, #0]
 800796a:	e002      	b.n	8007972 <_printf_i+0x1ca>
 800796c:	0670      	lsls	r0, r6, #25
 800796e:	d5fb      	bpl.n	8007968 <_printf_i+0x1c0>
 8007970:	8019      	strh	r1, [r3, #0]
 8007972:	2300      	movs	r3, #0
 8007974:	6123      	str	r3, [r4, #16]
 8007976:	4615      	mov	r5, r2
 8007978:	e7bc      	b.n	80078f4 <_printf_i+0x14c>
 800797a:	682b      	ldr	r3, [r5, #0]
 800797c:	1d1a      	adds	r2, r3, #4
 800797e:	602a      	str	r2, [r5, #0]
 8007980:	681d      	ldr	r5, [r3, #0]
 8007982:	6862      	ldr	r2, [r4, #4]
 8007984:	2100      	movs	r1, #0
 8007986:	4628      	mov	r0, r5
 8007988:	f7f8 fc4a 	bl	8000220 <memchr>
 800798c:	b108      	cbz	r0, 8007992 <_printf_i+0x1ea>
 800798e:	1b40      	subs	r0, r0, r5
 8007990:	6060      	str	r0, [r4, #4]
 8007992:	6863      	ldr	r3, [r4, #4]
 8007994:	6123      	str	r3, [r4, #16]
 8007996:	2300      	movs	r3, #0
 8007998:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800799c:	e7aa      	b.n	80078f4 <_printf_i+0x14c>
 800799e:	6923      	ldr	r3, [r4, #16]
 80079a0:	462a      	mov	r2, r5
 80079a2:	4649      	mov	r1, r9
 80079a4:	4640      	mov	r0, r8
 80079a6:	47d0      	blx	sl
 80079a8:	3001      	adds	r0, #1
 80079aa:	d0ad      	beq.n	8007908 <_printf_i+0x160>
 80079ac:	6823      	ldr	r3, [r4, #0]
 80079ae:	079b      	lsls	r3, r3, #30
 80079b0:	d413      	bmi.n	80079da <_printf_i+0x232>
 80079b2:	68e0      	ldr	r0, [r4, #12]
 80079b4:	9b03      	ldr	r3, [sp, #12]
 80079b6:	4298      	cmp	r0, r3
 80079b8:	bfb8      	it	lt
 80079ba:	4618      	movlt	r0, r3
 80079bc:	e7a6      	b.n	800790c <_printf_i+0x164>
 80079be:	2301      	movs	r3, #1
 80079c0:	4632      	mov	r2, r6
 80079c2:	4649      	mov	r1, r9
 80079c4:	4640      	mov	r0, r8
 80079c6:	47d0      	blx	sl
 80079c8:	3001      	adds	r0, #1
 80079ca:	d09d      	beq.n	8007908 <_printf_i+0x160>
 80079cc:	3501      	adds	r5, #1
 80079ce:	68e3      	ldr	r3, [r4, #12]
 80079d0:	9903      	ldr	r1, [sp, #12]
 80079d2:	1a5b      	subs	r3, r3, r1
 80079d4:	42ab      	cmp	r3, r5
 80079d6:	dcf2      	bgt.n	80079be <_printf_i+0x216>
 80079d8:	e7eb      	b.n	80079b2 <_printf_i+0x20a>
 80079da:	2500      	movs	r5, #0
 80079dc:	f104 0619 	add.w	r6, r4, #25
 80079e0:	e7f5      	b.n	80079ce <_printf_i+0x226>
 80079e2:	bf00      	nop
 80079e4:	08007cc2 	.word	0x08007cc2
 80079e8:	08007cd3 	.word	0x08007cd3

080079ec <__malloc_lock>:
 80079ec:	4801      	ldr	r0, [pc, #4]	; (80079f4 <__malloc_lock+0x8>)
 80079ee:	f7ff bc73 	b.w	80072d8 <__retarget_lock_acquire_recursive>
 80079f2:	bf00      	nop
 80079f4:	20000644 	.word	0x20000644

080079f8 <__malloc_unlock>:
 80079f8:	4801      	ldr	r0, [pc, #4]	; (8007a00 <__malloc_unlock+0x8>)
 80079fa:	f7ff bc6e 	b.w	80072da <__retarget_lock_release_recursive>
 80079fe:	bf00      	nop
 8007a00:	20000644 	.word	0x20000644

08007a04 <_realloc_r>:
 8007a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a08:	4680      	mov	r8, r0
 8007a0a:	4614      	mov	r4, r2
 8007a0c:	460e      	mov	r6, r1
 8007a0e:	b921      	cbnz	r1, 8007a1a <_realloc_r+0x16>
 8007a10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a14:	4611      	mov	r1, r2
 8007a16:	f7ff bdd9 	b.w	80075cc <_malloc_r>
 8007a1a:	b92a      	cbnz	r2, 8007a28 <_realloc_r+0x24>
 8007a1c:	f000 f85a 	bl	8007ad4 <_free_r>
 8007a20:	4625      	mov	r5, r4
 8007a22:	4628      	mov	r0, r5
 8007a24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a28:	f000 f8a0 	bl	8007b6c <_malloc_usable_size_r>
 8007a2c:	4284      	cmp	r4, r0
 8007a2e:	4607      	mov	r7, r0
 8007a30:	d802      	bhi.n	8007a38 <_realloc_r+0x34>
 8007a32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007a36:	d812      	bhi.n	8007a5e <_realloc_r+0x5a>
 8007a38:	4621      	mov	r1, r4
 8007a3a:	4640      	mov	r0, r8
 8007a3c:	f7ff fdc6 	bl	80075cc <_malloc_r>
 8007a40:	4605      	mov	r5, r0
 8007a42:	2800      	cmp	r0, #0
 8007a44:	d0ed      	beq.n	8007a22 <_realloc_r+0x1e>
 8007a46:	42bc      	cmp	r4, r7
 8007a48:	4622      	mov	r2, r4
 8007a4a:	4631      	mov	r1, r6
 8007a4c:	bf28      	it	cs
 8007a4e:	463a      	movcs	r2, r7
 8007a50:	f000 f832 	bl	8007ab8 <memcpy>
 8007a54:	4631      	mov	r1, r6
 8007a56:	4640      	mov	r0, r8
 8007a58:	f000 f83c 	bl	8007ad4 <_free_r>
 8007a5c:	e7e1      	b.n	8007a22 <_realloc_r+0x1e>
 8007a5e:	4635      	mov	r5, r6
 8007a60:	e7df      	b.n	8007a22 <_realloc_r+0x1e>

08007a62 <memmove>:
 8007a62:	4288      	cmp	r0, r1
 8007a64:	b510      	push	{r4, lr}
 8007a66:	eb01 0402 	add.w	r4, r1, r2
 8007a6a:	d902      	bls.n	8007a72 <memmove+0x10>
 8007a6c:	4284      	cmp	r4, r0
 8007a6e:	4623      	mov	r3, r4
 8007a70:	d807      	bhi.n	8007a82 <memmove+0x20>
 8007a72:	1e43      	subs	r3, r0, #1
 8007a74:	42a1      	cmp	r1, r4
 8007a76:	d008      	beq.n	8007a8a <memmove+0x28>
 8007a78:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a7c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a80:	e7f8      	b.n	8007a74 <memmove+0x12>
 8007a82:	4402      	add	r2, r0
 8007a84:	4601      	mov	r1, r0
 8007a86:	428a      	cmp	r2, r1
 8007a88:	d100      	bne.n	8007a8c <memmove+0x2a>
 8007a8a:	bd10      	pop	{r4, pc}
 8007a8c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a90:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a94:	e7f7      	b.n	8007a86 <memmove+0x24>
	...

08007a98 <_sbrk_r>:
 8007a98:	b538      	push	{r3, r4, r5, lr}
 8007a9a:	4d06      	ldr	r5, [pc, #24]	; (8007ab4 <_sbrk_r+0x1c>)
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	4604      	mov	r4, r0
 8007aa0:	4608      	mov	r0, r1
 8007aa2:	602b      	str	r3, [r5, #0]
 8007aa4:	f7f9 fe06 	bl	80016b4 <_sbrk>
 8007aa8:	1c43      	adds	r3, r0, #1
 8007aaa:	d102      	bne.n	8007ab2 <_sbrk_r+0x1a>
 8007aac:	682b      	ldr	r3, [r5, #0]
 8007aae:	b103      	cbz	r3, 8007ab2 <_sbrk_r+0x1a>
 8007ab0:	6023      	str	r3, [r4, #0]
 8007ab2:	bd38      	pop	{r3, r4, r5, pc}
 8007ab4:	20000650 	.word	0x20000650

08007ab8 <memcpy>:
 8007ab8:	440a      	add	r2, r1
 8007aba:	4291      	cmp	r1, r2
 8007abc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007ac0:	d100      	bne.n	8007ac4 <memcpy+0xc>
 8007ac2:	4770      	bx	lr
 8007ac4:	b510      	push	{r4, lr}
 8007ac6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007aca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ace:	4291      	cmp	r1, r2
 8007ad0:	d1f9      	bne.n	8007ac6 <memcpy+0xe>
 8007ad2:	bd10      	pop	{r4, pc}

08007ad4 <_free_r>:
 8007ad4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ad6:	2900      	cmp	r1, #0
 8007ad8:	d044      	beq.n	8007b64 <_free_r+0x90>
 8007ada:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ade:	9001      	str	r0, [sp, #4]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	f1a1 0404 	sub.w	r4, r1, #4
 8007ae6:	bfb8      	it	lt
 8007ae8:	18e4      	addlt	r4, r4, r3
 8007aea:	f7ff ff7f 	bl	80079ec <__malloc_lock>
 8007aee:	4a1e      	ldr	r2, [pc, #120]	; (8007b68 <_free_r+0x94>)
 8007af0:	9801      	ldr	r0, [sp, #4]
 8007af2:	6813      	ldr	r3, [r2, #0]
 8007af4:	b933      	cbnz	r3, 8007b04 <_free_r+0x30>
 8007af6:	6063      	str	r3, [r4, #4]
 8007af8:	6014      	str	r4, [r2, #0]
 8007afa:	b003      	add	sp, #12
 8007afc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b00:	f7ff bf7a 	b.w	80079f8 <__malloc_unlock>
 8007b04:	42a3      	cmp	r3, r4
 8007b06:	d908      	bls.n	8007b1a <_free_r+0x46>
 8007b08:	6825      	ldr	r5, [r4, #0]
 8007b0a:	1961      	adds	r1, r4, r5
 8007b0c:	428b      	cmp	r3, r1
 8007b0e:	bf01      	itttt	eq
 8007b10:	6819      	ldreq	r1, [r3, #0]
 8007b12:	685b      	ldreq	r3, [r3, #4]
 8007b14:	1949      	addeq	r1, r1, r5
 8007b16:	6021      	streq	r1, [r4, #0]
 8007b18:	e7ed      	b.n	8007af6 <_free_r+0x22>
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	b10b      	cbz	r3, 8007b24 <_free_r+0x50>
 8007b20:	42a3      	cmp	r3, r4
 8007b22:	d9fa      	bls.n	8007b1a <_free_r+0x46>
 8007b24:	6811      	ldr	r1, [r2, #0]
 8007b26:	1855      	adds	r5, r2, r1
 8007b28:	42a5      	cmp	r5, r4
 8007b2a:	d10b      	bne.n	8007b44 <_free_r+0x70>
 8007b2c:	6824      	ldr	r4, [r4, #0]
 8007b2e:	4421      	add	r1, r4
 8007b30:	1854      	adds	r4, r2, r1
 8007b32:	42a3      	cmp	r3, r4
 8007b34:	6011      	str	r1, [r2, #0]
 8007b36:	d1e0      	bne.n	8007afa <_free_r+0x26>
 8007b38:	681c      	ldr	r4, [r3, #0]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	6053      	str	r3, [r2, #4]
 8007b3e:	440c      	add	r4, r1
 8007b40:	6014      	str	r4, [r2, #0]
 8007b42:	e7da      	b.n	8007afa <_free_r+0x26>
 8007b44:	d902      	bls.n	8007b4c <_free_r+0x78>
 8007b46:	230c      	movs	r3, #12
 8007b48:	6003      	str	r3, [r0, #0]
 8007b4a:	e7d6      	b.n	8007afa <_free_r+0x26>
 8007b4c:	6825      	ldr	r5, [r4, #0]
 8007b4e:	1961      	adds	r1, r4, r5
 8007b50:	428b      	cmp	r3, r1
 8007b52:	bf04      	itt	eq
 8007b54:	6819      	ldreq	r1, [r3, #0]
 8007b56:	685b      	ldreq	r3, [r3, #4]
 8007b58:	6063      	str	r3, [r4, #4]
 8007b5a:	bf04      	itt	eq
 8007b5c:	1949      	addeq	r1, r1, r5
 8007b5e:	6021      	streq	r1, [r4, #0]
 8007b60:	6054      	str	r4, [r2, #4]
 8007b62:	e7ca      	b.n	8007afa <_free_r+0x26>
 8007b64:	b003      	add	sp, #12
 8007b66:	bd30      	pop	{r4, r5, pc}
 8007b68:	20000648 	.word	0x20000648

08007b6c <_malloc_usable_size_r>:
 8007b6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b70:	1f18      	subs	r0, r3, #4
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	bfbc      	itt	lt
 8007b76:	580b      	ldrlt	r3, [r1, r0]
 8007b78:	18c0      	addlt	r0, r0, r3
 8007b7a:	4770      	bx	lr

08007b7c <_init>:
 8007b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b7e:	bf00      	nop
 8007b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b82:	bc08      	pop	{r3}
 8007b84:	469e      	mov	lr, r3
 8007b86:	4770      	bx	lr

08007b88 <_fini>:
 8007b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b8a:	bf00      	nop
 8007b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b8e:	bc08      	pop	{r3}
 8007b90:	469e      	mov	lr, r3
 8007b92:	4770      	bx	lr
