verilog xil_defaultlib -i "../../../../../../../../xilinx/2025.2/data/rsb/busdef" --include "/xilinx/2025.2/data/xilinx_vip/include" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/ec67/hdl" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/a0fe/hdl" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/f0b6/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/00fe/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/5431/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/4e08/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/0568/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/3556/hdl/verilog" \
"../../../bd/cpu_system/ip/cpu_system_zynq_ultra_ps_e_0_0/sim/cpu_system_zynq_ultra_ps_e_0_0_vip_wrapper.v" \

sv xil_defaultlib -i "../../../../../../../../xilinx/2025.2/data/rsb/busdef" --include "/xilinx/2025.2/data/xilinx_vip/include" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/ec67/hdl" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/a0fe/hdl" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/f0b6/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/00fe/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/5431/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/4e08/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/0568/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/3556/hdl/verilog" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_7c56_s00mmu_0.sv" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_7c56_s00tr_0.sv" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_7c56_s00sic_0.sv" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_7c56_s00a2s_0.sv" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_7c56_sarn_0.sv" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_7c56_srn_0.sv" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_7c56_sawn_0.sv" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_7c56_swn_0.sv" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_7c56_sbn_0.sv" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_7c56_m00s2a_0.sv" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_7c56_m00e_0.sv" \

verilog xil_defaultlib -i "../../../../../../../../xilinx/2025.2/data/rsb/busdef" --include "/xilinx/2025.2/data/xilinx_vip/include" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/ec67/hdl" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/a0fe/hdl" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/f0b6/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/00fe/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/5431/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/4e08/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/0568/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/3556/hdl/verilog" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/bd_0/sim/bd_7c56.v" \

sv xil_defaultlib -i "../../../../../../../../xilinx/2025.2/data/rsb/busdef" --include "/xilinx/2025.2/data/xilinx_vip/include" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/ec67/hdl" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/a0fe/hdl" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/f0b6/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/00fe/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/5431/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/4e08/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/0568/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/3556/hdl/verilog" \
"../../../bd/cpu_system/ip/cpu_system_smartconnect_0_0/sim/cpu_system_smartconnect_0_0.sv" \

verilog xil_defaultlib -i "../../../../../../../../xilinx/2025.2/data/rsb/busdef" --include "/xilinx/2025.2/data/xilinx_vip/include" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/ec67/hdl" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/a0fe/hdl" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/f0b6/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/00fe/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/5431/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/4e08/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/0568/hdl/verilog" --include "../../../../fpga_labor.gen/sources_1/bd/cpu_system/ipshared/3556/hdl/verilog" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_0/sim/bd_38aa_ila_lib_0.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_1/bd_38aa_g_inst_0_gigantic_mux.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_1/sim/bd_38aa_g_inst_0.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_2/sim/bd_38aa_slot_0_aw_0.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_3/sim/bd_38aa_slot_0_w_0.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_4/sim/bd_38aa_slot_0_b_0.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_5/sim/bd_38aa_slot_0_ar_0.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_6/sim/bd_38aa_slot_0_r_0.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_7/sim/bd_38aa_slot_1_aw_0.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_8/sim/bd_38aa_slot_1_w_0.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_9/sim/bd_38aa_slot_1_b_0.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_10/sim/bd_38aa_slot_1_ar_0.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/ip/ip_11/sim/bd_38aa_slot_1_r_0.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/bd_0/sim/bd_38aa.v" \
"../../../bd/cpu_system/ip/cpu_system_system_ila_0_0/sim/cpu_system_system_ila_0_0.v" \
"../../../bd/cpu_system/sim/cpu_system.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
