#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue Jan 17 22:31:30 2017
# Process ID: 7152
# Log file: C:/Users/Oak/Documents/Xilinx ISE Workspace/PWM/planAhead_run_3/planAhead.log
# Journal file: C:/Users/Oak/Documents/Xilinx ISE Workspace/PWM/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/Oak/Documents/Xilinx ISE Workspace/PWM/pa.fromNetlist.tcl}
startgroup
set_property package_pin P52 [get_ports {DipSW[7]}]
endgroup
startgroup
set_property package_pin P53 [get_ports {DipSW[6]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {DipSW[5]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {DipSW[4]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {DipSW[3]}]
endgroup
startgroup
set_property package_pin P60 [get_ports {DipSW[2]}]
endgroup
startgroup
set_property package_pin P63 [get_ports {DipSW[1]}]
endgroup
startgroup
set_property package_pin P68 [get_ports {DipSW[0]}]
endgroup
startgroup
set_property package_pin P78 [get_ports {LED[7]}]
endgroup
startgroup
set_property package_pin P73 [get_ports {LED[6]}]
endgroup
startgroup
set_property package_pin P79 [get_ports {LED[5]}]
endgroup
startgroup
set_property package_pin P74 [get_ports {LED[4]}]
endgroup
startgroup
set_property package_pin P76 [get_ports {LED[3]}]
endgroup
startgroup
set_property package_pin P69 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin P77 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin P70 [get_ports {LED[0]}]
endgroup
startgroup
set_property package_pin P127 [get_ports SysClk]
endgroup
startgroup
set_property package_pin P44 [get_ports SysRstB]
endgroup
save_constraints
