

================================================================
== Vitis HLS Report for 'backProp_8_8_10_Pipeline_VITIS_LOOP_81_1'
================================================================
* Date:           Fri Mar 21 12:03:41 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.928 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      407|      407|  4.070 us|  4.070 us|  406|  406|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1  |      405|      405|        56|         50|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 50, depth = 56


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 1
  Pipeline-0 : II = 50, D = 56, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.92>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%i_18 = alloca i32 1" [../layer.h:81->../layer.h:261]   --->   Operation 59 'alloca' 'i_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_01 = alloca i32 1"   --->   Operation 60 'alloca' 'mux_case_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_12 = alloca i32 1"   --->   Operation 61 'alloca' 'mux_case_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_23 = alloca i32 1"   --->   Operation 62 'alloca' 'mux_case_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_34 = alloca i32 1"   --->   Operation 63 'alloca' 'mux_case_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_45 = alloca i32 1"   --->   Operation 64 'alloca' 'mux_case_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_56 = alloca i32 1"   --->   Operation 65 'alloca' 'mux_case_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_67 = alloca i32 1"   --->   Operation 66 'alloca' 'mux_case_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_78 = alloca i32 1"   --->   Operation 67 'alloca' 'mux_case_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add_i_91 = alloca i32 1"   --->   Operation 68 'alloca' 'add_i_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add_i_93 = alloca i32 1"   --->   Operation 69 'alloca' 'add_i_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add_i_95 = alloca i32 1"   --->   Operation 70 'alloca' 'add_i_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add_i_97 = alloca i32 1"   --->   Operation 71 'alloca' 'add_i_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add_i_99 = alloca i32 1"   --->   Operation 72 'alloca' 'add_i_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add_i_911 = alloca i32 1"   --->   Operation 73 'alloca' 'add_i_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add_i_913 = alloca i32 1"   --->   Operation 74 'alloca' 'add_i_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add_i_915 = alloca i32 1"   --->   Operation 75 'alloca' 'add_i_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read991 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read9"   --->   Operation 76 'read' 'p_read991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_773259_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_773259_reload"   --->   Operation 77 'read' 'mux_case_773259_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_672256_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_672256_reload"   --->   Operation 78 'read' 'mux_case_672256_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_571253_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_571253_reload"   --->   Operation 79 'read' 'mux_case_571253_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_470250_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_470250_reload"   --->   Operation 80 'read' 'mux_case_470250_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_369247_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_369247_reload"   --->   Operation 81 'read' 'mux_case_369247_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mux_case_268244_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_268244_reload"   --->   Operation 82 'read' 'mux_case_268244_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mux_case_167241_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_167241_reload"   --->   Operation 83 'read' 'mux_case_167241_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_066238_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_066238_reload"   --->   Operation 84 'read' 'mux_case_066238_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_read882 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read8"   --->   Operation 85 'read' 'p_read882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mux_case_765235_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_765235_reload"   --->   Operation 86 'read' 'mux_case_765235_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mux_case_664232_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_664232_reload"   --->   Operation 87 'read' 'mux_case_664232_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mux_case_563229_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_563229_reload"   --->   Operation 88 'read' 'mux_case_563229_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mux_case_462226_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_462226_reload"   --->   Operation 89 'read' 'mux_case_462226_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mux_case_361223_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_361223_reload"   --->   Operation 90 'read' 'mux_case_361223_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mux_case_260220_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_260220_reload"   --->   Operation 91 'read' 'mux_case_260220_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mux_case_159217_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_159217_reload"   --->   Operation 92 'read' 'mux_case_159217_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mux_case_058214_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_058214_reload"   --->   Operation 93 'read' 'mux_case_058214_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_read773 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read7"   --->   Operation 94 'read' 'p_read773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mux_case_757211_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_757211_reload"   --->   Operation 95 'read' 'mux_case_757211_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mux_case_656208_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_656208_reload"   --->   Operation 96 'read' 'mux_case_656208_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mux_case_555205_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_555205_reload"   --->   Operation 97 'read' 'mux_case_555205_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mux_case_454202_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_454202_reload"   --->   Operation 98 'read' 'mux_case_454202_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mux_case_353199_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_353199_reload"   --->   Operation 99 'read' 'mux_case_353199_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mux_case_252196_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_252196_reload"   --->   Operation 100 'read' 'mux_case_252196_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mux_case_151193_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_151193_reload"   --->   Operation 101 'read' 'mux_case_151193_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mux_case_050190_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_050190_reload"   --->   Operation 102 'read' 'mux_case_050190_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_read664 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read6"   --->   Operation 103 'read' 'p_read664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mux_case_749187_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_749187_reload"   --->   Operation 104 'read' 'mux_case_749187_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mux_case_648184_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_648184_reload"   --->   Operation 105 'read' 'mux_case_648184_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mux_case_547181_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_547181_reload"   --->   Operation 106 'read' 'mux_case_547181_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mux_case_446178_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_446178_reload"   --->   Operation 107 'read' 'mux_case_446178_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mux_case_345175_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_345175_reload"   --->   Operation 108 'read' 'mux_case_345175_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mux_case_244172_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_244172_reload"   --->   Operation 109 'read' 'mux_case_244172_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mux_case_143169_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_143169_reload"   --->   Operation 110 'read' 'mux_case_143169_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mux_case_042166_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_042166_reload"   --->   Operation 111 'read' 'mux_case_042166_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_read555 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read5"   --->   Operation 112 'read' 'p_read555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mux_case_741163_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_741163_reload"   --->   Operation 113 'read' 'mux_case_741163_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%mux_case_640160_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_640160_reload"   --->   Operation 114 'read' 'mux_case_640160_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mux_case_539157_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_539157_reload"   --->   Operation 115 'read' 'mux_case_539157_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%mux_case_438154_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_438154_reload"   --->   Operation 116 'read' 'mux_case_438154_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%mux_case_337151_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_337151_reload"   --->   Operation 117 'read' 'mux_case_337151_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mux_case_236148_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_236148_reload"   --->   Operation 118 'read' 'mux_case_236148_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%mux_case_135145_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_135145_reload"   --->   Operation 119 'read' 'mux_case_135145_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%mux_case_034142_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_034142_reload"   --->   Operation 120 'read' 'mux_case_034142_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_read446 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read4"   --->   Operation 121 'read' 'p_read446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%mux_case_733139_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_733139_reload"   --->   Operation 122 'read' 'mux_case_733139_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mux_case_632136_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_632136_reload"   --->   Operation 123 'read' 'mux_case_632136_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%mux_case_531133_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_531133_reload"   --->   Operation 124 'read' 'mux_case_531133_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mux_case_430130_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_430130_reload"   --->   Operation 125 'read' 'mux_case_430130_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%mux_case_329127_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_329127_reload"   --->   Operation 126 'read' 'mux_case_329127_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mux_case_228124_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_228124_reload"   --->   Operation 127 'read' 'mux_case_228124_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mux_case_127121_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_127121_reload"   --->   Operation 128 'read' 'mux_case_127121_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mux_case_026118_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_026118_reload"   --->   Operation 129 'read' 'mux_case_026118_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_read337 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3"   --->   Operation 130 'read' 'p_read337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%mux_case_725115_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_725115_reload"   --->   Operation 131 'read' 'mux_case_725115_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mux_case_624112_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_624112_reload"   --->   Operation 132 'read' 'mux_case_624112_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mux_case_523109_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_523109_reload"   --->   Operation 133 'read' 'mux_case_523109_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mux_case_422106_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_422106_reload"   --->   Operation 134 'read' 'mux_case_422106_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mux_case_321103_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_321103_reload"   --->   Operation 135 'read' 'mux_case_321103_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mux_case_220100_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_220100_reload"   --->   Operation 136 'read' 'mux_case_220100_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mux_case_11997_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_11997_reload"   --->   Operation 137 'read' 'mux_case_11997_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mux_case_01894_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_01894_reload"   --->   Operation 138 'read' 'mux_case_01894_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_read228 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2"   --->   Operation 139 'read' 'p_read228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%mux_case_71791_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_71791_reload"   --->   Operation 140 'read' 'mux_case_71791_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mux_case_61688_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_61688_reload"   --->   Operation 141 'read' 'mux_case_61688_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mux_case_51585_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_51585_reload"   --->   Operation 142 'read' 'mux_case_51585_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_41482_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_41482_reload"   --->   Operation 143 'read' 'mux_case_41482_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mux_case_31379_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_31379_reload"   --->   Operation 144 'read' 'mux_case_31379_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mux_case_21276_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_21276_reload"   --->   Operation 145 'read' 'mux_case_21276_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mux_case_11173_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_11173_reload"   --->   Operation 146 'read' 'mux_case_11173_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mux_case_01070_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_01070_reload"   --->   Operation 147 'read' 'mux_case_01070_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_read119 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1"   --->   Operation 148 'read' 'p_read119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mux_case_7967_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_7967_reload"   --->   Operation 149 'read' 'mux_case_7967_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mux_case_6864_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_6864_reload"   --->   Operation 150 'read' 'mux_case_6864_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%mux_case_5761_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_5761_reload"   --->   Operation 151 'read' 'mux_case_5761_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%mux_case_4658_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_4658_reload"   --->   Operation 152 'read' 'mux_case_4658_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%mux_case_3555_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_3555_reload"   --->   Operation 153 'read' 'mux_case_3555_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%mux_case_2452_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_2452_reload"   --->   Operation 154 'read' 'mux_case_2452_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mux_case_1349_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_1349_reload"   --->   Operation 155 'read' 'mux_case_1349_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%mux_case_0246_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_0246_reload"   --->   Operation 156 'read' 'mux_case_0246_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_read_210 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read"   --->   Operation 157 'read' 'p_read_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%mux_case_743_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_743_reload"   --->   Operation 158 'read' 'mux_case_743_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%mux_case_639_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_639_reload"   --->   Operation 159 'read' 'mux_case_639_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%mux_case_536_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_536_reload"   --->   Operation 160 'read' 'mux_case_536_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mux_case_433_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_433_reload"   --->   Operation 161 'read' 'mux_case_433_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%mux_case_330_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_330_reload"   --->   Operation 162 'read' 'mux_case_330_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%mux_case_226_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_226_reload"   --->   Operation 163 'read' 'mux_case_226_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%mux_case_122_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_122_reload"   --->   Operation 164 'read' 'mux_case_122_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%mux_case_019_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mux_case_019_reload"   --->   Operation 165 'read' 'mux_case_019_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_915"   --->   Operation 166 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 167 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_913"   --->   Operation 167 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 168 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_911"   --->   Operation 168 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 169 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_99"   --->   Operation 169 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 170 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_97"   --->   Operation 170 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 171 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_95"   --->   Operation 171 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 172 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_93"   --->   Operation 172 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 173 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_91"   --->   Operation 173 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 174 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_78"   --->   Operation 174 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 175 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_67"   --->   Operation 175 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 176 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_56"   --->   Operation 176 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 177 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_45"   --->   Operation 177 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 178 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_34"   --->   Operation 178 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 179 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_23"   --->   Operation 179 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 180 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_12"   --->   Operation 180 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 181 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_01"   --->   Operation 181 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 182 [1/1] (0.48ns)   --->   "%store_ln81 = store i4 0, i4 %i_18" [../layer.h:81->../layer.h:261]   --->   Operation 182 'store' 'store_ln81' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_82_2.i"   --->   Operation 183 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%i = load i4 %i_18" [../layer.h:81->../layer.h:261]   --->   Operation 184 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.86ns)   --->   "%icmp_ln81 = icmp_eq  i4 %i, i4 8" [../layer.h:81->../layer.h:261]   --->   Operation 185 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.86ns)   --->   "%i_21 = add i4 %i, i4 1" [../layer.h:81->../layer.h:261]   --->   Operation 186 'add' 'i_21' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_82_2.i.split, void %_Z6matmulILm8ELm10ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub" [../layer.h:81->../layer.h:261]   --->   Operation 187 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i4 %i" [../layer.h:81->../layer.h:261]   --->   Operation 188 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.83ns)   --->   "%tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_019_reload_read, i3 1, i64 %mux_case_122_reload_read, i3 2, i64 %mux_case_226_reload_read, i3 3, i64 %mux_case_330_reload_read, i3 4, i64 %mux_case_433_reload_read, i3 5, i64 %mux_case_536_reload_read, i3 6, i64 %mux_case_639_reload_read, i3 7, i64 %mux_case_743_reload_read, i64 <undef>, i3 %trunc_ln81" [../layer.h:84->../layer.h:261]   --->   Operation 189 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln81)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [6/6] (6.60ns)   --->   "%mul_i = dmul i64 %tmp_s, i64 %p_read_210" [../layer.h:84->../layer.h:261]   --->   Operation 190 'dmul' 'mul_i' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.83ns)   --->   "%tmp_1 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_0246_reload_read, i3 1, i64 %mux_case_1349_reload_read, i3 2, i64 %mux_case_2452_reload_read, i3 3, i64 %mux_case_3555_reload_read, i3 4, i64 %mux_case_4658_reload_read, i3 5, i64 %mux_case_5761_reload_read, i3 6, i64 %mux_case_6864_reload_read, i3 7, i64 %mux_case_7967_reload_read, i64 <undef>, i3 %trunc_ln81" [../layer.h:84->../layer.h:261]   --->   Operation 191 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln81)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.83ns)   --->   "%tmp_2 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_01070_reload_read, i3 1, i64 %mux_case_11173_reload_read, i3 2, i64 %mux_case_21276_reload_read, i3 3, i64 %mux_case_31379_reload_read, i3 4, i64 %mux_case_41482_reload_read, i3 5, i64 %mux_case_51585_reload_read, i3 6, i64 %mux_case_61688_reload_read, i3 7, i64 %mux_case_71791_reload_read, i64 <undef>, i3 %trunc_ln81" [../layer.h:84->../layer.h:261]   --->   Operation 192 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln81)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.83ns)   --->   "%tmp_3 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_01894_reload_read, i3 1, i64 %mux_case_11997_reload_read, i3 2, i64 %mux_case_220100_reload_read, i3 3, i64 %mux_case_321103_reload_read, i3 4, i64 %mux_case_422106_reload_read, i3 5, i64 %mux_case_523109_reload_read, i3 6, i64 %mux_case_624112_reload_read, i3 7, i64 %mux_case_725115_reload_read, i64 <undef>, i3 %trunc_ln81" [../layer.h:84->../layer.h:261]   --->   Operation 193 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln81)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.83ns)   --->   "%tmp_4 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_026118_reload_read, i3 1, i64 %mux_case_127121_reload_read, i3 2, i64 %mux_case_228124_reload_read, i3 3, i64 %mux_case_329127_reload_read, i3 4, i64 %mux_case_430130_reload_read, i3 5, i64 %mux_case_531133_reload_read, i3 6, i64 %mux_case_632136_reload_read, i3 7, i64 %mux_case_733139_reload_read, i64 <undef>, i3 %trunc_ln81" [../layer.h:84->../layer.h:261]   --->   Operation 194 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln81)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.83ns)   --->   "%tmp_5 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_034142_reload_read, i3 1, i64 %mux_case_135145_reload_read, i3 2, i64 %mux_case_236148_reload_read, i3 3, i64 %mux_case_337151_reload_read, i3 4, i64 %mux_case_438154_reload_read, i3 5, i64 %mux_case_539157_reload_read, i3 6, i64 %mux_case_640160_reload_read, i3 7, i64 %mux_case_741163_reload_read, i64 <undef>, i3 %trunc_ln81" [../layer.h:84->../layer.h:261]   --->   Operation 195 'sparsemux' 'tmp_5' <Predicate = (!icmp_ln81)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.83ns)   --->   "%tmp_6 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_042166_reload_read, i3 1, i64 %mux_case_143169_reload_read, i3 2, i64 %mux_case_244172_reload_read, i3 3, i64 %mux_case_345175_reload_read, i3 4, i64 %mux_case_446178_reload_read, i3 5, i64 %mux_case_547181_reload_read, i3 6, i64 %mux_case_648184_reload_read, i3 7, i64 %mux_case_749187_reload_read, i64 <undef>, i3 %trunc_ln81" [../layer.h:84->../layer.h:261]   --->   Operation 196 'sparsemux' 'tmp_6' <Predicate = (!icmp_ln81)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.83ns)   --->   "%tmp_7 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_050190_reload_read, i3 1, i64 %mux_case_151193_reload_read, i3 2, i64 %mux_case_252196_reload_read, i3 3, i64 %mux_case_353199_reload_read, i3 4, i64 %mux_case_454202_reload_read, i3 5, i64 %mux_case_555205_reload_read, i3 6, i64 %mux_case_656208_reload_read, i3 7, i64 %mux_case_757211_reload_read, i64 <undef>, i3 %trunc_ln81" [../layer.h:84->../layer.h:261]   --->   Operation 197 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln81)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.83ns)   --->   "%tmp_8 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_058214_reload_read, i3 1, i64 %mux_case_159217_reload_read, i3 2, i64 %mux_case_260220_reload_read, i3 3, i64 %mux_case_361223_reload_read, i3 4, i64 %mux_case_462226_reload_read, i3 5, i64 %mux_case_563229_reload_read, i3 6, i64 %mux_case_664232_reload_read, i3 7, i64 %mux_case_765235_reload_read, i64 <undef>, i3 %trunc_ln81" [../layer.h:84->../layer.h:261]   --->   Operation 198 'sparsemux' 'tmp_8' <Predicate = (!icmp_ln81)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.83ns)   --->   "%tmp_9 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_066238_reload_read, i3 1, i64 %mux_case_167241_reload_read, i3 2, i64 %mux_case_268244_reload_read, i3 3, i64 %mux_case_369247_reload_read, i3 4, i64 %mux_case_470250_reload_read, i3 5, i64 %mux_case_571253_reload_read, i3 6, i64 %mux_case_672256_reload_read, i3 7, i64 %mux_case_773259_reload_read, i64 <undef>, i3 %trunc_ln81" [../layer.h:84->../layer.h:261]   --->   Operation 199 'sparsemux' 'tmp_9' <Predicate = (!icmp_ln81)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (1.03ns)   --->   "%switch_ln84 = switch i3 %trunc_ln81, void %arrayidx.i.i6.i59.case.7, i3 0, void %VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i59.exit_crit_edge, i3 1, void %VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i59.exit_crit_edge92, i3 2, void %arrayidx.i.i6.i59.case.2, i3 3, void %arrayidx.i.i6.i59.case.3, i3 4, void %arrayidx.i.i6.i59.case.4, i3 5, void %arrayidx.i.i6.i59.case.5, i3 6, void %arrayidx.i.i6.i59.case.6" [../layer.h:84->../layer.h:261]   --->   Operation 200 'switch' 'switch_ln84' <Predicate = (!icmp_ln81)> <Delay = 1.03>

State 2 <SV = 1> <Delay = 6.60>
ST_2 : Operation 201 [5/6] (6.60ns)   --->   "%mul_i = dmul i64 %tmp_s, i64 %p_read_210" [../layer.h:84->../layer.h:261]   --->   Operation 201 'dmul' 'mul_i' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [6/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %tmp_1, i64 %p_read119" [../layer.h:84->../layer.h:261]   --->   Operation 202 'dmul' 'mul_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 203 [4/6] (6.60ns)   --->   "%mul_i = dmul i64 %tmp_s, i64 %p_read_210" [../layer.h:84->../layer.h:261]   --->   Operation 203 'dmul' 'mul_i' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [5/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %tmp_1, i64 %p_read119" [../layer.h:84->../layer.h:261]   --->   Operation 204 'dmul' 'mul_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [6/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %tmp_2, i64 %p_read228" [../layer.h:84->../layer.h:261]   --->   Operation 205 'dmul' 'mul_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 206 [3/6] (6.60ns)   --->   "%mul_i = dmul i64 %tmp_s, i64 %p_read_210" [../layer.h:84->../layer.h:261]   --->   Operation 206 'dmul' 'mul_i' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [4/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %tmp_1, i64 %p_read119" [../layer.h:84->../layer.h:261]   --->   Operation 207 'dmul' 'mul_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [5/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %tmp_2, i64 %p_read228" [../layer.h:84->../layer.h:261]   --->   Operation 208 'dmul' 'mul_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [6/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %tmp_3, i64 %p_read337" [../layer.h:84->../layer.h:261]   --->   Operation 209 'dmul' 'mul_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 210 [2/6] (6.60ns)   --->   "%mul_i = dmul i64 %tmp_s, i64 %p_read_210" [../layer.h:84->../layer.h:261]   --->   Operation 210 'dmul' 'mul_i' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [3/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %tmp_1, i64 %p_read119" [../layer.h:84->../layer.h:261]   --->   Operation 211 'dmul' 'mul_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [4/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %tmp_2, i64 %p_read228" [../layer.h:84->../layer.h:261]   --->   Operation 212 'dmul' 'mul_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [5/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %tmp_3, i64 %p_read337" [../layer.h:84->../layer.h:261]   --->   Operation 213 'dmul' 'mul_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [6/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %tmp_4, i64 %p_read446" [../layer.h:84->../layer.h:261]   --->   Operation 214 'dmul' 'mul_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 215 [1/6] (6.60ns)   --->   "%mul_i = dmul i64 %tmp_s, i64 %p_read_210" [../layer.h:84->../layer.h:261]   --->   Operation 215 'dmul' 'mul_i' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [2/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %tmp_1, i64 %p_read119" [../layer.h:84->../layer.h:261]   --->   Operation 216 'dmul' 'mul_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [3/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %tmp_2, i64 %p_read228" [../layer.h:84->../layer.h:261]   --->   Operation 217 'dmul' 'mul_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [4/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %tmp_3, i64 %p_read337" [../layer.h:84->../layer.h:261]   --->   Operation 218 'dmul' 'mul_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [5/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %tmp_4, i64 %p_read446" [../layer.h:84->../layer.h:261]   --->   Operation 219 'dmul' 'mul_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [6/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %tmp_5, i64 %p_read555" [../layer.h:84->../layer.h:261]   --->   Operation 220 'dmul' 'mul_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%mux_case_01_load = load i64 %mux_case_01"   --->   Operation 348 'load' 'mux_case_01_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%mux_case_12_load = load i64 %mux_case_12"   --->   Operation 349 'load' 'mux_case_12_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%mux_case_23_load = load i64 %mux_case_23"   --->   Operation 350 'load' 'mux_case_23_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%mux_case_34_load = load i64 %mux_case_34"   --->   Operation 351 'load' 'mux_case_34_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%mux_case_45_load = load i64 %mux_case_45"   --->   Operation 352 'load' 'mux_case_45_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%mux_case_56_load = load i64 %mux_case_56"   --->   Operation 353 'load' 'mux_case_56_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%mux_case_67_load = load i64 %mux_case_67"   --->   Operation 354 'load' 'mux_case_67_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%mux_case_78_load = load i64 %mux_case_78"   --->   Operation 355 'load' 'mux_case_78_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%add_i_91_load = load i64 %add_i_91"   --->   Operation 356 'load' 'add_i_91_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%add_i_93_load = load i64 %add_i_93"   --->   Operation 357 'load' 'add_i_93_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%add_i_95_load = load i64 %add_i_95"   --->   Operation 358 'load' 'add_i_95_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%add_i_97_load = load i64 %add_i_97"   --->   Operation 359 'load' 'add_i_97_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%add_i_99_load = load i64 %add_i_99"   --->   Operation 360 'load' 'add_i_99_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%add_i_911_load = load i64 %add_i_911"   --->   Operation 361 'load' 'add_i_911_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%add_i_913_load = load i64 %add_i_913"   --->   Operation 362 'load' 'add_i_913_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%add_i_915_load = load i64 %add_i_915"   --->   Operation 363 'load' 'add_i_915_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_915_out, i64 %add_i_915_load"   --->   Operation 364 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_913_out, i64 %add_i_913_load"   --->   Operation 365 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_911_out, i64 %add_i_911_load"   --->   Operation 366 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_99_out, i64 %add_i_99_load"   --->   Operation 367 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_97_out, i64 %add_i_97_load"   --->   Operation 368 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_95_out, i64 %add_i_95_load"   --->   Operation 369 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_93_out, i64 %add_i_93_load"   --->   Operation 370 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_91_out, i64 %add_i_91_load"   --->   Operation 371 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_78_out, i64 %mux_case_78_load"   --->   Operation 372 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_67_out, i64 %mux_case_67_load"   --->   Operation 373 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_56_out, i64 %mux_case_56_load"   --->   Operation 374 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_45_out, i64 %mux_case_45_load"   --->   Operation 375 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_34_out, i64 %mux_case_34_load"   --->   Operation 376 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_23_out, i64 %mux_case_23_load"   --->   Operation 377 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_12_out, i64 %mux_case_12_load"   --->   Operation 378 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_01_out, i64 %mux_case_01_load"   --->   Operation 379 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 380 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 7.75>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%mux_case_01_load_1 = load i64 %mux_case_01" [../layer.h:84->../layer.h:261]   --->   Operation 221 'load' 'mux_case_01_load_1' <Predicate = (!icmp_ln81 & trunc_ln81 == 0)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%mux_case_12_load_1 = load i64 %mux_case_12" [../layer.h:84->../layer.h:261]   --->   Operation 222 'load' 'mux_case_12_load_1' <Predicate = (!icmp_ln81 & trunc_ln81 == 1)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%mux_case_23_load_1 = load i64 %mux_case_23" [../layer.h:84->../layer.h:261]   --->   Operation 223 'load' 'mux_case_23_load_1' <Predicate = (!icmp_ln81 & trunc_ln81 == 2)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%mux_case_34_load_1 = load i64 %mux_case_34" [../layer.h:84->../layer.h:261]   --->   Operation 224 'load' 'mux_case_34_load_1' <Predicate = (!icmp_ln81 & trunc_ln81 == 3)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%mux_case_45_load_1 = load i64 %mux_case_45" [../layer.h:84->../layer.h:261]   --->   Operation 225 'load' 'mux_case_45_load_1' <Predicate = (!icmp_ln81 & trunc_ln81 == 4)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%mux_case_56_load_1 = load i64 %mux_case_56" [../layer.h:84->../layer.h:261]   --->   Operation 226 'load' 'mux_case_56_load_1' <Predicate = (!icmp_ln81 & trunc_ln81 == 5)> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%mux_case_67_load_1 = load i64 %mux_case_67" [../layer.h:84->../layer.h:261]   --->   Operation 227 'load' 'mux_case_67_load_1' <Predicate = (!icmp_ln81 & trunc_ln81 == 6)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%mux_case_78_load_1 = load i64 %mux_case_78" [../layer.h:84->../layer.h:261]   --->   Operation 228 'load' 'mux_case_78_load_1' <Predicate = (!icmp_ln81 & trunc_ln81 == 7)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.83ns)   --->   "%tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_01_load_1, i3 1, i64 %mux_case_12_load_1, i3 2, i64 %mux_case_23_load_1, i3 3, i64 %mux_case_34_load_1, i3 4, i64 %mux_case_45_load_1, i3 5, i64 %mux_case_56_load_1, i3 6, i64 %mux_case_67_load_1, i3 7, i64 %mux_case_78_load_1, i64 <undef>, i3 %trunc_ln81" [../layer.h:84->../layer.h:261]   --->   Operation 229 'sparsemux' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [5/5] (6.91ns)   --->   "%add_i = dadd i64 %tmp, i64 %mul_i" [../layer.h:84->../layer.h:261]   --->   Operation 230 'dadd' 'add_i' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [1/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %tmp_1, i64 %p_read119" [../layer.h:84->../layer.h:261]   --->   Operation 231 'dmul' 'mul_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [2/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %tmp_2, i64 %p_read228" [../layer.h:84->../layer.h:261]   --->   Operation 232 'dmul' 'mul_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [3/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %tmp_3, i64 %p_read337" [../layer.h:84->../layer.h:261]   --->   Operation 233 'dmul' 'mul_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [4/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %tmp_4, i64 %p_read446" [../layer.h:84->../layer.h:261]   --->   Operation 234 'dmul' 'mul_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [5/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %tmp_5, i64 %p_read555" [../layer.h:84->../layer.h:261]   --->   Operation 235 'dmul' 'mul_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [6/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %tmp_6, i64 %p_read664" [../layer.h:84->../layer.h:261]   --->   Operation 236 'dmul' 'mul_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 237 [4/5] (6.91ns)   --->   "%add_i = dadd i64 %tmp, i64 %mul_i" [../layer.h:84->../layer.h:261]   --->   Operation 237 'dadd' 'add_i' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %tmp_2, i64 %p_read228" [../layer.h:84->../layer.h:261]   --->   Operation 238 'dmul' 'mul_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [2/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %tmp_3, i64 %p_read337" [../layer.h:84->../layer.h:261]   --->   Operation 239 'dmul' 'mul_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [3/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %tmp_4, i64 %p_read446" [../layer.h:84->../layer.h:261]   --->   Operation 240 'dmul' 'mul_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [4/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %tmp_5, i64 %p_read555" [../layer.h:84->../layer.h:261]   --->   Operation 241 'dmul' 'mul_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [5/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %tmp_6, i64 %p_read664" [../layer.h:84->../layer.h:261]   --->   Operation 242 'dmul' 'mul_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [6/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %tmp_7, i64 %p_read773" [../layer.h:84->../layer.h:261]   --->   Operation 243 'dmul' 'mul_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 244 [3/5] (6.91ns)   --->   "%add_i = dadd i64 %tmp, i64 %mul_i" [../layer.h:84->../layer.h:261]   --->   Operation 244 'dadd' 'add_i' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 245 [1/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %tmp_3, i64 %p_read337" [../layer.h:84->../layer.h:261]   --->   Operation 245 'dmul' 'mul_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [2/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %tmp_4, i64 %p_read446" [../layer.h:84->../layer.h:261]   --->   Operation 246 'dmul' 'mul_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [3/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %tmp_5, i64 %p_read555" [../layer.h:84->../layer.h:261]   --->   Operation 247 'dmul' 'mul_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [4/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %tmp_6, i64 %p_read664" [../layer.h:84->../layer.h:261]   --->   Operation 248 'dmul' 'mul_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [5/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %tmp_7, i64 %p_read773" [../layer.h:84->../layer.h:261]   --->   Operation 249 'dmul' 'mul_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [6/6] (6.60ns)   --->   "%mul_i_8 = dmul i64 %tmp_8, i64 %p_read882" [../layer.h:84->../layer.h:261]   --->   Operation 250 'dmul' 'mul_i_8' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 251 [2/5] (6.91ns)   --->   "%add_i = dadd i64 %tmp, i64 %mul_i" [../layer.h:84->../layer.h:261]   --->   Operation 251 'dadd' 'add_i' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %tmp_4, i64 %p_read446" [../layer.h:84->../layer.h:261]   --->   Operation 252 'dmul' 'mul_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [2/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %tmp_5, i64 %p_read555" [../layer.h:84->../layer.h:261]   --->   Operation 253 'dmul' 'mul_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [3/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %tmp_6, i64 %p_read664" [../layer.h:84->../layer.h:261]   --->   Operation 254 'dmul' 'mul_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [4/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %tmp_7, i64 %p_read773" [../layer.h:84->../layer.h:261]   --->   Operation 255 'dmul' 'mul_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [5/6] (6.60ns)   --->   "%mul_i_8 = dmul i64 %tmp_8, i64 %p_read882" [../layer.h:84->../layer.h:261]   --->   Operation 256 'dmul' 'mul_i_8' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [6/6] (6.60ns)   --->   "%mul_i_9 = dmul i64 %tmp_9, i64 %p_read991" [../layer.h:84->../layer.h:261]   --->   Operation 257 'dmul' 'mul_i_9' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 258 [1/5] (6.91ns)   --->   "%add_i = dadd i64 %tmp, i64 %mul_i" [../layer.h:84->../layer.h:261]   --->   Operation 258 'dadd' 'add_i' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %tmp_5, i64 %p_read555" [../layer.h:84->../layer.h:261]   --->   Operation 259 'dmul' 'mul_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [2/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %tmp_6, i64 %p_read664" [../layer.h:84->../layer.h:261]   --->   Operation 260 'dmul' 'mul_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [3/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %tmp_7, i64 %p_read773" [../layer.h:84->../layer.h:261]   --->   Operation 261 'dmul' 'mul_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [4/6] (6.60ns)   --->   "%mul_i_8 = dmul i64 %tmp_8, i64 %p_read882" [../layer.h:84->../layer.h:261]   --->   Operation 262 'dmul' 'mul_i_8' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [5/6] (6.60ns)   --->   "%mul_i_9 = dmul i64 %tmp_9, i64 %p_read991" [../layer.h:84->../layer.h:261]   --->   Operation 263 'dmul' 'mul_i_9' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 264 [5/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:261]   --->   Operation 264 'dadd' 'add_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [1/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %tmp_6, i64 %p_read664" [../layer.h:84->../layer.h:261]   --->   Operation 265 'dmul' 'mul_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 266 [2/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %tmp_7, i64 %p_read773" [../layer.h:84->../layer.h:261]   --->   Operation 266 'dmul' 'mul_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [3/6] (6.60ns)   --->   "%mul_i_8 = dmul i64 %tmp_8, i64 %p_read882" [../layer.h:84->../layer.h:261]   --->   Operation 267 'dmul' 'mul_i_8' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 268 [4/6] (6.60ns)   --->   "%mul_i_9 = dmul i64 %tmp_9, i64 %p_read991" [../layer.h:84->../layer.h:261]   --->   Operation 268 'dmul' 'mul_i_9' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 269 [4/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:261]   --->   Operation 269 'dadd' 'add_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 270 [1/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %tmp_7, i64 %p_read773" [../layer.h:84->../layer.h:261]   --->   Operation 270 'dmul' 'mul_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [2/6] (6.60ns)   --->   "%mul_i_8 = dmul i64 %tmp_8, i64 %p_read882" [../layer.h:84->../layer.h:261]   --->   Operation 271 'dmul' 'mul_i_8' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [3/6] (6.60ns)   --->   "%mul_i_9 = dmul i64 %tmp_9, i64 %p_read991" [../layer.h:84->../layer.h:261]   --->   Operation 272 'dmul' 'mul_i_9' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 273 [3/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:261]   --->   Operation 273 'dadd' 'add_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [1/6] (6.60ns)   --->   "%mul_i_8 = dmul i64 %tmp_8, i64 %p_read882" [../layer.h:84->../layer.h:261]   --->   Operation 274 'dmul' 'mul_i_8' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [2/6] (6.60ns)   --->   "%mul_i_9 = dmul i64 %tmp_9, i64 %p_read991" [../layer.h:84->../layer.h:261]   --->   Operation 275 'dmul' 'mul_i_9' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 276 [2/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:261]   --->   Operation 276 'dadd' 'add_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 277 [1/6] (6.60ns)   --->   "%mul_i_9 = dmul i64 %tmp_9, i64 %p_read991" [../layer.h:84->../layer.h:261]   --->   Operation 277 'dmul' 'mul_i_9' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 278 [1/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:261]   --->   Operation 278 'dadd' 'add_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 279 [5/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:261]   --->   Operation 279 'dadd' 'add_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 280 [4/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:261]   --->   Operation 280 'dadd' 'add_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 281 [3/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:261]   --->   Operation 281 'dadd' 'add_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 282 [2/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:261]   --->   Operation 282 'dadd' 'add_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 283 [1/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:261]   --->   Operation 283 'dadd' 'add_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 284 [5/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:261]   --->   Operation 284 'dadd' 'add_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 285 [4/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:261]   --->   Operation 285 'dadd' 'add_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 286 [3/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:261]   --->   Operation 286 'dadd' 'add_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 287 [2/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:261]   --->   Operation 287 'dadd' 'add_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 288 [1/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:261]   --->   Operation 288 'dadd' 'add_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 289 [5/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:261]   --->   Operation 289 'dadd' 'add_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 290 [4/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:261]   --->   Operation 290 'dadd' 'add_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 291 [3/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:261]   --->   Operation 291 'dadd' 'add_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 292 [2/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:261]   --->   Operation 292 'dadd' 'add_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.91>
ST_31 : Operation 293 [1/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:261]   --->   Operation 293 'dadd' 'add_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.91>
ST_32 : Operation 294 [5/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:261]   --->   Operation 294 'dadd' 'add_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.91>
ST_33 : Operation 295 [4/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:261]   --->   Operation 295 'dadd' 'add_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.91>
ST_34 : Operation 296 [3/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:261]   --->   Operation 296 'dadd' 'add_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.91>
ST_35 : Operation 297 [2/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:261]   --->   Operation 297 'dadd' 'add_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.91>
ST_36 : Operation 298 [1/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:261]   --->   Operation 298 'dadd' 'add_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.91>
ST_37 : Operation 299 [5/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:261]   --->   Operation 299 'dadd' 'add_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 300 [4/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:261]   --->   Operation 300 'dadd' 'add_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.91>
ST_39 : Operation 301 [3/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:261]   --->   Operation 301 'dadd' 'add_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 302 [2/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:261]   --->   Operation 302 'dadd' 'add_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.91>
ST_41 : Operation 303 [1/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:261]   --->   Operation 303 'dadd' 'add_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 304 [5/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:261]   --->   Operation 304 'dadd' 'add_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 305 [4/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:261]   --->   Operation 305 'dadd' 'add_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.91>
ST_44 : Operation 306 [3/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:261]   --->   Operation 306 'dadd' 'add_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 307 [2/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:261]   --->   Operation 307 'dadd' 'add_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 308 [1/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:261]   --->   Operation 308 'dadd' 'add_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.91>
ST_47 : Operation 309 [5/5] (6.91ns)   --->   "%add_i_8 = dadd i64 %add_i_7, i64 %mul_i_8" [../layer.h:84->../layer.h:261]   --->   Operation 309 'dadd' 'add_i_8' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.91>
ST_48 : Operation 310 [4/5] (6.91ns)   --->   "%add_i_8 = dadd i64 %add_i_7, i64 %mul_i_8" [../layer.h:84->../layer.h:261]   --->   Operation 310 'dadd' 'add_i_8' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.91>
ST_49 : Operation 311 [3/5] (6.91ns)   --->   "%add_i_8 = dadd i64 %add_i_7, i64 %mul_i_8" [../layer.h:84->../layer.h:261]   --->   Operation 311 'dadd' 'add_i_8' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i59.exit" [../layer.h:84->../layer.h:261]   --->   Operation 312 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 6)> <Delay = 0.00>
ST_49 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i59.exit" [../layer.h:84->../layer.h:261]   --->   Operation 313 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 5)> <Delay = 0.00>
ST_49 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i59.exit" [../layer.h:84->../layer.h:261]   --->   Operation 314 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 4)> <Delay = 0.00>
ST_49 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i59.exit" [../layer.h:84->../layer.h:261]   --->   Operation 315 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 3)> <Delay = 0.00>
ST_49 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i59.exit" [../layer.h:84->../layer.h:261]   --->   Operation 316 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 2)> <Delay = 0.00>
ST_49 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i59.exit" [../layer.h:84->../layer.h:261]   --->   Operation 317 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 1)> <Delay = 0.00>
ST_49 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i59.exit" [../layer.h:84->../layer.h:261]   --->   Operation 318 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 0)> <Delay = 0.00>
ST_49 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i59.exit" [../layer.h:84->../layer.h:261]   --->   Operation 319 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 7)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 6.91>
ST_50 : Operation 320 [2/5] (6.91ns)   --->   "%add_i_8 = dadd i64 %add_i_7, i64 %mul_i_8" [../layer.h:84->../layer.h:261]   --->   Operation 320 'dadd' 'add_i_8' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 321 [1/1] (0.48ns)   --->   "%store_ln81 = store i4 %i_21, i4 %i_18" [../layer.h:81->../layer.h:261]   --->   Operation 321 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.48>
ST_50 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln81 = br void %VITIS_LOOP_82_2.i" [../layer.h:81->../layer.h:261]   --->   Operation 322 'br' 'br_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 51 <SV = 50> <Delay = 6.91>
ST_51 : Operation 323 [1/5] (6.91ns)   --->   "%add_i_8 = dadd i64 %add_i_7, i64 %mul_i_8" [../layer.h:84->../layer.h:261]   --->   Operation 323 'dadd' 'add_i_8' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.91>
ST_52 : Operation 324 [5/5] (6.91ns)   --->   "%add_i_9 = dadd i64 %add_i_8, i64 %mul_i_9" [../layer.h:84->../layer.h:261]   --->   Operation 324 'dadd' 'add_i_9' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.91>
ST_53 : Operation 325 [4/5] (6.91ns)   --->   "%add_i_9 = dadd i64 %add_i_8, i64 %mul_i_9" [../layer.h:84->../layer.h:261]   --->   Operation 325 'dadd' 'add_i_9' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.91>
ST_54 : Operation 326 [3/5] (6.91ns)   --->   "%add_i_9 = dadd i64 %add_i_8, i64 %mul_i_9" [../layer.h:84->../layer.h:261]   --->   Operation 326 'dadd' 'add_i_9' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.91>
ST_55 : Operation 327 [2/5] (6.91ns)   --->   "%add_i_9 = dadd i64 %add_i_8, i64 %mul_i_9" [../layer.h:84->../layer.h:261]   --->   Operation 327 'dadd' 'add_i_9' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.40>
ST_56 : Operation 328 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:81->../layer.h:261]   --->   Operation 328 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 329 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:81->../layer.h:261]   --->   Operation 329 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../layer.h:81->../layer.h:261]   --->   Operation 330 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 331 [1/5] (6.91ns)   --->   "%add_i_9 = dadd i64 %add_i_8, i64 %mul_i_9" [../layer.h:84->../layer.h:261]   --->   Operation 331 'dadd' 'add_i_9' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 332 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %add_i_91" [../layer.h:84->../layer.h:261]   --->   Operation 332 'store' 'store_ln84' <Predicate = (trunc_ln81 == 6)> <Delay = 0.48>
ST_56 : Operation 333 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %mux_case_67" [../layer.h:84->../layer.h:261]   --->   Operation 333 'store' 'store_ln84' <Predicate = (trunc_ln81 == 6)> <Delay = 0.48>
ST_56 : Operation 334 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %add_i_93" [../layer.h:84->../layer.h:261]   --->   Operation 334 'store' 'store_ln84' <Predicate = (trunc_ln81 == 5)> <Delay = 0.48>
ST_56 : Operation 335 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %mux_case_56" [../layer.h:84->../layer.h:261]   --->   Operation 335 'store' 'store_ln84' <Predicate = (trunc_ln81 == 5)> <Delay = 0.48>
ST_56 : Operation 336 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %add_i_95" [../layer.h:84->../layer.h:261]   --->   Operation 336 'store' 'store_ln84' <Predicate = (trunc_ln81 == 4)> <Delay = 0.48>
ST_56 : Operation 337 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %mux_case_45" [../layer.h:84->../layer.h:261]   --->   Operation 337 'store' 'store_ln84' <Predicate = (trunc_ln81 == 4)> <Delay = 0.48>
ST_56 : Operation 338 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %add_i_97" [../layer.h:84->../layer.h:261]   --->   Operation 338 'store' 'store_ln84' <Predicate = (trunc_ln81 == 3)> <Delay = 0.48>
ST_56 : Operation 339 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %mux_case_34" [../layer.h:84->../layer.h:261]   --->   Operation 339 'store' 'store_ln84' <Predicate = (trunc_ln81 == 3)> <Delay = 0.48>
ST_56 : Operation 340 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %add_i_99" [../layer.h:84->../layer.h:261]   --->   Operation 340 'store' 'store_ln84' <Predicate = (trunc_ln81 == 2)> <Delay = 0.48>
ST_56 : Operation 341 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %mux_case_23" [../layer.h:84->../layer.h:261]   --->   Operation 341 'store' 'store_ln84' <Predicate = (trunc_ln81 == 2)> <Delay = 0.48>
ST_56 : Operation 342 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %add_i_911" [../layer.h:84->../layer.h:261]   --->   Operation 342 'store' 'store_ln84' <Predicate = (trunc_ln81 == 1)> <Delay = 0.48>
ST_56 : Operation 343 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %mux_case_12" [../layer.h:84->../layer.h:261]   --->   Operation 343 'store' 'store_ln84' <Predicate = (trunc_ln81 == 1)> <Delay = 0.48>
ST_56 : Operation 344 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %add_i_913" [../layer.h:84->../layer.h:261]   --->   Operation 344 'store' 'store_ln84' <Predicate = (trunc_ln81 == 0)> <Delay = 0.48>
ST_56 : Operation 345 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %mux_case_01" [../layer.h:84->../layer.h:261]   --->   Operation 345 'store' 'store_ln84' <Predicate = (trunc_ln81 == 0)> <Delay = 0.48>
ST_56 : Operation 346 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %add_i_915" [../layer.h:84->../layer.h:261]   --->   Operation 346 'store' 'store_ln84' <Predicate = (trunc_ln81 == 7)> <Delay = 0.48>
ST_56 : Operation 347 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_9, i64 %mux_case_78" [../layer.h:84->../layer.h:261]   --->   Operation 347 'store' 'store_ln84' <Predicate = (trunc_ln81 == 7)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 7.928ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln81', ../layer.h:81->../layer.h:261) of constant 0 on local variable 'i', ../layer.h:81->../layer.h:261 [230]  (0.489 ns)
	'load' operation 4 bit ('i', ../layer.h:81->../layer.h:261) on local variable 'i', ../layer.h:81->../layer.h:261 [233]  (0.000 ns)
	'sparsemux' operation 64 bit ('tmp_s', ../layer.h:84->../layer.h:261) [251]  (0.837 ns)
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:261) [252]  (6.602 ns)

 <State 2>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:261) [252]  (6.602 ns)

 <State 3>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:261) [252]  (6.602 ns)

 <State 4>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:261) [252]  (6.602 ns)

 <State 5>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:261) [252]  (6.602 ns)

 <State 6>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:261) [252]  (6.602 ns)

 <State 7>: 7.756ns
The critical path consists of the following:
	'load' operation 64 bit ('mux_case_01_load_1', ../layer.h:84->../layer.h:261) on local variable 'mux_case_01' [238]  (0.000 ns)
	'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261) [250]  (0.837 ns)
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:261) [253]  (6.919 ns)

 <State 8>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:261) [253]  (6.919 ns)

 <State 9>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:261) [253]  (6.919 ns)

 <State 10>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:261) [253]  (6.919 ns)

 <State 11>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:261) [253]  (6.919 ns)

 <State 12>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:261) [256]  (6.919 ns)

 <State 13>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:261) [256]  (6.919 ns)

 <State 14>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:261) [256]  (6.919 ns)

 <State 15>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:261) [256]  (6.919 ns)

 <State 16>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:261) [256]  (6.919 ns)

 <State 17>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:261) [259]  (6.919 ns)

 <State 18>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:261) [259]  (6.919 ns)

 <State 19>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:261) [259]  (6.919 ns)

 <State 20>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:261) [259]  (6.919 ns)

 <State 21>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:261) [259]  (6.919 ns)

 <State 22>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:261) [262]  (6.919 ns)

 <State 23>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:261) [262]  (6.919 ns)

 <State 24>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:261) [262]  (6.919 ns)

 <State 25>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:261) [262]  (6.919 ns)

 <State 26>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:261) [262]  (6.919 ns)

 <State 27>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:261) [265]  (6.919 ns)

 <State 28>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:261) [265]  (6.919 ns)

 <State 29>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:261) [265]  (6.919 ns)

 <State 30>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:261) [265]  (6.919 ns)

 <State 31>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:261) [265]  (6.919 ns)

 <State 32>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:261) [268]  (6.919 ns)

 <State 33>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:261) [268]  (6.919 ns)

 <State 34>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:261) [268]  (6.919 ns)

 <State 35>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:261) [268]  (6.919 ns)

 <State 36>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:261) [268]  (6.919 ns)

 <State 37>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:261) [271]  (6.919 ns)

 <State 38>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:261) [271]  (6.919 ns)

 <State 39>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:261) [271]  (6.919 ns)

 <State 40>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:261) [271]  (6.919 ns)

 <State 41>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:261) [271]  (6.919 ns)

 <State 42>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) [274]  (6.919 ns)

 <State 43>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) [274]  (6.919 ns)

 <State 44>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) [274]  (6.919 ns)

 <State 45>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) [274]  (6.919 ns)

 <State 46>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) [274]  (6.919 ns)

 <State 47>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_8', ../layer.h:84->../layer.h:261) [277]  (6.919 ns)

 <State 48>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_8', ../layer.h:84->../layer.h:261) [277]  (6.919 ns)

 <State 49>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_8', ../layer.h:84->../layer.h:261) [277]  (6.919 ns)

 <State 50>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_8', ../layer.h:84->../layer.h:261) [277]  (6.919 ns)

 <State 51>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_8', ../layer.h:84->../layer.h:261) [277]  (6.919 ns)

 <State 52>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) [280]  (6.919 ns)

 <State 53>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) [280]  (6.919 ns)

 <State 54>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) [280]  (6.919 ns)

 <State 55>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) [280]  (6.919 ns)

 <State 56>: 7.408ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_9', ../layer.h:84->../layer.h:261) [280]  (6.919 ns)
	'store' operation 0 bit ('store_ln84', ../layer.h:84->../layer.h:261) of variable 'add_i_9', ../layer.h:84->../layer.h:261 on local variable 'add_i_93' [287]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
