WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2502299 heartbeat IPC: 3.996 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5102971 heartbeat IPC: 3.845 cumulative IPC: 3.919 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6404886 cumulative IPC: 3.903 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6404886 cumulative IPC: 3.903 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 11315483 heartbeat IPC: 1.61 cumulative IPC: 1.018 (Simulation time: 00 hr 01 min 14 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_40.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 21800449 heartbeat IPC: 0.9537 cumulative IPC: 0.9743 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 32036760 heartbeat IPC: 0.9769 cumulative IPC: 0.9753 (Simulation time: 00 hr 02 min 50 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 41775875 heartbeat IPC: 1.027 cumulative IPC: 0.9895 (Simulation time: 00 hr 03 min 40 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_40.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 52270296 heartbeat IPC: 0.9529 cumulative IPC: 0.9811 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 62774120 heartbeat IPC: 0.952 cumulative IPC: 0.9757 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 72493757 heartbeat IPC: 1.029 cumulative IPC: 0.9835 (Simulation time: 00 hr 06 min 07 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_40.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 83275639 heartbeat IPC: 0.9275 cumulative IPC: 0.9757 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 93420846 heartbeat IPC: 0.9857 cumulative IPC: 0.9768 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 103163318 heartbeat IPC: 1.026 cumulative IPC: 0.9818 (Simulation time: 00 hr 08 min 33 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_40.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 104524602 cumulative IPC: 0.9567 (Simulation time: 00 hr 09 min 04 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 104524602 cumulative IPC: 0.9567 (Simulation time: 00 hr 09 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_40.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.9567 instructions: 100000002 cycles: 104524602
CPU 0 Branch Prediction Accuracy: 88.51% MPKI: 8.664 Average ROB Occupancy at Mispredict: 21.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.113
BRANCH_INDIRECT: 4.02
BRANCH_CONDITIONAL: 3.92
BRANCH_DIRECT_CALL: 0.211
BRANCH_INDIRECT_CALL: 0.268
BRANCH_RETURN: 0.134

L1D TOTAL        ACCESS:   29299076 HIT:   25682480 MISS:    3616596
L1D LOAD         ACCESS:   23250129 HIT:   21910390 MISS:    1339739
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    6017889 HIT:    3762587 MISS:    2255302
L1D TRANSLATION  ACCESS:      31058 HIT:       9503 MISS:      21555
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 166 cycles
L1I TOTAL        ACCESS:    2809513 HIT:    2085689 MISS:     723824
L1I LOAD         ACCESS:    2809513 HIT:    2085689 MISS:     723824
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 25.26 cycles
L2C TOTAL        ACCESS:    2450075 HIT:    1410870 MISS:    1039205
L2C LOAD         ACCESS:    1265374 HIT:     783368 MISS:     482006
L2C RFO          ACCESS:     546864 HIT:      55445 MISS:     491419
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     616524 HIT:     568904 MISS:      47620
L2C TRANSLATION  ACCESS:      21313 HIT:       3153 MISS:      18160
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 607.8 cycles
LLC TOTAL        ACCESS:    1520629 HIT:     324537 MISS:    1196092
LLC LOAD         ACCESS:     482006 HIT:     149432 MISS:     332574
LLC RFO          ACCESS:     491419 HIT:      28171 MISS:     463248
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     529044 HIT:     144647 MISS:     384397
LLC TRANSLATION  ACCESS:      18160 HIT:       2287 MISS:      15873
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 510.8 cycles
cpu0_DTLB TOTAL        ACCESS:   20300630 HIT:   19993750 MISS:     306880
cpu0_DTLB LOAD         ACCESS:   20300630 HIT:   19993750 MISS:     306880
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.91 cycles
cpu0_ITLB TOTAL        ACCESS:    2519492 HIT:    2202540 MISS:     316952
cpu0_ITLB LOAD         ACCESS:    2519492 HIT:    2202540 MISS:     316952
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 4.757 cycles
cpu0_STLB TOTAL        ACCESS:     287093 HIT:     262256 MISS:      24837
cpu0_STLB LOAD         ACCESS:     287093 HIT:     262256 MISS:      24837
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 224.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     396383
  ROW_BUFFER_MISS:     415301
 AVG DBUS CONGESTED CYCLE: 3.977
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      26649
  FULL:     462399
