DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "Poetic_test"
duName "poetic_tester"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
(GiElement
name "phaseBitNb"
type "positive"
value "16"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
]
mwi 0
uid 421,0
)
(Instance
name "I2"
duLibraryName "Poetic"
duName "clockGenerator"
elements [
(GiElement
name "counterBitNb"
type "integer"
value "12"
)
(GiElement
name "countValue"
type "integer"
value "250"
)
]
mwi 0
uid 6710,0
)
(Instance
name "I3"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 6747,0
)
(Instance
name "I1"
duLibraryName "Poetic_test"
duName "AD"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
]
mwi 0
uid 6979,0
)
(Instance
name "I0"
duLibraryName "Poetic_test"
duName "motor"
elements [
]
mwi 0
uid 7106,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds\\poetic_test\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds\\poetic_test\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds\\poetic_test"
)
(vvPair
variable "d_logical"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds\\poetic_test"
)
(vvPair
variable "date"
value "01.07.2021"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "01"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "poetic_test"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "jeann"
)
(vvPair
variable "graphical_source_date"
value "01.07.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "graphical_source_time"
value "15:39:42"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Poetic_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Lissajous_test/concat"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Poetic_test"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "poetic_test"
)
(vvPair
variable "month"
value "juil."
)
(vvPair
variable "month_long"
value "juillet"
)
(vvPair
variable "p"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds\\poetic_test\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\jeann\\Documents\\TD\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic_test\\hds\\poetic_test\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR/NanoBlaze/hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:39:42"
)
(vvPair
variable "unit"
value "poetic_test"
)
(vvPair
variable "user"
value "jeann"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 153,0
optionalChildren [
*1 (Blk
uid 421,0
shape (Rectangle
uid 422,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "11000,52000,105000,60000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 423,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*2 (Text
uid 424,0
va (VaSet
)
xt "11700,60200,18900,61400"
st "Poetic_test"
blo "11700,61200"
tm "BdLibraryNameMgr"
)
*3 (Text
uid 425,0
va (VaSet
)
xt "11700,61400,19800,62600"
st "poetic_tester"
blo "11700,62400"
tm "BlkNameMgr"
)
*4 (Text
uid 426,0
va (VaSet
)
xt "11700,62600,16500,63800"
st "I_tester"
blo "11700,63600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 427,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 428,0
text (MLText
uid 429,0
va (VaSet
)
xt "12000,64000,29800,67600"
st "adcBitNb   = 12    ( integer  )  
phaseBitNb = 16    ( positive )  
pidBitNb   = 12    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
(GiElement
name "phaseBitNb"
type "positive"
value "16"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
]
)
)
*5 (Net
uid 6543,0
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
suid 77,0
)
declText (MLText
uid 6544,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,19400,14700,20400"
st "SIGNAL clock      : std_logic
"
)
)
*6 (Net
uid 6551,0
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
suid 78,0
)
declText (MLText
uid 6552,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,21400,14700,22400"
st "SIGNAL reset      : std_logic
"
)
)
*7 (SaComponent
uid 6710,0
optionalChildren [
*8 (CptPort
uid 6719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6720,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,-3375,110000,-2625"
)
tg (CPTG
uid 6721,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6722,0
va (VaSet
font "Verdana,12,0"
)
xt "111000,-3700,114800,-2300"
st "clock"
blo "111000,-2500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*9 (CptPort
uid 6723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123000,-4375,123750,-3625"
)
tg (CPTG
uid 6725,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6726,0
va (VaSet
font "Verdana,12,0"
)
xt "115900,-4700,122000,-3300"
st "clockOut"
ju 2
blo "122000,-3500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clockOut"
t "std_ulogic"
o 112
)
)
)
*10 (CptPort
uid 6727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6728,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123000,-7375,123750,-6625"
)
tg (CPTG
uid 6729,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6730,0
va (VaSet
font "Verdana,12,0"
)
xt "116900,-7700,122000,-6300"
st "enable"
ju 2
blo "122000,-6500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 111
)
)
)
*11 (CptPort
uid 6731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6732,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,-2375,110000,-1625"
)
tg (CPTG
uid 6733,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6734,0
va (VaSet
font "Verdana,12,0"
)
xt "111000,-2700,115100,-1300"
st "reset"
blo "111000,-1500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 6711,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "110000,-9000,123000,5000"
)
oxt "15000,6000,28000,20000"
ttg (MlTextGroup
uid 6712,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*12 (Text
uid 6713,0
va (VaSet
font "Verdana,9,1"
)
xt "111650,-200,115450,1000"
st "Poetic"
blo "111650,800"
tm "BdLibraryNameMgr"
)
*13 (Text
uid 6714,0
va (VaSet
font "Verdana,9,1"
)
xt "111650,1000,120350,2200"
st "clockGenerator"
blo "111650,2000"
tm "CptNameMgr"
)
*14 (Text
uid 6715,0
va (VaSet
font "Verdana,9,1"
)
xt "111650,2200,113350,3400"
st "I2"
blo "111650,3200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6716,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6717,0
text (MLText
uid 6718,0
va (VaSet
font "Courier New,8,0"
)
xt "109000,6400,128000,8000"
st "counterBitNb = 12     ( integer )  
countValue   = 250    ( integer )  "
)
header ""
)
elements [
(GiElement
name "counterBitNb"
type "integer"
value "12"
)
(GiElement
name "countValue"
type "integer"
value "250"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*15 (SaComponent
uid 6747,0
optionalChildren [
*16 (CptPort
uid 6756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,17625,154000,18375"
)
tg (CPTG
uid 6758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6759,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,17300,158800,18700"
st "clock"
blo "155000,18500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
)
)
)
*17 (CptPort
uid 6760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6761,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,9625,154000,10375"
)
tg (CPTG
uid 6762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6763,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,9300,159100,10700"
st "CS_n"
blo "155000,10500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
)
)
)
*18 (CptPort
uid 6764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,18625,154000,19375"
)
tg (CPTG
uid 6766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6767,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,18300,159100,19700"
st "reset"
blo "155000,19500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
)
)
)
*19 (CptPort
uid 6768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,5625,154000,6375"
)
tg (CPTG
uid 6770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6771,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,5300,159000,6700"
st "SCLK"
blo "155000,6500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
)
)
)
*20 (CptPort
uid 6772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,7625,154000,8375"
)
tg (CPTG
uid 6774,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6775,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,7300,158500,8700"
st "SDO"
blo "155000,8500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
)
)
)
*21 (CptPort
uid 6776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "153250,625,154000,1375"
)
tg (CPTG
uid 6778,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6779,0
va (VaSet
font "Verdana,12,0"
)
xt "155000,300,160100,1700"
st "enable"
blo "155000,1500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
)
)
)
*22 (CptPort
uid 6780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "166000,6625,166750,7375"
)
tg (CPTG
uid 6782,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6783,0
va (VaSet
font "Verdana,12,0"
)
xt "161200,6300,165000,7700"
st "Data"
ju 2
blo "165000,7500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 6748,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "154000,0,166000,20000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 6749,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*23 (Text
uid 6750,0
va (VaSet
font "Verdana,9,1"
)
xt "161600,1300,165400,2500"
st "Poetic"
blo "161600,2300"
tm "BdLibraryNameMgr"
)
*24 (Text
uid 6751,0
va (VaSet
font "Verdana,9,1"
)
xt "161600,2500,164300,3700"
st "ADC"
blo "161600,3500"
tm "CptNameMgr"
)
*25 (Text
uid 6752,0
va (VaSet
font "Verdana,9,1"
)
xt "161600,3700,163300,4900"
st "I3"
blo "161600,4700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6753,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6754,0
text (MLText
uid 6755,0
va (VaSet
font "Courier New,8,0"
)
xt "154000,19600,170500,20400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*26 (Net
uid 6854,0
lang 11
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 7
suid 88,0
)
declText (MLText
uid 6855,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,14400,16600,15400"
st "SIGNAL ADC_SCLK   : std_ulogic
"
)
)
*27 (Net
uid 6856,0
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 8
suid 89,0
)
declText (MLText
uid 6857,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,20400,15600,21400"
st "SIGNAL enable     : std_ulogic
"
)
)
*28 (Net
uid 6895,0
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 5
suid 92,0
)
declText (MLText
uid 6896,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,17400,15500,18400"
st "SIGNAL SDO        : std_ulogic
"
)
)
*29 (Net
uid 6917,0
lang 11
decl (Decl
n "DataToSend"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 8
suid 95,0
)
declText (MLText
uid 6918,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,16400,30100,17400"
st "SIGNAL DataToSend : std_ulogic_vector(adcBitNb-1 DOWNTO 0)
"
)
)
*30 (Net
uid 6931,0
lang 11
decl (Decl
n "CS_n"
t "std_ulogic"
o 7
suid 96,0
)
declText (MLText
uid 6932,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,15400,15600,16400"
st "SIGNAL CS_n       : std_ulogic
"
)
)
*31 (SaComponent
uid 6979,0
optionalChildren [
*32 (CptPort
uid 6955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6956,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,31625,148750,32375"
)
tg (CPTG
uid 6957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6958,0
va (VaSet
font "Verdana,12,0"
)
xt "142900,31300,147000,32700"
st "CS_n"
ju 2
blo "147000,32500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "CS_n"
t "std_ulogic"
o 4
suid 1,0
)
)
)
*33 (CptPort
uid 6959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6960,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "148000,30625,148750,31375"
)
tg (CPTG
uid 6961,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6962,0
va (VaSet
font "Verdana,12,0"
)
xt "143000,30300,147000,31700"
st "SCLK"
ju 2
blo "147000,31500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 5
suid 2,0
)
)
)
*34 (CptPort
uid 6963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6964,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,31625,126000,32375"
)
tg (CPTG
uid 6965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6966,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,31300,130500,32700"
st "SDO"
blo "127000,32500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SDO"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*35 (CptPort
uid 6967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,32625,126000,33375"
)
tg (CPTG
uid 6969,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6970,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,32300,136300,33700"
st "DataToSend"
blo "127000,33500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "DataToSend"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*36 (CptPort
uid 6971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,33625,126000,34375"
)
tg (CPTG
uid 6973,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6974,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,33300,130800,34700"
st "clock"
blo "127000,34500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 5
suid 5,0
)
)
)
*37 (CptPort
uid 6975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,34625,126000,35375"
)
tg (CPTG
uid 6977,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6978,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,34300,131100,35700"
st "reset"
blo "127000,35500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 6
suid 6,0
)
)
)
]
shape (Rectangle
uid 6980,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,30000,148000,40000"
)
oxt "36000,14000,58000,24000"
ttg (MlTextGroup
uid 6981,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 6982,0
va (VaSet
font "Verdana,9,1"
)
xt "126450,33800,133550,35000"
st "Poetic_test"
blo "126450,34800"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 6983,0
va (VaSet
font "Verdana,9,1"
)
xt "126450,35000,128550,36200"
st "AD"
blo "126450,36000"
tm "CptNameMgr"
)
*40 (Text
uid 6984,0
va (VaSet
font "Verdana,9,1"
)
xt "126450,36200,128150,37400"
st "I1"
blo "126450,37200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6985,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6986,0
text (MLText
uid 6987,0
va (VaSet
font "Courier New,8,0"
)
xt "128000,40200,145000,41000"
st "adcBitNb = 12    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*41 (Net
uid 7050,0
lang 11
decl (Decl
n "speed"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 8
suid 99,0
)
declText (MLText
uid 7051,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,22400,25700,23400"
st "SIGNAL speed      : std_ulogic_vector(11 DOWNTO 0)
"
)
)
*42 (SaComponent
uid 7106,0
optionalChildren [
*43 (CptPort
uid 7090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136250,-14375,137000,-13625"
)
tg (CPTG
uid 7092,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7093,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-14700,141800,-13300"
st "clock"
blo "138000,-13500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
suid 1,0
)
)
)
*44 (CptPort
uid 7094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136250,-13375,137000,-12625"
)
tg (CPTG
uid 7096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7097,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-13700,142100,-12300"
st "reset"
blo "138000,-12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
suid 2,0
)
)
)
*45 (CptPort
uid 7098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "154000,-23375,154750,-22625"
)
tg (CPTG
uid 7100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7101,0
va (VaSet
font "Verdana,12,0"
)
xt "148300,-23700,153000,-22300"
st "speed"
ju 2
blo "153000,-22500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "speed"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 8
suid 3,0
)
)
)
*46 (CptPort
uid 7102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136250,-26375,137000,-25625"
)
tg (CPTG
uid 7104,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7105,0
va (VaSet
font "Verdana,12,0"
)
xt "138000,-26700,142000,-25300"
st "Vapp"
blo "138000,-25500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Vapp"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 9
suid 4,0
)
)
)
]
shape (Rectangle
uid 7107,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "137000,-31000,154000,-10000"
)
oxt "15000,6000,32000,27000"
ttg (MlTextGroup
uid 7108,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 7109,0
va (VaSet
font "Verdana,9,1"
)
xt "141950,-21700,149050,-20500"
st "Poetic_test"
blo "141950,-20700"
tm "BdLibraryNameMgr"
)
*48 (Text
uid 7110,0
va (VaSet
font "Verdana,9,1"
)
xt "141950,-20500,145550,-19300"
st "motor"
blo "141950,-19500"
tm "CptNameMgr"
)
*49 (Text
uid 7111,0
va (VaSet
font "Verdana,9,1"
)
xt "141950,-19300,143650,-18100"
st "I0"
blo "141950,-18300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7112,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7113,0
text (MLText
uid 7114,0
va (VaSet
font "Courier New,8,0"
)
xt "116000,-24500,116000,-24500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*50 (Net
uid 7115,0
lang 11
decl (Decl
n "Vapp"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 9
suid 105,0
)
declText (MLText
uid 7116,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,18400,25600,19400"
st "SIGNAL Vapp       : std_ulogic_vector(11 DOWNTO 0)
"
)
)
*51 (Wire
uid 6784,0
optionalChildren [
*52 (BdJunction
uid 6790,0
ps "OnConnectorStrategy"
shape (Circle
uid 6791,0
va (VaSet
vasetType 1
)
xt "144600,-4400,145400,-3600"
radius 400
)
)
*53 (BdJunction
uid 6929,0
ps "OnConnectorStrategy"
shape (Circle
uid 6930,0
va (VaSet
vasetType 1
)
xt "173600,-4400,174400,-3600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6785,0
va (VaSet
vasetType 3
)
xt "123750,-4000,216000,-4000"
pts [
"123750,-4000"
"216000,-4000"
]
)
start &9
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6789,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "119000,-5400,126400,-4000"
st "ADC_SCLK"
blo "119000,-4200"
tm "WireNameMgr"
)
)
on &26
)
*54 (Wire
uid 6794,0
shape (OrthoPolyLine
uid 6795,0
va (VaSet
vasetType 3
)
xt "145000,-4000,153250,6000"
pts [
"153250,6000"
"145000,6000"
"145000,-4000"
]
)
start &19
end &52
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6797,0
va (VaSet
font "Verdana,12,0"
)
xt "145250,4600,152650,6000"
st "ADC_SCLK"
blo "145250,5800"
tm "WireNameMgr"
)
)
on &26
)
*55 (Wire
uid 6808,0
shape (OrthoPolyLine
uid 6809,0
va (VaSet
vasetType 3
)
xt "123750,-7000,129000,-7000"
pts [
"129000,-7000"
"123750,-7000"
]
)
end &10
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6813,0
va (VaSet
font "Verdana,12,0"
)
xt "125000,-8400,130100,-7000"
st "enable"
blo "125000,-7200"
tm "WireNameMgr"
)
)
on &27
)
*56 (Wire
uid 6814,0
shape (OrthoPolyLine
uid 6815,0
va (VaSet
vasetType 3
)
xt "102000,-2000,109250,-2000"
pts [
"102000,-2000"
"109250,-2000"
]
)
end &11
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6819,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,-3400,107100,-2000"
st "reset"
blo "103000,-2200"
tm "WireNameMgr"
)
)
on &6
)
*57 (Wire
uid 6820,0
shape (OrthoPolyLine
uid 6821,0
va (VaSet
vasetType 3
)
xt "102000,-3000,109250,-3000"
pts [
"102000,-3000"
"109250,-3000"
]
)
end &8
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6825,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,-4400,106800,-3000"
st "clock"
blo "103000,-3200"
tm "WireNameMgr"
)
)
on &5
)
*58 (Wire
uid 6826,0
shape (OrthoPolyLine
uid 6827,0
va (VaSet
vasetType 3
)
xt "148000,19000,153250,19000"
pts [
"148000,19000"
"153250,19000"
]
)
end &18
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6831,0
va (VaSet
font "Verdana,12,0"
)
xt "149000,17600,153100,19000"
st "reset"
blo "149000,18800"
tm "WireNameMgr"
)
)
on &6
)
*59 (Wire
uid 6832,0
shape (OrthoPolyLine
uid 6833,0
va (VaSet
vasetType 3
)
xt "148000,18000,153250,18000"
pts [
"148000,18000"
"153250,18000"
]
)
end &16
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6837,0
va (VaSet
font "Verdana,12,0"
)
xt "149000,16600,152800,18000"
st "clock"
blo "149000,17800"
tm "WireNameMgr"
)
)
on &5
)
*60 (Wire
uid 6897,0
shape (OrthoPolyLine
uid 6898,0
va (VaSet
vasetType 3
)
xt "122000,8000,153250,32000"
pts [
"153250,8000"
"122000,8000"
"122000,32000"
"125250,32000"
]
)
start &20
end &34
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 6899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6900,0
va (VaSet
font "Verdana,12,0"
)
xt "148250,6600,151750,8000"
st "SDO"
blo "148250,7800"
tm "WireNameMgr"
)
)
on &28
)
*61 (Wire
uid 6903,0
shape (OrthoPolyLine
uid 6904,0
va (VaSet
vasetType 3
)
xt "102000,34000,125250,52000"
pts [
"125250,34000"
"102000,34000"
"102000,52000"
]
)
start &36
end &1
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 6907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6908,0
va (VaSet
font "Verdana,12,0"
)
xt "119250,32600,123050,34000"
st "clock"
blo "119250,33800"
tm "WireNameMgr"
)
)
on &5
)
*62 (Wire
uid 6911,0
shape (OrthoPolyLine
uid 6912,0
va (VaSet
vasetType 3
)
xt "104000,35000,125250,52000"
pts [
"125250,35000"
"104000,35000"
"104000,52000"
]
)
start &37
end &1
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 6915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6916,0
va (VaSet
font "Verdana,12,0"
)
xt "119250,33600,123350,35000"
st "reset"
blo "119250,34800"
tm "WireNameMgr"
)
)
on &6
)
*63 (Wire
uid 6919,0
shape (OrthoPolyLine
uid 6920,0
va (VaSet
vasetType 3
)
xt "99000,33000,125250,52000"
pts [
"125250,33000"
"99000,33000"
"99000,52000"
]
)
start &35
end &1
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 6923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6924,0
va (VaSet
font "Verdana,12,0"
)
xt "115250,31600,124550,33000"
st "DataToSend"
blo "115250,32800"
tm "WireNameMgr"
)
)
on &29
)
*64 (Wire
uid 6925,0
shape (OrthoPolyLine
uid 6926,0
va (VaSet
vasetType 3
)
xt "148750,-4000,174000,31000"
pts [
"148750,31000"
"174000,31000"
"174000,-4000"
]
)
start &33
end &53
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6928,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,29600,158150,31000"
st "ADC_SCLK"
blo "150750,30800"
tm "WireNameMgr"
)
)
on &26
)
*65 (Wire
uid 6933,0
shape (OrthoPolyLine
uid 6934,0
va (VaSet
vasetType 3
)
xt "143000,10000,154000,32000"
pts [
"148750,32000"
"154000,32000"
"154000,25000"
"143000,25000"
"143000,10000"
"153250,10000"
]
)
start &32
end &17
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 6935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6936,0
va (VaSet
font "Verdana,12,0"
)
xt "150750,30600,154850,32000"
st "CS_n"
blo "150750,31800"
tm "WireNameMgr"
)
)
on &30
)
*66 (Wire
uid 6949,0
shape (OrthoPolyLine
uid 6950,0
va (VaSet
vasetType 3
)
xt "84000,1000,153250,52000"
pts [
"153250,1000"
"130000,1000"
"130000,19000"
"84000,19000"
"84000,52000"
]
)
start &21
end &1
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 6953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6954,0
va (VaSet
font "Verdana,12,0"
)
xt "146250,-400,151350,1000"
st "enable"
blo "146250,800"
tm "WireNameMgr"
)
)
on &27
)
*67 (Wire
uid 7042,0
shape (OrthoPolyLine
uid 7043,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "154750,-23000,163000,-23000"
pts [
"154750,-23000"
"163000,-23000"
]
)
start &45
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7049,0
va (VaSet
font "Verdana,12,0"
)
xt "157000,-24400,161700,-23000"
st "speed"
blo "157000,-23200"
tm "WireNameMgr"
)
)
on &41
)
*68 (Wire
uid 7054,0
shape (OrthoPolyLine
uid 7055,0
va (VaSet
vasetType 3
)
xt "134000,-14000,136250,-14000"
pts [
"134000,-14000"
"136250,-14000"
]
)
end &43
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7061,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,-15400,138800,-14000"
st "clock"
blo "135000,-14200"
tm "WireNameMgr"
)
)
on &5
)
*69 (Wire
uid 7064,0
shape (OrthoPolyLine
uid 7065,0
va (VaSet
vasetType 3
)
xt "134000,-13000,136250,-13000"
pts [
"134000,-13000"
"136250,-13000"
]
)
end &44
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7071,0
va (VaSet
font "Verdana,12,0"
)
xt "135000,-14400,139100,-13000"
st "reset"
blo "135000,-13200"
tm "WireNameMgr"
)
)
on &6
)
*70 (Wire
uid 7117,0
shape (OrthoPolyLine
uid 7118,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69000,-26000,136250,52000"
pts [
"69000,52000"
"69000,-26000"
"136250,-26000"
]
)
start &1
end &46
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 7121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7122,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "67600,47000,69000,51000"
st "Vapp"
blo "68800,51000"
tm "WireNameMgr"
)
)
on &50
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *71 (PackageList
uid 142,0
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 143,0
va (VaSet
font "Verdana,8,1"
)
xt "0,0,6900,1000"
st "Package List"
blo "0,800"
)
*73 (MLText
uid 144,0
va (VaSet
)
xt "0,1000,17500,4600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 145,0
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 146,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,0,30200,1000"
st "Compiler Directives"
blo "20000,800"
)
*75 (Text
uid 147,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,1000,32200,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*76 (MLText
uid 148,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*77 (Text
uid 149,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,4000,32800,5000"
st "Post-module directives:"
blo "20000,4800"
)
*78 (MLText
uid 150,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*79 (Text
uid 151,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,5000,32400,6000"
st "End-module directives:"
blo "20000,5800"
)
*80 (MLText
uid 152,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "50905,-32156,217539,58380"
cachedDiagramExtent "0,-31000,216400,67600"
pageSetupInfo (PageSetupInfo
ptrCmd "Generic PostScript Printer,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 1077
paperHeight 761
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 1077
windowsPaperHeight 761
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,-66000"
lastUid 7124,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
va (VaSet
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*82 (Text
va (VaSet
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*83 (Text
va (VaSet
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*85 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*86 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*88 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*89 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*91 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*92 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*94 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*95 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*97 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*99 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "Verdana,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*101 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "0,5400,7000,6400"
st "Declarations"
blo "0,6200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "0,6400,3400,7400"
st "Ports:"
blo "0,7200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "0,7400,4800,8400"
st "Pre User:"
blo "0,8200"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,8400,18600,13400"
st "constant signalBitNb: positive := 16;
constant adcBitNb: integer := 12;
constant dataBitNb: positive := 16;
constant phaseBitNb: positive := 16;
constant pidBitNb: integer := 12;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "0,13400,9000,14400"
st "Diagram Signals:"
blo "0,14200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "0,5400,6000,6400"
st "Post User:"
blo "0,6200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,5400,0,5400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 105,0
usingSuid 1
emptyRow *102 (LEmptyRow
)
uid 727,0
optionalChildren [
*103 (RefLabelRowHdr
)
*104 (TitleRowHdr
)
*105 (FilterRowHdr
)
*106 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*107 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*108 (GroupColHdr
tm "GroupColHdrMgr"
)
*109 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*110 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*111 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*112 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*113 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*114 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*115 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clock"
t "std_logic"
o 1
suid 77,0
)
)
uid 6559,0
)
*116 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "reset"
t "std_logic"
o 2
suid 78,0
)
)
uid 6561,0
)
*117 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 7
suid 88,0
)
)
uid 6937,0
)
*118 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "enable"
t "std_ulogic"
o 8
suid 89,0
)
)
uid 6939,0
)
*119 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SDO"
t "std_ulogic"
o 5
suid 92,0
)
)
uid 6941,0
)
*120 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "DataToSend"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 8
suid 95,0
)
)
uid 6943,0
)
*121 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "CS_n"
t "std_ulogic"
o 7
suid 96,0
)
)
uid 6945,0
)
*122 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "speed"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 8
suid 99,0
)
)
uid 7086,0
)
*123 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Vapp"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 9
suid 105,0
)
)
uid 7123,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 740,0
optionalChildren [
*124 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *125 (MRCItem
litem &102
pos 9
dimension 20
)
uid 742,0
optionalChildren [
*126 (MRCItem
litem &103
pos 0
dimension 20
uid 743,0
)
*127 (MRCItem
litem &104
pos 1
dimension 23
uid 744,0
)
*128 (MRCItem
litem &105
pos 2
hidden 1
dimension 20
uid 745,0
)
*129 (MRCItem
litem &115
pos 0
dimension 20
uid 6560,0
)
*130 (MRCItem
litem &116
pos 1
dimension 20
uid 6562,0
)
*131 (MRCItem
litem &117
pos 2
dimension 20
uid 6938,0
)
*132 (MRCItem
litem &118
pos 3
dimension 20
uid 6940,0
)
*133 (MRCItem
litem &119
pos 4
dimension 20
uid 6942,0
)
*134 (MRCItem
litem &120
pos 5
dimension 20
uid 6944,0
)
*135 (MRCItem
litem &121
pos 6
dimension 20
uid 6946,0
)
*136 (MRCItem
litem &122
pos 7
dimension 20
uid 7087,0
)
*137 (MRCItem
litem &123
pos 8
dimension 20
uid 7124,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 746,0
optionalChildren [
*138 (MRCItem
litem &106
pos 0
dimension 20
uid 747,0
)
*139 (MRCItem
litem &108
pos 1
dimension 50
uid 748,0
)
*140 (MRCItem
litem &109
pos 2
dimension 100
uid 749,0
)
*141 (MRCItem
litem &110
pos 3
dimension 50
uid 750,0
)
*142 (MRCItem
litem &111
pos 4
dimension 100
uid 751,0
)
*143 (MRCItem
litem &112
pos 5
dimension 100
uid 752,0
)
*144 (MRCItem
litem &113
pos 6
dimension 50
uid 753,0
)
*145 (MRCItem
litem &114
pos 7
dimension 80
uid 754,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 741,0
vaOverrides [
]
)
]
)
uid 726,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *146 (LEmptyRow
)
uid 756,0
optionalChildren [
*147 (RefLabelRowHdr
)
*148 (TitleRowHdr
)
*149 (FilterRowHdr
)
*150 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*151 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*152 (GroupColHdr
tm "GroupColHdrMgr"
)
*153 (NameColHdr
tm "GenericNameColHdrMgr"
)
*154 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*155 (InitColHdr
tm "GenericValueColHdrMgr"
)
*156 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*157 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 768,0
optionalChildren [
*158 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *159 (MRCItem
litem &146
pos 0
dimension 20
)
uid 770,0
optionalChildren [
*160 (MRCItem
litem &147
pos 0
dimension 20
uid 771,0
)
*161 (MRCItem
litem &148
pos 1
dimension 23
uid 772,0
)
*162 (MRCItem
litem &149
pos 2
hidden 1
dimension 20
uid 773,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 774,0
optionalChildren [
*163 (MRCItem
litem &150
pos 0
dimension 20
uid 775,0
)
*164 (MRCItem
litem &152
pos 1
dimension 50
uid 776,0
)
*165 (MRCItem
litem &153
pos 2
dimension 100
uid 777,0
)
*166 (MRCItem
litem &154
pos 3
dimension 100
uid 778,0
)
*167 (MRCItem
litem &155
pos 4
dimension 50
uid 779,0
)
*168 (MRCItem
litem &156
pos 5
dimension 50
uid 780,0
)
*169 (MRCItem
litem &157
pos 6
dimension 80
uid 781,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 769,0
vaOverrides [
]
)
]
)
uid 755,0
type 1
)
activeModelName "BlockDiag"
)
