

================================================================
== Vitis HLS Report for 'shake_absorb_Pipeline_VITIS_LOOP_360_2'
================================================================
* Date:           Thu Dec 29 14:54:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.032 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_360_2  |        0|        0|         2|          1|          1|     0|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      173|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      148|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      148|      236|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln361_fu_129_p2     |         +|   0|  0|  12|           5|           5|
    |addr_cmp_fu_142_p2      |      icmp|   0|  0|  29|          64|          64|
    |reuse_select_fu_172_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |this_s_d0               |       xor|   0|  0|  64|          64|          64|
    |xor_ln360_fu_119_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 173|         136|         201|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_93_p4  |   9|          2|    1|          2|
    |i_reg_89                   |   9|          2|    1|          2|
    |reuse_addr_reg_fu_40       |   9|          2|   64|        128|
    |reuse_reg_fu_44            |   9|          2|   64|        128|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  63|         14|  133|        266|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |addr_cmp_reg_241           |   1|   0|    1|          0|
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |i_reg_89                   |   1|   0|    1|          0|
    |reuse_addr_reg_fu_40       |  64|   0|   64|          0|
    |reuse_reg_fu_44            |  64|   0|   64|          0|
    |this_s_addr_reg_235        |   5|   0|    5|          0|
    |xor_ln360_reg_230          |   1|   0|    1|          0|
    |zext_ln13_37_cast_reg_222  |   4|   0|    8|          4|
    |zext_ln361_1_cast_reg_215  |   4|   0|    8|          4|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 148|   0|  156|          8|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_360_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_360_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_360_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_360_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_360_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_360_2|  return value|
|select_ln13_1    |   in|    4|     ap_none|                           select_ln13_1|        scalar|
|zext_ln13_37     |   in|    4|     ap_none|                            zext_ln13_37|        scalar|
|zext_ln361_1     |   in|    4|     ap_none|                            zext_ln361_1|        scalar|
|trunc_ln342_2    |   in|    5|     ap_none|                           trunc_ln342_2|        scalar|
|this_s_address0  |  out|    5|   ap_memory|                                  this_s|         array|
|this_s_ce0       |  out|    1|   ap_memory|                                  this_s|         array|
|this_s_we0       |  out|    1|   ap_memory|                                  this_s|         array|
|this_s_d0        |  out|   64|   ap_memory|                                  this_s|         array|
|this_s_address1  |  out|    5|   ap_memory|                                  this_s|         array|
|this_s_ce1       |  out|    1|   ap_memory|                                  this_s|         array|
|this_s_q1        |   in|   64|   ap_memory|                                  this_s|         array|
+-----------------+-----+-----+------------+----------------------------------------+--------------+

