<dec f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='67' type='1'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='75' u='r'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='92' u='r'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='93' u='r'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='96' u='r'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='97' u='r'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='100' u='r'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='102' u='r'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='65'>/// The intrinsic may access memory that is otherwise inaccessible via
    /// LLVM IR.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='838' u='r' c='_ZN4llvm16CodeGenIntrinsic11setPropertyEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='841' u='r' c='_ZN4llvm16CodeGenIntrinsic11setPropertyEPNS_6RecordE'/>
