module top_module ( 
    input wire clk, 
    input wire [7:0] d, 
    input wire [1:0] sel, 
    output reg [7:0] q
);

    wire [7:0] n1;
    wire [7:0] n2;
    wire [7:0] n3;
    
    my_dff8 m1 ( clk, d, n1);
    my_dff8 m2 ( clk, n1, n2);
    my_dff8 m3 ( clk, n2, n3);
    
    always @ (*)
        case(sel)
            2'b00 : q  = d;
            2'b01 : q  = n1;
            2'b10 : q  = n2;
            2'b11 : q  = n3;
        endcase

endmodule
