circuit RegisterFile :
  module RegisterFile :
    input clock : Clock
    input reset : UInt<1>
    input io_readreg1 : UInt<5>
    input io_readreg2 : UInt<5>
    input io_writereg : UInt<5>
    input io_writedata : UInt<32>
    input io_wen : UInt<1>
    output io_readdata1 : UInt<32>
    output io_readdata2 : UInt<32>
  
    reg regs_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_0) @[register-file.scala 28:17]
    reg regs_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_1) @[register-file.scala 28:17]
    reg regs_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_2) @[register-file.scala 28:17]
    reg regs_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_3) @[register-file.scala 28:17]
    reg regs_4 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_4) @[register-file.scala 28:17]
    reg regs_5 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_5) @[register-file.scala 28:17]
    reg regs_6 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_6) @[register-file.scala 28:17]
    reg regs_7 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_7) @[register-file.scala 28:17]
    reg regs_8 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_8) @[register-file.scala 28:17]
    reg regs_9 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_9) @[register-file.scala 28:17]
    reg regs_10 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_10) @[register-file.scala 28:17]
    reg regs_11 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_11) @[register-file.scala 28:17]
    reg regs_12 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_12) @[register-file.scala 28:17]
    reg regs_13 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_13) @[register-file.scala 28:17]
    reg regs_14 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_14) @[register-file.scala 28:17]
    reg regs_15 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_15) @[register-file.scala 28:17]
    reg regs_16 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_16) @[register-file.scala 28:17]
    reg regs_17 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_17) @[register-file.scala 28:17]
    reg regs_18 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_18) @[register-file.scala 28:17]
    reg regs_19 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_19) @[register-file.scala 28:17]
    reg regs_20 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_20) @[register-file.scala 28:17]
    reg regs_21 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_21) @[register-file.scala 28:17]
    reg regs_22 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_22) @[register-file.scala 28:17]
    reg regs_23 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_23) @[register-file.scala 28:17]
    reg regs_24 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_24) @[register-file.scala 28:17]
    reg regs_25 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_25) @[register-file.scala 28:17]
    reg regs_26 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_26) @[register-file.scala 28:17]
    reg regs_27 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_27) @[register-file.scala 28:17]
    reg regs_28 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_28) @[register-file.scala 28:17]
    reg regs_29 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_29) @[register-file.scala 28:17]
    reg regs_30 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_30) @[register-file.scala 28:17]
    reg regs_31 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_31) @[register-file.scala 28:17]
    node _regs_io_writereg = io_writedata @[register-file.scala 32:23 register-file.scala 32:23]
    node _GEN_0 = mux(eq(UInt<1>("h0"), io_writereg), _regs_io_writereg, regs_0) @[register-file.scala 32:23]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_writereg), _regs_io_writereg, regs_1) @[register-file.scala 32:23]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_writereg), _regs_io_writereg, regs_2) @[register-file.scala 32:23]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_writereg), _regs_io_writereg, regs_3) @[register-file.scala 32:23]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_writereg), _regs_io_writereg, regs_4) @[register-file.scala 32:23]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_writereg), _regs_io_writereg, regs_5) @[register-file.scala 32:23]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_writereg), _regs_io_writereg, regs_6) @[register-file.scala 32:23]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_writereg), _regs_io_writereg, regs_7) @[register-file.scala 32:23]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_writereg), _regs_io_writereg, regs_8) @[register-file.scala 32:23]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_writereg), _regs_io_writereg, regs_9) @[register-file.scala 32:23]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_writereg), _regs_io_writereg, regs_10) @[register-file.scala 32:23]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_writereg), _regs_io_writereg, regs_11) @[register-file.scala 32:23]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_writereg), _regs_io_writereg, regs_12) @[register-file.scala 32:23]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_writereg), _regs_io_writereg, regs_13) @[register-file.scala 32:23]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_writereg), _regs_io_writereg, regs_14) @[register-file.scala 32:23]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_writereg), _regs_io_writereg, regs_15) @[register-file.scala 32:23]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_writereg), _regs_io_writereg, regs_16) @[register-file.scala 32:23]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_writereg), _regs_io_writereg, regs_17) @[register-file.scala 32:23]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_writereg), _regs_io_writereg, regs_18) @[register-file.scala 32:23]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_writereg), _regs_io_writereg, regs_19) @[register-file.scala 32:23]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_writereg), _regs_io_writereg, regs_20) @[register-file.scala 32:23]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_writereg), _regs_io_writereg, regs_21) @[register-file.scala 32:23]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_writereg), _regs_io_writereg, regs_22) @[register-file.scala 32:23]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_writereg), _regs_io_writereg, regs_23) @[register-file.scala 32:23]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_writereg), _regs_io_writereg, regs_24) @[register-file.scala 32:23]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_writereg), _regs_io_writereg, regs_25) @[register-file.scala 32:23]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_writereg), _regs_io_writereg, regs_26) @[register-file.scala 32:23]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_writereg), _regs_io_writereg, regs_27) @[register-file.scala 32:23]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_writereg), _regs_io_writereg, regs_28) @[register-file.scala 32:23]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_writereg), _regs_io_writereg, regs_29) @[register-file.scala 32:23]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_writereg), _regs_io_writereg, regs_30) @[register-file.scala 32:23]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_writereg), _regs_io_writereg, regs_31) @[register-file.scala 32:23]
    node _GEN_32 = mux(io_wen, _GEN_0, regs_0) @[register-file.scala 31:17]
    node _GEN_33 = mux(io_wen, _GEN_1, regs_1) @[register-file.scala 31:17]
    node _GEN_34 = mux(io_wen, _GEN_2, regs_2) @[register-file.scala 31:17]
    node _GEN_35 = mux(io_wen, _GEN_3, regs_3) @[register-file.scala 31:17]
    node _GEN_36 = mux(io_wen, _GEN_4, regs_4) @[register-file.scala 31:17]
    node _GEN_37 = mux(io_wen, _GEN_5, regs_5) @[register-file.scala 31:17]
    node _GEN_38 = mux(io_wen, _GEN_6, regs_6) @[register-file.scala 31:17]
    node _GEN_39 = mux(io_wen, _GEN_7, regs_7) @[register-file.scala 31:17]
    node _GEN_40 = mux(io_wen, _GEN_8, regs_8) @[register-file.scala 31:17]
    node _GEN_41 = mux(io_wen, _GEN_9, regs_9) @[register-file.scala 31:17]
    node _GEN_42 = mux(io_wen, _GEN_10, regs_10) @[register-file.scala 31:17]
    node _GEN_43 = mux(io_wen, _GEN_11, regs_11) @[register-file.scala 31:17]
    node _GEN_44 = mux(io_wen, _GEN_12, regs_12) @[register-file.scala 31:17]
    node _GEN_45 = mux(io_wen, _GEN_13, regs_13) @[register-file.scala 31:17]
    node _GEN_46 = mux(io_wen, _GEN_14, regs_14) @[register-file.scala 31:17]
    node _GEN_47 = mux(io_wen, _GEN_15, regs_15) @[register-file.scala 31:17]
    node _GEN_48 = mux(io_wen, _GEN_16, regs_16) @[register-file.scala 31:17]
    node _GEN_49 = mux(io_wen, _GEN_17, regs_17) @[register-file.scala 31:17]
    node _GEN_50 = mux(io_wen, _GEN_18, regs_18) @[register-file.scala 31:17]
    node _GEN_51 = mux(io_wen, _GEN_19, regs_19) @[register-file.scala 31:17]
    node _GEN_52 = mux(io_wen, _GEN_20, regs_20) @[register-file.scala 31:17]
    node _GEN_53 = mux(io_wen, _GEN_21, regs_21) @[register-file.scala 31:17]
    node _GEN_54 = mux(io_wen, _GEN_22, regs_22) @[register-file.scala 31:17]
    node _GEN_55 = mux(io_wen, _GEN_23, regs_23) @[register-file.scala 31:17]
    node _GEN_56 = mux(io_wen, _GEN_24, regs_24) @[register-file.scala 31:17]
    node _GEN_57 = mux(io_wen, _GEN_25, regs_25) @[register-file.scala 31:17]
    node _GEN_58 = mux(io_wen, _GEN_26, regs_26) @[register-file.scala 31:17]
    node _GEN_59 = mux(io_wen, _GEN_27, regs_27) @[register-file.scala 31:17]
    node _GEN_60 = mux(io_wen, _GEN_28, regs_28) @[register-file.scala 31:17]
    node _GEN_61 = mux(io_wen, _GEN_29, regs_29) @[register-file.scala 31:17]
    node _GEN_62 = mux(io_wen, _GEN_30, regs_30) @[register-file.scala 31:17]
    node _GEN_63 = mux(io_wen, _GEN_31, regs_31) @[register-file.scala 31:17]
    node _GEN_64 = validif(eq(UInt<1>("h0"), io_readreg1), regs_0) @[register-file.scala 37:16]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_readreg1), regs_1, _GEN_64) @[register-file.scala 37:16]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_readreg1), regs_2, _GEN_65) @[register-file.scala 37:16]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_readreg1), regs_3, _GEN_66) @[register-file.scala 37:16]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_readreg1), regs_4, _GEN_67) @[register-file.scala 37:16]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_readreg1), regs_5, _GEN_68) @[register-file.scala 37:16]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_readreg1), regs_6, _GEN_69) @[register-file.scala 37:16]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_readreg1), regs_7, _GEN_70) @[register-file.scala 37:16]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_readreg1), regs_8, _GEN_71) @[register-file.scala 37:16]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_readreg1), regs_9, _GEN_72) @[register-file.scala 37:16]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_readreg1), regs_10, _GEN_73) @[register-file.scala 37:16]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_readreg1), regs_11, _GEN_74) @[register-file.scala 37:16]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_readreg1), regs_12, _GEN_75) @[register-file.scala 37:16]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_readreg1), regs_13, _GEN_76) @[register-file.scala 37:16]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_readreg1), regs_14, _GEN_77) @[register-file.scala 37:16]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_readreg1), regs_15, _GEN_78) @[register-file.scala 37:16]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_readreg1), regs_16, _GEN_79) @[register-file.scala 37:16]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_readreg1), regs_17, _GEN_80) @[register-file.scala 37:16]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_readreg1), regs_18, _GEN_81) @[register-file.scala 37:16]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_readreg1), regs_19, _GEN_82) @[register-file.scala 37:16]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_readreg1), regs_20, _GEN_83) @[register-file.scala 37:16]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_readreg1), regs_21, _GEN_84) @[register-file.scala 37:16]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_readreg1), regs_22, _GEN_85) @[register-file.scala 37:16]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_readreg1), regs_23, _GEN_86) @[register-file.scala 37:16]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_readreg1), regs_24, _GEN_87) @[register-file.scala 37:16]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_readreg1), regs_25, _GEN_88) @[register-file.scala 37:16]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_readreg1), regs_26, _GEN_89) @[register-file.scala 37:16]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_readreg1), regs_27, _GEN_90) @[register-file.scala 37:16]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_readreg1), regs_28, _GEN_91) @[register-file.scala 37:16]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_readreg1), regs_29, _GEN_92) @[register-file.scala 37:16]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_readreg1), regs_30, _GEN_93) @[register-file.scala 37:16]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_readreg1), regs_31, _GEN_94) @[register-file.scala 37:16]
    node _GEN_96 = validif(eq(UInt<1>("h0"), io_readreg2), regs_0) @[register-file.scala 38:16]
    node _GEN_97 = mux(eq(UInt<1>("h1"), io_readreg2), regs_1, _GEN_96) @[register-file.scala 38:16]
    node _GEN_98 = mux(eq(UInt<2>("h2"), io_readreg2), regs_2, _GEN_97) @[register-file.scala 38:16]
    node _GEN_99 = mux(eq(UInt<2>("h3"), io_readreg2), regs_3, _GEN_98) @[register-file.scala 38:16]
    node _GEN_100 = mux(eq(UInt<3>("h4"), io_readreg2), regs_4, _GEN_99) @[register-file.scala 38:16]
    node _GEN_101 = mux(eq(UInt<3>("h5"), io_readreg2), regs_5, _GEN_100) @[register-file.scala 38:16]
    node _GEN_102 = mux(eq(UInt<3>("h6"), io_readreg2), regs_6, _GEN_101) @[register-file.scala 38:16]
    node _GEN_103 = mux(eq(UInt<3>("h7"), io_readreg2), regs_7, _GEN_102) @[register-file.scala 38:16]
    node _GEN_104 = mux(eq(UInt<4>("h8"), io_readreg2), regs_8, _GEN_103) @[register-file.scala 38:16]
    node _GEN_105 = mux(eq(UInt<4>("h9"), io_readreg2), regs_9, _GEN_104) @[register-file.scala 38:16]
    node _GEN_106 = mux(eq(UInt<4>("ha"), io_readreg2), regs_10, _GEN_105) @[register-file.scala 38:16]
    node _GEN_107 = mux(eq(UInt<4>("hb"), io_readreg2), regs_11, _GEN_106) @[register-file.scala 38:16]
    node _GEN_108 = mux(eq(UInt<4>("hc"), io_readreg2), regs_12, _GEN_107) @[register-file.scala 38:16]
    node _GEN_109 = mux(eq(UInt<4>("hd"), io_readreg2), regs_13, _GEN_108) @[register-file.scala 38:16]
    node _GEN_110 = mux(eq(UInt<4>("he"), io_readreg2), regs_14, _GEN_109) @[register-file.scala 38:16]
    node _GEN_111 = mux(eq(UInt<4>("hf"), io_readreg2), regs_15, _GEN_110) @[register-file.scala 38:16]
    node _GEN_112 = mux(eq(UInt<5>("h10"), io_readreg2), regs_16, _GEN_111) @[register-file.scala 38:16]
    node _GEN_113 = mux(eq(UInt<5>("h11"), io_readreg2), regs_17, _GEN_112) @[register-file.scala 38:16]
    node _GEN_114 = mux(eq(UInt<5>("h12"), io_readreg2), regs_18, _GEN_113) @[register-file.scala 38:16]
    node _GEN_115 = mux(eq(UInt<5>("h13"), io_readreg2), regs_19, _GEN_114) @[register-file.scala 38:16]
    node _GEN_116 = mux(eq(UInt<5>("h14"), io_readreg2), regs_20, _GEN_115) @[register-file.scala 38:16]
    node _GEN_117 = mux(eq(UInt<5>("h15"), io_readreg2), regs_21, _GEN_116) @[register-file.scala 38:16]
    node _GEN_118 = mux(eq(UInt<5>("h16"), io_readreg2), regs_22, _GEN_117) @[register-file.scala 38:16]
    node _GEN_119 = mux(eq(UInt<5>("h17"), io_readreg2), regs_23, _GEN_118) @[register-file.scala 38:16]
    node _GEN_120 = mux(eq(UInt<5>("h18"), io_readreg2), regs_24, _GEN_119) @[register-file.scala 38:16]
    node _GEN_121 = mux(eq(UInt<5>("h19"), io_readreg2), regs_25, _GEN_120) @[register-file.scala 38:16]
    node _GEN_122 = mux(eq(UInt<5>("h1a"), io_readreg2), regs_26, _GEN_121) @[register-file.scala 38:16]
    node _GEN_123 = mux(eq(UInt<5>("h1b"), io_readreg2), regs_27, _GEN_122) @[register-file.scala 38:16]
    node _GEN_124 = mux(eq(UInt<5>("h1c"), io_readreg2), regs_28, _GEN_123) @[register-file.scala 38:16]
    node _GEN_125 = mux(eq(UInt<5>("h1d"), io_readreg2), regs_29, _GEN_124) @[register-file.scala 38:16]
    node _GEN_126 = mux(eq(UInt<5>("h1e"), io_readreg2), regs_30, _GEN_125) @[register-file.scala 38:16]
    node _GEN_127 = mux(eq(UInt<5>("h1f"), io_readreg2), regs_31, _GEN_126) @[register-file.scala 38:16]
    node _regs_io_readreg1 = _GEN_95 @[register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16 register-file.scala 37:16]
    node _regs_io_readreg2 = _GEN_127 @[register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16 register-file.scala 38:16]
    io_readdata1 <= _regs_io_readreg1 @[register-file.scala 37:16]
    io_readdata2 <= _regs_io_readreg2 @[register-file.scala 38:16]
    regs_0 <= _GEN_32 @[register-file.scala 32:23]
    regs_1 <= _GEN_33 @[register-file.scala 32:23]
    regs_2 <= _GEN_34 @[register-file.scala 32:23]
    regs_3 <= _GEN_35 @[register-file.scala 32:23]
    regs_4 <= _GEN_36 @[register-file.scala 32:23]
    regs_5 <= _GEN_37 @[register-file.scala 32:23]
    regs_6 <= _GEN_38 @[register-file.scala 32:23]
    regs_7 <= _GEN_39 @[register-file.scala 32:23]
    regs_8 <= _GEN_40 @[register-file.scala 32:23]
    regs_9 <= _GEN_41 @[register-file.scala 32:23]
    regs_10 <= _GEN_42 @[register-file.scala 32:23]
    regs_11 <= _GEN_43 @[register-file.scala 32:23]
    regs_12 <= _GEN_44 @[register-file.scala 32:23]
    regs_13 <= _GEN_45 @[register-file.scala 32:23]
    regs_14 <= _GEN_46 @[register-file.scala 32:23]
    regs_15 <= _GEN_47 @[register-file.scala 32:23]
    regs_16 <= _GEN_48 @[register-file.scala 32:23]
    regs_17 <= _GEN_49 @[register-file.scala 32:23]
    regs_18 <= _GEN_50 @[register-file.scala 32:23]
    regs_19 <= _GEN_51 @[register-file.scala 32:23]
    regs_20 <= _GEN_52 @[register-file.scala 32:23]
    regs_21 <= _GEN_53 @[register-file.scala 32:23]
    regs_22 <= _GEN_54 @[register-file.scala 32:23]
    regs_23 <= _GEN_55 @[register-file.scala 32:23]
    regs_24 <= _GEN_56 @[register-file.scala 32:23]
    regs_25 <= _GEN_57 @[register-file.scala 32:23]
    regs_26 <= _GEN_58 @[register-file.scala 32:23]
    regs_27 <= _GEN_59 @[register-file.scala 32:23]
    regs_28 <= _GEN_60 @[register-file.scala 32:23]
    regs_29 <= _GEN_61 @[register-file.scala 32:23]
    regs_30 <= _GEN_62 @[register-file.scala 32:23]
    regs_31 <= _GEN_63 @[register-file.scala 32:23]
