; BTOR description generated by Yosys 0.48+70 (git sha1 502c39b87, clang++ 18.1.8 -fPIC -O3) for module wrapper.
1 sort bitvec 1
2 input 1 design_golden.miso_pad_i ; ../rtl/spi_qchannel.v:33.34-33.44
3 input 1 design_golden.qreqn ; ../rtl/spi_qchannel.v:36.9-36.14
4 input 1 design_golden.spi_top_inst.clgen.clk_in ; ../rtl/spi_clgen.v:48.36-48.42
5 input 1 design_golden.spi_top_inst.clgen.rst ; ../rtl/spi_clgen.v:49.36-49.39
6 input 1 design_golden.spi_top_inst.wb_we_i ; ../rtl/spi_top.v:67.36-67.43
7 sort bitvec 5
8 input 7 design_golden.wb_adr_i ; ../rtl/spi_qchannel.v:18.34-18.42
9 input 1 design_golden.wb_cyc_i ; ../rtl/spi_qchannel.v:24.34-24.42
10 sort bitvec 32
11 input 10 design_golden.wb_dat_i ; ../rtl/spi_qchannel.v:19.34-19.42
12 sort bitvec 4
13 input 12 design_golden.wb_sel_i ; ../rtl/spi_qchannel.v:21.34-21.42
14 input 1 design_golden.wb_stb_i ; ../rtl/spi_qchannel.v:23.34-23.42
15 input 1 design_test.pr_restore ; design_test_1.v:719.9-719.19
16 input 10 wb_dat_i_past ; ../work/my_wrapper.sv:31.12-31.25
17 not 1 5
18 not 1 15
19 or 1 17 18
20 const 1 1
21 not 1 20
22 or 1 19 21
23 constraint 22
24 or 1 17 3
25 not 1 20
26 or 1 24 25
27 constraint 26
28 state 1
29 state 1
30 init 1 29 20
31 const 1 0
32 state 1
33 init 1 32 31
34 sort bitvec 2
35 concat 34 32 4
36 const 34 01
37 eq 1 35 36
38 redor 1 37
39 and 1 29 38
40 not 1 39
41 or 1 28 40
42 constraint 41
43 state 1
44 state 1
45 init 1 44 31
46 state 1
47 init 1 46 31
48 concat 34 46 4
49 eq 1 48 36
50 redor 1 49
51 and 1 44 50
52 not 1 51
53 or 1 43 52
54 constraint 53
55 state 1
56 init 1 55 31
57 state 1
58 init 1 57 31
59 state 1
60 init 1 59 31
61 concat 34 59 4
62 eq 1 61 36
63 redor 1 62
64 and 1 57 63
65 not 1 64
66 or 1 55 65
67 constraint 66
68 state 1
69 state 1
70 init 1 69 31
71 state 1
72 init 1 71 31
73 concat 34 71 4
74 eq 1 73 36
75 redor 1 74
76 and 1 69 75
77 not 1 76
78 or 1 68 77
79 constraint 78
80 state 1
81 init 1 80 31
82 state 1
83 state 1
84 init 1 83 31
85 concat 34 83 4
86 eq 1 85 36
87 ite 1 86 82 80
88 not 1 87
89 and 1 88 3
90 not 1 89
91 state 1
92 init 1 91 31
93 state 1
94 init 1 93 31
95 state 1
96 init 1 95 31
97 concat 34 95 4
98 eq 1 97 36
99 ite 1 98 93 91
100 state 1
101 init 1 100 31
102 state 1
103 init 1 102 31
104 state 1
105 init 1 104 31
106 concat 34 104 4
107 eq 1 106 36
108 ite 1 107 102 100
109 eq 1 99 108
110 or 1 90 109
111 not 1 20
112 or 1 110 111
113 constraint 112
114 not 1 3
115 and 1 87 114
116 not 1 115
117 not 1 108
118 and 1 99 117
119 or 1 116 118
120 not 1 20
121 or 1 119 120
122 constraint 121
123 state 1
124 init 1 123 31
125 state 1
126 state 1
127 init 1 126 31
128 concat 34 126 4
129 eq 1 128 36
130 ite 1 129 125 123
131 state 1
132 init 1 131 31
133 state 1
134 init 1 133 31
135 state 1
136 init 1 135 31
137 concat 34 135 4
138 eq 1 137 36
139 ite 1 138 133 131
140 not 1 139
141 and 1 130 140
142 and 1 141 14
143 and 1 142 6
144 not 1 143
145 eq 1 16 11
146 or 1 144 145
147 not 1 20
148 or 1 146 147
149 constraint 148
150 not 1 142
151 const 7 00000
152 state 7
153 init 7 152 151
154 state 7
155 state 1
156 init 1 155 31
157 concat 34 155 4
158 eq 1 157 36
159 ite 7 158 154 152
160 eq 1 159 8
161 const 12 0000
162 state 12
163 init 12 162 161
164 state 12
165 state 1
166 init 1 165 31
167 concat 34 165 4
168 eq 1 167 36
169 ite 12 168 164 162
170 eq 1 169 13
171 and 1 160 170
172 state 1
173 init 1 172 31
174 state 1
175 state 1
176 init 1 175 31
177 concat 34 175 4
178 eq 1 177 36
179 ite 1 178 174 172
180 eq 1 179 6
181 and 1 171 180
182 or 1 150 181
183 not 1 20
184 or 1 182 183
185 constraint 184
186 state 1
187 init 1 186 20
188 state 1
189 init 1 188 20
190 state 1
191 init 1 190 31
192 concat 34 190 4
193 eq 1 192 36
194 redor 1 193
195 and 1 188 194
196 not 1 195
197 or 1 186 196
198 constraint 197
199 state 1
200 state 1
201 init 1 200 20
202 state 1
203 init 1 202 31
204 concat 34 202 4
205 eq 1 204 36
206 redor 1 205
207 and 1 200 206
208 not 1 207
209 or 1 199 208
210 constraint 209
211 const 34 00
212 state 34
213 init 34 212 211
214 state 34
215 init 34 214 211
216 state 1
217 init 1 216 31
218 concat 34 216 4
219 eq 1 218 36
220 ite 34 219 214 212
221 redor 1 220
222 state 34
223 init 34 222 211
224 state 34
225 init 34 224 211
226 state 1
227 init 1 226 31
228 concat 34 226 4
229 eq 1 228 36
230 ite 34 229 224 222
231 redor 1 230
232 eq 1 221 231
233 eq 1 31 31
234 and 1 232 233
235 not 1 221
236 state 1
237 init 1 236 31
238 state 1
239 init 1 238 31
240 state 1
241 init 1 240 31
242 concat 34 240 4
243 eq 1 242 36
244 ite 1 243 238 236
245 state 1
246 init 1 245 31
247 state 1
248 init 1 247 31
249 state 1
250 init 1 249 31
251 concat 34 249 4
252 eq 1 251 36
253 ite 1 252 247 245
254 eq 1 244 253
255 eq 1 31 31
256 and 1 254 255
257 const 10 00000000000000000000000000000000
258 state 10
259 init 10 258 257
260 state 10
261 init 10 260 257
262 state 1
263 init 1 262 31
264 concat 34 262 4
265 eq 1 264 36
266 ite 10 265 260 258
267 state 10
268 init 10 267 257
269 state 10
270 init 10 269 257
271 state 1
272 init 1 271 31
273 concat 34 271 4
274 eq 1 273 36
275 ite 10 274 269 267
276 eq 1 266 275
277 and 1 256 276
278 state 1
279 init 1 278 31
280 state 1
281 init 1 280 31
282 state 1
283 init 1 282 31
284 concat 34 282 4
285 eq 1 284 36
286 ite 1 285 280 278
287 state 1
288 init 1 287 31
289 state 1
290 init 1 289 31
291 state 1
292 init 1 291 31
293 concat 34 291 4
294 eq 1 293 36
295 ite 1 294 289 287
296 eq 1 286 295
297 and 1 277 296
298 state 1
299 init 1 298 31
300 state 1
301 init 1 300 31
302 state 1
303 init 1 302 31
304 concat 34 302 4
305 eq 1 304 36
306 ite 1 305 300 298
307 state 1
308 init 1 307 31
309 state 1
310 init 1 309 31
311 state 1
312 init 1 311 31
313 concat 34 311 4
314 eq 1 313 36
315 ite 1 314 309 307
316 eq 1 306 315
317 and 1 297 316
318 state 1
319 init 1 318 31
320 state 1
321 init 1 320 31
322 state 1
323 init 1 322 31
324 concat 34 322 4
325 eq 1 324 36
326 ite 1 325 320 318
327 state 1
328 init 1 327 31
329 state 1
330 init 1 329 31
331 state 1
332 init 1 331 31
333 concat 34 331 4
334 eq 1 333 36
335 ite 1 334 329 327
336 eq 1 326 335
337 and 1 317 336
338 sort bitvec 8
339 const 338 00000000
340 state 338
341 init 338 340 339
342 state 338
343 init 338 342 339
344 state 1
345 init 1 344 31
346 concat 34 344 4
347 eq 1 346 36
348 ite 338 347 342 340
349 state 1
350 init 1 349 31
351 state 1
352 init 1 351 31
353 state 1
354 init 1 353 31
355 concat 34 353 4
356 eq 1 355 36
357 ite 1 356 351 349
358 sort bitvec 14
359 const 358 00000000000000
360 state 358
361 init 358 360 359
362 state 358
363 init 358 362 359
364 state 1
365 init 1 364 31
366 concat 34 364 4
367 eq 1 366 36
368 ite 358 367 362 360
369 slice 1 368 13 13
370 and 1 357 369
371 concat 34 370 370
372 sort bitvec 3
373 concat 372 370 371
374 concat 12 370 373
375 concat 7 370 374
376 sort bitvec 6
377 concat 376 370 375
378 sort bitvec 7
379 concat 378 370 377
380 concat 338 370 379
381 and 338 348 380
382 not 1 369
383 concat 34 382 382
384 concat 372 382 383
385 concat 12 382 384
386 concat 7 382 385
387 concat 376 382 386
388 concat 378 382 387
389 concat 338 382 388
390 and 338 348 389
391 or 338 381 390
392 not 338 391
393 state 338
394 init 338 393 339
395 state 338
396 init 338 395 339
397 state 1
398 init 1 397 31
399 concat 34 397 4
400 eq 1 399 36
401 ite 338 400 395 393
402 state 1
403 init 1 402 31
404 state 1
405 init 1 404 31
406 state 1
407 init 1 406 31
408 concat 34 406 4
409 eq 1 408 36
410 ite 1 409 404 402
411 state 358
412 init 358 411 359
413 state 358
414 init 358 413 359
415 state 1
416 init 1 415 31
417 concat 34 415 4
418 eq 1 417 36
419 ite 358 418 413 411
420 slice 1 419 13 13
421 and 1 410 420
422 concat 34 421 421
423 concat 372 421 422
424 concat 12 421 423
425 concat 7 421 424
426 concat 376 421 425
427 concat 378 421 426
428 concat 338 421 427
429 and 338 401 428
430 not 1 420
431 concat 34 430 430
432 concat 372 430 431
433 concat 12 430 432
434 concat 7 430 433
435 concat 376 430 434
436 concat 378 430 435
437 concat 338 430 436
438 and 338 401 437
439 or 338 429 438
440 not 338 439
441 eq 1 392 440
442 and 1 337 441
443 or 1 235 442
444 and 1 234 443
445 not 1 444
446 and 1 20 445
447 bad 446 ../work/my_wrapper.sv:185.4-194.324
448 uext 1 221 0 check_cond ; ../work/my_wrapper.sv:26.6-26.16
449 ite 1 221 2 31
450 uext 1 449 0 design_golden.miso_pad_int ; ../rtl/spi_qchannel.v:62.6-62.18
451 uext 1 286 0 design_golden.mosi_pad_o ; ../rtl/spi_qchannel.v:32.34-32.44
452 uext 1 221 0 design_golden.qacceptn ; ../rtl/spi_qchannel.v:37.9-37.17
453 uext 1 31 0 design_golden.qdeny ; ../rtl/spi_qchannel.v:38.9-38.14
454 uext 1 306 0 design_golden.sclk_pad_o ; ../rtl/spi_qchannel.v:31.34-31.44
455 uext 1 369 0 design_golden.spi_top_inst.ass ; ../rtl/spi_top.v:96.36-96.39
456 slice 378 368 6 0
457 uext 378 456 0 design_golden.spi_top_inst.char_len ; ../rtl/spi_top.v:92.19-92.27
458 uext 1 306 0 design_golden.spi_top_inst.clgen.clk_out ; ../rtl/spi_clgen.v:54.36-54.43
459 sort bitvec 16
460 const 459 0000000000000000
461 state 459
462 init 459 461 460
463 const 459 1111111111111111
464 state 459
465 init 459 464 463
466 state 1
467 init 1 466 31
468 concat 34 466 4
469 eq 1 468 36
470 ite 459 469 464 461
471 uext 459 470 0 design_golden.spi_top_inst.clgen.cnt ; ../rtl/spi_clgen.v:62.54-62.57
472 uext 459 20 15
473 eq 1 470 472
474 uext 1 473 0 design_golden.spi_top_inst.clgen.cnt_one ; ../rtl/spi_clgen.v:64.36-64.43
475 redor 1 470
476 not 1 475
477 uext 1 476 0 design_golden.spi_top_inst.clgen.cnt_zero ; ../rtl/spi_clgen.v:63.36-63.44
478 state 459
479 init 459 478 460
480 state 459
481 init 459 480 460
482 state 1
483 init 1 482 31
484 concat 34 482 4
485 eq 1 484 36
486 ite 459 485 480 478
487 uext 459 486 0 design_golden.spi_top_inst.clgen.divider ; ../rtl/spi_clgen.v:53.54-53.61
488 uext 1 357 0 design_golden.spi_top_inst.clgen.enable ; ../rtl/spi_clgen.v:50.36-50.42
489 slice 1 368 8 8
490 uext 1 489 0 design_golden.spi_top_inst.clgen.go ; ../rtl/spi_clgen.v:51.36-51.38
491 state 338
492 init 338 491 339
493 state 338
494 init 338 493 339
495 state 1
496 init 1 495 31
497 concat 34 495 4
498 eq 1 497 36
499 ite 338 498 493 491
500 redor 1 499
501 not 1 500
502 uext 1 501 0 design_golden.spi_top_inst.clgen.last_clk ; ../rtl/spi_clgen.v:52.36-52.44
503 state 1
504 init 1 503 31
505 state 1
506 init 1 505 31
507 state 1
508 init 1 507 31
509 concat 34 507 4
510 eq 1 509 36
511 ite 1 510 505 503
512 uext 1 511 0 design_golden.spi_top_inst.clgen.neg_edge ; ../rtl/spi_clgen.v:56.36-56.44
513 state 1
514 init 1 513 31
515 state 1
516 init 1 515 31
517 state 1
518 init 1 517 31
519 concat 34 517 4
520 eq 1 519 36
521 ite 1 520 515 513
522 uext 1 521 0 design_golden.spi_top_inst.clgen.pos_edge ; ../rtl/spi_clgen.v:55.36-55.44
523 uext 358 368 0 design_golden.spi_top_inst.ctrl ; ../rtl/spi_top.v:86.22-86.26
524 uext 459 486 0 design_golden.spi_top_inst.divider ; ../rtl/spi_top.v:85.54-85.61
525 uext 1 489 0 design_golden.spi_top_inst.go ; ../rtl/spi_top.v:93.36-93.38
526 slice 1 368 12 12
527 uext 1 526 0 design_golden.spi_top_inst.ie ; ../rtl/spi_top.v:95.36-95.38
528 uext 1 501 0 design_golden.spi_top_inst.last_bit ; ../rtl/spi_top.v:104.36-104.44
529 slice 1 368 11 11
530 uext 1 529 0 design_golden.spi_top_inst.lsb ; ../rtl/spi_top.v:94.36-94.39
531 uext 1 449 0 design_golden.spi_top_inst.miso_pad_i ; ../rtl/spi_top.v:78.36-78.46
532 uext 1 286 0 design_golden.spi_top_inst.mosi_pad_o ; ../rtl/spi_top.v:77.36-77.46
533 uext 1 511 0 design_golden.spi_top_inst.neg_edge ; ../rtl/spi_top.v:103.36-103.44
534 uext 1 521 0 design_golden.spi_top_inst.pos_edge ; ../rtl/spi_top.v:102.36-102.44
535 sort bitvec 128
536 const 535 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
537 state 535
538 init 535 537 536
539 state 535
540 init 535 539 536
541 state 1
542 init 1 541 31
543 concat 34 541 4
544 eq 1 543 36
545 ite 535 544 539 537
546 uext 535 545 0 design_golden.spi_top_inst.rx ; ../rtl/spi_top.v:89.57-89.59
547 slice 1 368 9 9
548 uext 1 547 0 design_golden.spi_top_inst.rx_negedge ; ../rtl/spi_top.v:90.36-90.46
549 uext 1 306 0 design_golden.spi_top_inst.sclk_pad_o ; ../rtl/spi_top.v:76.36-76.46
550 uext 34 20 1
551 eq 1 220 550
552 ite 12 551 13 161
553 uext 12 552 0 design_golden.spi_top_inst.shift.byte_sel ; ../rtl/spi_shift.v:54.34-54.42
554 uext 1 4 0 design_golden.spi_top_inst.shift.clk ; ../rtl/spi_shift.v:51.34-51.37
555 uext 338 499 0 design_golden.spi_top_inst.shift.cnt ; ../rtl/spi_shift.v:73.17-73.20
556 uext 535 545 0 design_golden.spi_top_inst.shift.data ; ../rtl/spi_shift.v:74.55-74.59
557 uext 1 489 0 design_golden.spi_top_inst.shift.go ; ../rtl/spi_shift.v:57.34-57.36
558 uext 1 501 0 design_golden.spi_top_inst.shift.last ; ../rtl/spi_shift.v:63.34-63.38
559 ite 1 551 9 31
560 ite 1 551 14 31
561 and 1 559 560
562 ite 7 551 8 151
563 slice 372 562 4 2
564 redor 1 563
565 not 1 564
566 and 1 561 565
567 uext 372 20 2
568 eq 1 563 567
569 and 1 561 568
570 const 34 10
571 uext 372 570 1
572 eq 1 563 571
573 and 1 561 572
574 const 34 11
575 uext 372 574 1
576 eq 1 563 575
577 and 1 561 576
578 concat 34 569 566
579 concat 372 573 578
580 concat 12 577 579
581 concat 34 6 6
582 concat 372 6 581
583 concat 12 6 582
584 and 12 580 583
585 uext 12 584 0 design_golden.spi_top_inst.shift.latch ; ../rtl/spi_shift.v:53.34-53.39
586 uext 378 456 0 design_golden.spi_top_inst.shift.len ; ../rtl/spi_shift.v:55.17-55.20
587 uext 1 529 0 design_golden.spi_top_inst.shift.lsb ; ../rtl/spi_shift.v:56.34-56.37
588 uext 1 511 0 design_golden.spi_top_inst.shift.neg_edge ; ../rtl/spi_shift.v:59.34-59.42
589 ite 10 551 11 257
590 uext 10 589 0 design_golden.spi_top_inst.shift.p_in ; ../rtl/spi_shift.v:64.34-64.38
591 uext 535 545 0 design_golden.spi_top_inst.shift.p_out ; ../rtl/spi_shift.v:65.55-65.60
592 uext 1 521 0 design_golden.spi_top_inst.shift.pos_edge ; ../rtl/spi_shift.v:58.34-58.42
593 uext 1 5 0 design_golden.spi_top_inst.shift.rst ; ../rtl/spi_shift.v:52.34-52.37
594 uext 338 20 7
595 sub 338 499 594
596 slice 378 595 6 0
597 slice 378 499 6 0
598 ite 378 547 597 596
599 uext 378 20 6
600 add 378 597 599
601 ite 378 547 600 597
602 sub 378 456 601
603 ite 378 529 602 598
604 uext 378 603 0 design_golden.spi_top_inst.shift.rx_bit_pos
605 ite 1 547 511 521
606 or 1 500 306
607 and 1 605 606
608 uext 1 607 0 design_golden.spi_top_inst.shift.rx_clk ; ../rtl/spi_shift.v:77.34-77.40
609 uext 1 547 0 design_golden.spi_top_inst.shift.rx_negedge ; ../rtl/spi_shift.v:60.34-60.44
610 uext 1 306 0 design_golden.spi_top_inst.shift.s_clk ; ../rtl/spi_shift.v:66.34-66.39
611 uext 1 449 0 design_golden.spi_top_inst.shift.s_in ; ../rtl/spi_shift.v:67.34-67.38
612 uext 1 286 0 design_golden.spi_top_inst.shift.s_out ; ../rtl/spi_shift.v:68.34-68.39
613 uext 1 357 0 design_golden.spi_top_inst.shift.tip ; ../rtl/spi_shift.v:62.34-62.37
614 sub 378 456 597
615 ite 378 529 614 596
616 uext 378 615 0 design_golden.spi_top_inst.shift.tx_bit_pos
617 slice 1 368 10 10
618 ite 1 617 511 521
619 and 1 618 500
620 uext 1 619 0 design_golden.spi_top_inst.shift.tx_clk ; ../rtl/spi_shift.v:78.34-78.40
621 uext 1 617 0 design_golden.spi_top_inst.shift.tx_negedge ; ../rtl/spi_shift.v:61.34-61.44
622 const 372 100
623 eq 1 563 622
624 and 1 561 623
625 uext 1 624 0 design_golden.spi_top_inst.spi_ctrl_sel ; ../rtl/spi_top.v:98.36-98.48
626 const 372 101
627 eq 1 563 626
628 and 1 561 627
629 uext 1 628 0 design_golden.spi_top_inst.spi_divider_sel ; ../rtl/spi_top.v:97.36-97.51
630 const 372 110
631 eq 1 563 630
632 and 1 561 631
633 uext 1 632 0 design_golden.spi_top_inst.spi_ss_sel ; ../rtl/spi_top.v:100.36-100.46
634 uext 12 580 0 design_golden.spi_top_inst.spi_tx_sel ; ../rtl/spi_top.v:99.36-99.46
635 uext 338 348 0 design_golden.spi_top_inst.ss ; ../rtl/spi_top.v:87.59-87.61
636 uext 338 392 0 design_golden.spi_top_inst.ss_pad_o ; ../rtl/spi_top.v:75.59-75.67
637 uext 1 357 0 design_golden.spi_top_inst.tip ; ../rtl/spi_top.v:101.36-101.39
638 uext 1 617 0 design_golden.spi_top_inst.tx_negedge ; ../rtl/spi_top.v:91.36-91.46
639 uext 1 326 0 design_golden.spi_top_inst.wb_ack_o ; ../rtl/spi_top.v:70.36-70.44
640 uext 7 562 0 design_golden.spi_top_inst.wb_adr_i ; ../rtl/spi_top.v:63.36-63.44
641 uext 1 4 0 design_golden.spi_top_inst.wb_clk_i ; ../rtl/spi_top.v:61.36-61.44
642 uext 1 559 0 design_golden.spi_top_inst.wb_cyc_i ; ../rtl/spi_top.v:69.36-69.44
643 sort bitvec 24
644 const 643 000000000000000000000000
645 concat 10 644 348
646 ite 10 631 645 257
647 concat 10 460 486
648 ite 10 627 647 646
649 sort bitvec 18
650 const 649 000000000000000000
651 concat 10 650 368
652 ite 10 623 651 648
653 slice 10 545 127 96
654 ite 10 576 653 652
655 slice 10 545 95 64
656 ite 10 572 655 654
657 slice 10 545 63 32
658 ite 10 568 657 656
659 slice 10 545 31 0
660 ite 10 565 659 658
661 uext 10 660 0 design_golden.spi_top_inst.wb_dat ; ../rtl/spi_top.v:88.36-88.42
662 uext 10 589 0 design_golden.spi_top_inst.wb_dat_i ; ../rtl/spi_top.v:64.36-64.44
663 uext 10 266 0 design_golden.spi_top_inst.wb_dat_o ; ../rtl/spi_top.v:65.36-65.44
664 uext 1 31 0 design_golden.spi_top_inst.wb_err_o ; ../rtl/spi_top.v:71.36-71.44
665 uext 1 244 0 design_golden.spi_top_inst.wb_int_o ; ../rtl/spi_top.v:72.36-72.44
666 uext 1 5 0 design_golden.spi_top_inst.wb_rst_i ; ../rtl/spi_top.v:62.36-62.44
667 uext 12 552 0 design_golden.spi_top_inst.wb_sel_i ; ../rtl/spi_top.v:66.36-66.44
668 uext 1 560 0 design_golden.spi_top_inst.wb_stb_i ; ../rtl/spi_top.v:68.36-68.44
669 uext 338 392 0 design_golden.ss_pad_o ; ../rtl/spi_qchannel.v:30.57-30.65
670 uext 34 220 0 design_golden.state ; ../rtl/spi_qchannel.v:50.11-50.16
671 input 34
672 eq 1 220 574
673 ite 34 672 211 671
674 ite 34 357 220 574
675 eq 1 220 570
676 ite 34 675 674 673
677 not 1 3
678 not 1 14
679 and 1 677 678
680 ite 34 679 570 220
681 ite 34 551 680 676
682 ite 34 3 36 220
683 redor 1 220
684 not 1 683
685 ite 34 684 682 681
686 uext 34 685 0 design_golden.state_next ; ../rtl/spi_qchannel.v:50.18-50.28
687 uext 1 357 0 design_golden.tip ; ../rtl/spi_qchannel.v:64.6-64.9
688 uext 1 326 0 design_golden.wb_ack_o ; ../rtl/spi_qchannel.v:25.34-25.42
689 uext 7 562 0 design_golden.wb_adr_int ; ../rtl/spi_qchannel.v:55.12-55.22
690 uext 1 4 0 design_golden.wb_clk_i ; ../rtl/spi_qchannel.v:14.34-14.42
691 uext 1 559 0 design_golden.wb_cyc_int ; ../rtl/spi_qchannel.v:60.6-60.16
692 uext 10 589 0 design_golden.wb_dat_int ; ../rtl/spi_qchannel.v:56.13-56.23
693 uext 10 266 0 design_golden.wb_dat_o ; ../rtl/spi_qchannel.v:20.34-20.42
694 uext 1 31 0 design_golden.wb_err_o ; ../rtl/spi_qchannel.v:26.34-26.42
695 uext 1 244 0 design_golden.wb_int_o ; ../rtl/spi_qchannel.v:27.34-27.42
696 uext 1 5 0 design_golden.wb_rst_i ; ../rtl/spi_qchannel.v:15.34-15.42
697 uext 12 552 0 design_golden.wb_sel_int ; ../rtl/spi_qchannel.v:57.12-57.22
698 uext 1 560 0 design_golden.wb_stb_int ; ../rtl/spi_qchannel.v:59.6-59.16
699 uext 1 6 0 design_golden.wb_we_i ; ../rtl/spi_qchannel.v:22.34-22.41
700 input 34
701 input 34
702 ite 34 3 36 230
703 redor 1 230
704 not 1 703
705 ite 34 704 702 701
706 eq 1 230 574
707 eq 1 230 570
708 uext 34 20 1
709 eq 1 230 708
710 concat 34 707 706
711 concat 372 709 710
712 concat 12 704 711
713 const 12 1000
714 eq 1 712 713
715 ite 34 714 705 700
716 input 34
717 not 1 3
718 not 1 14
719 and 1 717 718
720 ite 34 719 570 230
721 ite 34 709 720 716
722 uext 12 622 1
723 eq 1 712 722
724 ite 34 723 721 715
725 input 34
726 ite 34 410 230 574
727 ite 34 707 726 725
728 uext 12 570 2
729 eq 1 712 728
730 ite 34 729 727 724
731 uext 12 20 3
732 eq 1 712 731
733 ite 34 732 211 730
734 ite 34 5 211 733
735 uext 34 734 0 design_test._0000_ ; design_test_1.v:4.14-4.20
736 uext 34 705 0 design_test._0003_ ; design_test_1.v:7.14-7.20
737 uext 34 721 0 design_test._0004_ ; design_test_1.v:8.14-8.20
738 uext 34 727 0 design_test._0005_ ; design_test_1.v:9.14-9.20
739 ite 10 709 11 257
740 slice 338 739 7 0
741 ite 12 709 13 161
742 slice 1 741 0 0
743 ite 338 742 740 401
744 ite 1 709 9 31
745 ite 1 709 14 31
746 and 1 744 745
747 ite 7 709 8 151
748 slice 372 747 4 2
749 eq 1 748 630
750 and 1 746 749
751 and 1 750 6
752 not 1 410
753 and 1 751 752
754 ite 338 753 743 401
755 ite 338 5 339 754
756 ite 338 15 339 755
757 uext 338 756 0 design_test._0006_ ; design_test_1.v:10.14-10.20
758 slice 338 419 7 0
759 slice 1 419 0 0
760 uext 338 759 7
761 or 338 740 760
762 ite 338 742 761 758
763 eq 1 748 622
764 and 1 746 763
765 and 1 764 6
766 and 1 765 752
767 ite 338 766 762 758
768 ite 338 5 339 767
769 slice 1 419 8 8
770 state 338
771 init 338 770 339
772 state 338
773 init 338 772 339
774 state 1
775 init 1 774 31
776 concat 34 774 4
777 eq 1 776 36
778 ite 338 777 772 770
779 redor 1 778
780 not 1 779
781 and 1 410 780
782 state 1
783 init 1 782 31
784 state 1
785 init 1 784 31
786 state 1
787 init 1 786 31
788 concat 34 786 4
789 eq 1 788 36
790 ite 1 789 784 782
791 and 1 781 790
792 ite 1 791 31 769
793 slice 1 739 8 8
794 slice 1 741 1 1
795 ite 1 794 793 769
796 ite 1 766 795 792
797 ite 1 5 31 796
798 slice 7 419 13 9
799 slice 7 739 13 9
800 ite 7 794 799 798
801 ite 7 766 800 798
802 ite 7 5 151 801
803 sort bitvec 9
804 concat 803 797 768
805 concat 358 802 804
806 ite 358 15 359 805
807 uext 358 806 0 design_test._0007_ ; design_test_1.v:11.15-11.21
808 ite 1 335 31 253
809 slice 1 419 12 12
810 and 1 809 410
811 and 1 810 780
812 and 1 811 790
813 ite 1 812 20 808
814 ite 1 5 31 813
815 ite 1 15 31 814
816 uext 1 815 0 design_test._0008_ ; design_test_1.v:12.8-12.14
817 not 1 335
818 and 1 746 817
819 ite 1 5 31 818
820 ite 1 15 31 819
821 uext 1 820 0 design_test._0009_ ; design_test_1.v:13.8-13.14
822 input 10
823 eq 1 748 626
824 uext 372 574 1
825 eq 1 748 824
826 uext 372 570 1
827 eq 1 748 826
828 uext 372 20 2
829 eq 1 748 828
830 redor 1 748
831 not 1 830
832 concat 34 823 749
833 concat 372 763 832
834 concat 12 825 833
835 concat 7 827 834
836 concat 376 829 835
837 concat 378 831 836
838 redor 1 837
839 not 1 838
840 ite 10 839 257 822
841 state 535
842 init 535 841 536
843 state 535
844 init 535 843 536
845 state 1
846 init 1 845 31
847 concat 34 845 4
848 eq 1 847 36
849 ite 535 848 843 841
850 slice 10 849 31 0
851 const 378 1000000
852 eq 1 837 851
853 ite 10 852 850 840
854 slice 10 849 63 32
855 const 376 100000
856 uext 378 855 1
857 eq 1 837 856
858 ite 10 857 854 853
859 slice 10 849 95 64
860 const 7 10000
861 uext 378 860 2
862 eq 1 837 861
863 ite 10 862 859 858
864 slice 10 849 127 96
865 uext 378 713 3
866 eq 1 837 865
867 ite 10 866 864 863
868 concat 10 650 419
869 uext 378 622 4
870 eq 1 837 869
871 ite 10 870 868 867
872 state 459
873 init 459 872 460
874 state 459
875 init 459 874 460
876 state 1
877 init 1 876 31
878 concat 34 876 4
879 eq 1 878 36
880 ite 459 879 874 872
881 concat 10 460 880
882 uext 378 570 5
883 eq 1 837 882
884 ite 10 883 881 871
885 concat 10 644 401
886 uext 378 20 6
887 eq 1 837 886
888 ite 10 887 885 884
889 ite 10 5 257 888
890 ite 10 15 257 889
891 uext 10 890 0 design_test._0010_ ; design_test_1.v:14.15-14.21
892 uext 1 709 0 design_test._0011_ ; design_test_1.v:15.8-15.14
893 uext 1 746 0 design_test._0025_ ; design_test_1.v:29.8-29.14
894 and 1 746 831
895 uext 1 894 0 design_test._0030_ ; design_test_1.v:34.8-34.14
896 and 1 746 829
897 uext 1 896 0 design_test._0032_ ; design_test_1.v:36.8-36.14
898 and 1 746 827
899 uext 1 898 0 design_test._0034_ ; design_test_1.v:38.8-38.14
900 and 1 746 825
901 uext 1 900 0 design_test._0036_ ; design_test_1.v:40.8-40.14
902 uext 1 818 0 design_test._0040_ ; design_test_1.v:44.8-44.14
903 uext 1 421 0 design_test._0041_ ; design_test_1.v:45.8-45.14
904 uext 338 429 0 design_test._0042_ ; design_test_1.v:46.14-46.20
905 uext 338 438 0 design_test._0043_ ; design_test_1.v:47.14-47.20
906 uext 1 823 0 design_test._0045_ ; design_test_1.v:49.8-49.14
907 uext 1 763 0 design_test._0046_ ; design_test_1.v:50.8-50.14
908 uext 1 831 0 design_test._0047_ ; design_test_1.v:51.8-51.14
909 uext 1 829 0 design_test._0048_ ; design_test_1.v:52.8-52.14
910 uext 1 827 0 design_test._0049_ ; design_test_1.v:53.8-53.14
911 uext 1 825 0 design_test._0050_ ; design_test_1.v:54.8-54.14
912 uext 1 749 0 design_test._0051_ ; design_test_1.v:55.8-55.14
913 uext 1 810 0 design_test._0052_ ; design_test_1.v:56.8-56.14
914 uext 1 811 0 design_test._0053_ ; design_test_1.v:57.8-57.14
915 and 1 746 823
916 and 1 915 6
917 uext 1 916 0 design_test._0055_ ; design_test_1.v:59.8-59.14
918 uext 1 765 0 design_test._0057_ ; design_test_1.v:61.8-61.14
919 uext 1 751 0 design_test._0061_ ; design_test_1.v:65.8-65.14
920 uext 1 752 0 design_test._0063_ ; design_test_1.v:67.8-67.14
921 uext 1 430 0 design_test._0066_ ; design_test_1.v:70.8-70.14
922 uext 1 817 0 design_test._0067_ ; design_test_1.v:71.8-71.14
923 uext 338 761 0 design_test._0069_ ; design_test_1.v:73.14-73.20
924 uext 338 439 0 design_test._0070_ ; design_test_1.v:74.14-74.20
925 uext 338 743 0 design_test._0071_ ; design_test_1.v:75.14-75.20
926 uext 338 754 0 design_test._0073_ ; design_test_1.v:77.14-77.20
927 uext 1 753 0 design_test._0074_ ; design_test_1.v:78.8-78.14
928 uext 338 755 0 design_test._0075_ ; design_test_1.v:79.14-79.20
929 uext 7 800 0 design_test._0077_ ; design_test_1.v:81.14-81.20
930 uext 7 801 0 design_test._0079_ ; design_test_1.v:83.14-83.20
931 uext 1 766 0 design_test._0080_ ; design_test_1.v:84.8-84.14
932 uext 7 802 0 design_test._0081_ ; design_test_1.v:85.14-85.20
933 uext 1 792 0 design_test._0083_ ; design_test_1.v:87.8-87.14
934 uext 1 791 0 design_test._0084_ ; design_test_1.v:88.8-88.14
935 uext 1 795 0 design_test._0085_ ; design_test_1.v:89.8-89.14
936 uext 1 796 0 design_test._0087_ ; design_test_1.v:91.8-91.14
937 uext 1 797 0 design_test._0089_ ; design_test_1.v:93.8-93.14
938 uext 338 762 0 design_test._0091_ ; design_test_1.v:95.14-95.20
939 uext 338 767 0 design_test._0093_ ; design_test_1.v:97.14-97.20
940 uext 338 768 0 design_test._0095_ ; design_test_1.v:99.14-99.20
941 slice 338 880 15 8
942 slice 338 739 15 8
943 ite 338 794 942 941
944 uext 338 943 0 design_test._0097_ ; design_test_1.v:101.14-101.20
945 and 1 916 752
946 ite 338 945 943 941
947 uext 338 946 0 design_test._0099_ ; design_test_1.v:103.14-103.20
948 uext 1 945 0 design_test._0100_ ; design_test_1.v:104.8-104.14
949 ite 338 5 339 946
950 uext 338 949 0 design_test._0101_ ; design_test_1.v:105.14-105.20
951 slice 338 880 7 0
952 ite 338 742 740 951
953 uext 338 952 0 design_test._0103_ ; design_test_1.v:107.14-107.20
954 ite 338 945 952 951
955 uext 338 954 0 design_test._0105_ ; design_test_1.v:109.14-109.20
956 ite 338 5 339 954
957 uext 338 956 0 design_test._0107_ ; design_test_1.v:111.14-111.20
958 uext 1 808 0 design_test._0109_ ; design_test_1.v:113.8-113.14
959 uext 1 813 0 design_test._0111_ ; design_test_1.v:115.8-115.14
960 uext 1 812 0 design_test._0112_ ; design_test_1.v:116.8-116.14
961 uext 1 814 0 design_test._0113_ ; design_test_1.v:117.8-117.14
962 uext 1 819 0 design_test._0115_ ; design_test_1.v:119.8-119.14
963 uext 10 889 0 design_test._0117_ ; design_test_1.v:121.15-121.21
964 not 1 315
965 state 459
966 init 459 965 460
967 state 459
968 init 459 967 463
969 state 1
970 init 1 969 31
971 concat 34 969 4
972 eq 1 971 36
973 ite 459 972 967 965
974 redor 1 973
975 not 1 974
976 and 1 410 975
977 or 1 779 315
978 and 1 976 977
979 ite 1 978 964 315
980 ite 1 5 31 979
981 uext 1 980 0 design_test._0127_ ; design_test_1.v:131.8-131.14
982 uext 459 20 15
983 sub 459 973 982
984 or 1 752 975
985 ite 459 984 880 983
986 ite 459 5 463 985
987 uext 459 986 0 design_test._0128_ ; design_test_1.v:132.15-132.21
988 and 1 410 315
989 uext 459 20 15
990 eq 1 973 989
991 and 1 988 990
992 redor 1 880
993 not 1 992
994 not 1 315
995 and 1 993 994
996 and 1 995 410
997 or 1 991 996
998 ite 1 5 31 997
999 uext 1 998 0 design_test._0129_ ; design_test_1.v:133.8-133.14
1000 and 1 410 994
1001 and 1 1000 990
1002 and 1 993 315
1003 or 1 1001 1002
1004 and 1 993 769
1005 and 1 1004 752
1006 or 1 1003 1005
1007 ite 1 5 31 1006
1008 uext 1 1007 0 design_test._0130_ ; design_test_1.v:134.8-134.14
1009 uext 1 1000 0 design_test._0133_ ; design_test_1.v:137.8-137.14
1010 uext 1 1001 0 design_test._0134_ ; design_test_1.v:138.8-138.14
1011 uext 1 1002 0 design_test._0135_ ; design_test_1.v:139.8-139.14
1012 uext 1 1004 0 design_test._0136_ ; design_test_1.v:140.8-140.14
1013 uext 1 1005 0 design_test._0137_ ; design_test_1.v:141.8-141.14
1014 uext 1 988 0 design_test._0138_ ; design_test_1.v:142.8-142.14
1015 uext 1 991 0 design_test._0139_ ; design_test_1.v:143.8-143.14
1016 uext 1 995 0 design_test._0140_ ; design_test_1.v:144.8-144.14
1017 uext 1 996 0 design_test._0141_ ; design_test_1.v:145.8-145.14
1018 uext 1 976 0 design_test._0142_ ; design_test_1.v:146.8-146.14
1019 uext 1 978 0 design_test._0143_ ; design_test_1.v:147.8-147.14
1020 uext 1 994 0 design_test._0144_ ; design_test_1.v:148.8-148.14
1021 uext 1 993 0 design_test._0145_ ; design_test_1.v:149.8-149.14
1022 uext 1 779 0 design_test._0151_ ; design_test_1.v:155.8-155.14
1023 uext 1 1003 0 design_test._0152_ ; design_test_1.v:156.8-156.14
1024 uext 1 1006 0 design_test._0153_ ; design_test_1.v:157.8-157.14
1025 uext 1 997 0 design_test._0154_ ; design_test_1.v:158.8-158.14
1026 uext 1 977 0 design_test._0156_ ; design_test_1.v:160.8-160.14
1027 uext 1 964 0 design_test._0157_ ; design_test_1.v:161.8-161.14
1028 uext 459 985 0 design_test._0164_ ; design_test_1.v:168.15-168.21
1029 uext 1 984 0 design_test._0165_ ; design_test_1.v:169.8-169.14
1030 uext 1 992 0 design_test._0168_ ; design_test_1.v:172.8-172.14
1031 uext 459 983 0 design_test._0171_ ; design_test_1.v:175.15-175.21
1032 uext 1 979 0 design_test._0172_ ; design_test_1.v:176.8-176.14
1033 uext 535 20 127
1034 uext 338 20 7
1035 sub 338 778 1034
1036 slice 378 1035 6 0
1037 slice 378 778 6 0
1038 slice 1 419 9 9
1039 ite 378 1038 1037 1036
1040 slice 378 419 6 0
1041 uext 378 20 6
1042 add 378 1037 1041
1043 ite 378 1038 1042 1037
1044 sub 378 1040 1043
1045 slice 1 419 11 11
1046 ite 378 1045 1044 1039
1047 uext 338 1046 1
1048 uext 338 31 7
1049 sub 338 1047 1048
1050 slice 1 1049 7 7
1051 concat 803 1050 1049
1052 slice 1 1049 7 7
1053 sort bitvec 10
1054 concat 1053 1052 1051
1055 slice 1 1049 7 7
1056 sort bitvec 11
1057 concat 1056 1055 1054
1058 slice 1 1049 7 7
1059 sort bitvec 12
1060 concat 1059 1058 1057
1061 slice 1 1049 7 7
1062 sort bitvec 13
1063 concat 1062 1061 1060
1064 slice 1 1049 7 7
1065 concat 358 1064 1063
1066 slice 1 1049 7 7
1067 sort bitvec 15
1068 concat 1067 1066 1065
1069 slice 1 1049 7 7
1070 concat 459 1069 1068
1071 slice 1 1049 7 7
1072 sort bitvec 17
1073 concat 1072 1071 1070
1074 slice 1 1049 7 7
1075 concat 649 1074 1073
1076 slice 1 1049 7 7
1077 sort bitvec 19
1078 concat 1077 1076 1075
1079 slice 1 1049 7 7
1080 sort bitvec 20
1081 concat 1080 1079 1078
1082 slice 1 1049 7 7
1083 sort bitvec 21
1084 concat 1083 1082 1081
1085 slice 1 1049 7 7
1086 sort bitvec 22
1087 concat 1086 1085 1084
1088 slice 1 1049 7 7
1089 sort bitvec 23
1090 concat 1089 1088 1087
1091 slice 1 1049 7 7
1092 concat 643 1091 1090
1093 slice 1 1049 7 7
1094 sort bitvec 25
1095 concat 1094 1093 1092
1096 slice 1 1049 7 7
1097 sort bitvec 26
1098 concat 1097 1096 1095
1099 slice 1 1049 7 7
1100 sort bitvec 27
1101 concat 1100 1099 1098
1102 slice 1 1049 7 7
1103 sort bitvec 28
1104 concat 1103 1102 1101
1105 slice 1 1049 7 7
1106 sort bitvec 29
1107 concat 1106 1105 1104
1108 slice 1 1049 7 7
1109 sort bitvec 30
1110 concat 1109 1108 1107
1111 slice 1 1049 7 7
1112 sort bitvec 31
1113 concat 1112 1111 1110
1114 slice 1 1049 7 7
1115 concat 10 1114 1113
1116 neg 10 1115
1117 uext 535 1116 96
1118 srl 535 1033 1117
1119 uext 535 20 127
1120 neg 10 1116
1121 uext 535 1120 96
1122 sll 535 1119 1121
1123 sext 10 31 31
1124 slt 1 1116 1123
1125 ite 535 1124 1122 1118
1126 not 535 1125
1127 and 535 849 1126
1128 uext 338 1046 1
1129 uext 338 31 7
1130 add 338 1128 1129
1131 concat 803 31 1130
1132 sext 535 1131 119
1133 srl 535 849 1132
1134 neg 535 1132
1135 sll 535 849 1134
1136 slt 1 1132 536
1137 ite 535 1136 1135 1133
1138 slice 1 1137 0 0
1139 ite 1 231 2 31
1140 state 1
1141 init 1 1140 31
1142 state 1
1143 init 1 1142 31
1144 state 1
1145 init 1 1144 31
1146 concat 34 1144 4
1147 eq 1 1146 36
1148 ite 1 1147 1142 1140
1149 ite 1 1038 1148 790
1150 and 1 1149 977
1151 ite 1 1150 1139 1138
1152 uext 535 1151 127
1153 uext 535 1116 96
1154 srl 535 1152 1153
1155 uext 535 1151 127
1156 uext 535 1120 96
1157 sll 535 1155 1156
1158 ite 535 1124 1157 1154
1159 or 535 1127 1158
1160 sort bitvec 96
1161 slice 1160 1159 95 0
1162 slice 1160 849 95 0
1163 concat 34 896 894
1164 concat 372 898 1163
1165 concat 12 900 1164
1166 and 12 1165 583
1167 slice 1 1166 3 3
1168 and 1 1167 752
1169 ite 1160 1168 1162 1161
1170 sort bitvec 64
1171 slice 1170 1169 63 0
1172 slice 1170 849 63 0
1173 slice 1 1166 2 2
1174 and 1 1173 752
1175 ite 1170 1174 1172 1171
1176 slice 10 1175 31 0
1177 slice 1 1166 1 1
1178 and 1 1177 752
1179 ite 10 1178 850 1176
1180 slice 338 1179 7 0
1181 slice 338 849 7 0
1182 ite 338 742 740 1181
1183 slice 1 1166 0 0
1184 and 1 1183 752
1185 ite 338 1184 1182 1180
1186 slice 338 1179 15 8
1187 slice 338 849 15 8
1188 ite 338 794 942 1187
1189 ite 338 1184 1188 1186
1190 slice 338 1179 23 16
1191 slice 338 849 23 16
1192 slice 338 739 23 16
1193 slice 1 741 2 2
1194 ite 338 1193 1192 1191
1195 ite 338 1184 1194 1190
1196 slice 338 1179 31 24
1197 slice 338 849 31 24
1198 slice 338 739 31 24
1199 slice 1 741 3 3
1200 ite 338 1199 1198 1197
1201 ite 338 1184 1200 1196
1202 slice 338 1175 39 32
1203 slice 338 849 39 32
1204 ite 338 742 740 1203
1205 ite 338 1178 1204 1202
1206 slice 338 1175 47 40
1207 slice 338 849 47 40
1208 ite 338 794 942 1207
1209 ite 338 1178 1208 1206
1210 slice 338 1175 55 48
1211 slice 338 849 55 48
1212 ite 338 1193 1192 1211
1213 ite 338 1178 1212 1210
1214 slice 338 1175 63 56
1215 slice 338 849 63 56
1216 ite 338 1199 1198 1215
1217 ite 338 1178 1216 1214
1218 slice 338 1169 71 64
1219 slice 338 849 71 64
1220 ite 338 742 740 1219
1221 ite 338 1174 1220 1218
1222 slice 338 1169 79 72
1223 slice 338 849 79 72
1224 ite 338 794 942 1223
1225 ite 338 1174 1224 1222
1226 slice 338 1169 87 80
1227 slice 338 849 87 80
1228 ite 338 1193 1192 1227
1229 ite 338 1174 1228 1226
1230 slice 338 1169 95 88
1231 slice 338 849 95 88
1232 ite 338 1199 1198 1231
1233 ite 338 1174 1232 1230
1234 slice 338 1159 103 96
1235 slice 338 849 103 96
1236 ite 338 742 740 1235
1237 ite 338 1168 1236 1234
1238 slice 338 1159 111 104
1239 slice 338 849 111 104
1240 ite 338 794 942 1239
1241 ite 338 1168 1240 1238
1242 slice 338 1159 119 112
1243 slice 338 849 119 112
1244 ite 338 1193 1192 1243
1245 ite 338 1168 1244 1242
1246 slice 338 1159 127 120
1247 slice 338 849 127 120
1248 ite 338 1199 1198 1247
1249 ite 338 1168 1248 1246
1250 concat 459 1241 1237
1251 concat 643 1245 1250
1252 concat 10 1249 1251
1253 ite 10 1174 864 1252
1254 concat 459 1225 1221
1255 concat 643 1229 1254
1256 concat 10 1233 1255
1257 concat 1170 1253 1256
1258 slice 1170 849 127 64
1259 ite 1170 1178 1258 1257
1260 concat 459 1209 1205
1261 concat 643 1213 1260
1262 concat 10 1217 1261
1263 concat 1160 1259 1262
1264 slice 1160 849 127 32
1265 ite 1160 1184 1264 1263
1266 concat 459 1189 1185
1267 concat 643 1195 1266
1268 concat 10 1201 1267
1269 concat 535 1265 1268
1270 ite 535 5 536 1269
1271 uext 535 1270 0 design_test._0176_ ; design_test_1.v:180.16-180.22
1272 const 338 10000000
1273 slice 378 419 6 0
1274 concat 338 31 1273
1275 redor 1 1040
1276 ite 338 1275 1274 1272
1277 ite 338 790 1035 778
1278 ite 338 410 1277 1276
1279 ite 338 5 339 1278
1280 uext 338 1279 0 design_test._0177_ ; design_test_1.v:181.14-181.20
1281 sub 378 1040 1037
1282 ite 378 1045 1281 1036
1283 uext 338 1282 1
1284 uext 338 31 7
1285 add 338 1283 1284
1286 concat 803 31 1285
1287 sext 535 1286 119
1288 srl 535 849 1287
1289 neg 535 1287
1290 sll 535 849 1289
1291 slt 1 1287 536
1292 ite 535 1291 1290 1288
1293 slice 1 1292 0 0
1294 slice 1 419 10 10
1295 ite 1 1294 1148 790
1296 and 1 1295 779
1297 or 1 1296 752
1298 ite 1 1297 1293 295
1299 ite 1 5 31 1298
1300 uext 1 1299 0 design_test._0179_ ; design_test_1.v:183.8-183.14
1301 ite 1 791 31 410
1302 not 1 410
1303 and 1 769 1302
1304 ite 1 1303 20 1301
1305 ite 1 5 31 1304
1306 uext 1 1305 0 design_test._0180_ ; design_test_1.v:184.8-184.14
1307 uext 338 1208 0 design_test._0185_ ; design_test_1.v:189.14-189.20
1308 uext 338 1204 0 design_test._0186_ ; design_test_1.v:190.14-190.20
1309 uext 338 1232 0 design_test._0188_ ; design_test_1.v:192.14-192.20
1310 uext 338 1228 0 design_test._0189_ ; design_test_1.v:193.14-193.20
1311 uext 338 1224 0 design_test._0190_ ; design_test_1.v:194.14-194.20
1312 uext 338 1220 0 design_test._0191_ ; design_test_1.v:195.14-195.20
1313 uext 338 1248 0 design_test._0193_ ; design_test_1.v:197.14-197.20
1314 uext 338 1244 0 design_test._0194_ ; design_test_1.v:198.14-198.20
1315 uext 338 1240 0 design_test._0199_ ; design_test_1.v:203.14-203.20
1316 uext 338 1236 0 design_test._0200_ ; design_test_1.v:204.14-204.20
1317 uext 338 1200 0 design_test._0204_ ; design_test_1.v:208.14-208.20
1318 uext 338 1194 0 design_test._0208_ ; design_test_1.v:212.14-212.20
1319 uext 338 1188 0 design_test._0212_ ; design_test_1.v:216.14-216.20
1320 uext 338 1182 0 design_test._0213_ ; design_test_1.v:217.14-217.20
1321 uext 338 1216 0 design_test._0215_ ; design_test_1.v:219.14-219.20
1322 uext 338 1212 0 design_test._0216_ ; design_test_1.v:220.14-220.20
1323 uext 378 1042 0 design_test._0217_
1324 uext 535 1127 0 design_test._0218_ ; design_test_1.v:222.16-222.22
1325 uext 1 781 0 design_test._0224_ ; design_test_1.v:228.8-228.14
1326 uext 1 1297 0 design_test._0243_ ; design_test_1.v:247.8-247.14
1327 uext 10 1116 0 design_test._0246_ ; design_test_1.v:250.15-250.21
1328 uext 535 1126 0 design_test._0248_ ; design_test_1.v:252.16-252.22
1329 uext 1 1302 0 design_test._0249_ ; design_test_1.v:253.8-253.14
1330 uext 535 1159 0 design_test._0250_ ; design_test_1.v:254.16-254.22
1331 uext 338 1249 0 design_test._0251_ ; design_test_1.v:255.14-255.20
1332 uext 1 1168 0 design_test._0252_ ; design_test_1.v:256.8-256.14
1333 uext 1 1174 0 design_test._0254_ ; design_test_1.v:258.8-258.14
1334 uext 1 1178 0 design_test._0256_ ; design_test_1.v:260.8-260.14
1335 uext 1 1184 0 design_test._0258_ ; design_test_1.v:262.8-262.14
1336 uext 1160 1169 0 design_test._0297_ ; design_test_1.v:301.15-301.21
1337 uext 338 1237 0 design_test._0307_ ; design_test_1.v:311.14-311.20
1338 uext 338 1241 0 design_test._0317_ ; design_test_1.v:321.14-321.20
1339 uext 338 1245 0 design_test._0327_ ; design_test_1.v:331.14-331.20
1340 uext 10 1253 0 design_test._0379_ ; design_test_1.v:383.15-383.21
1341 uext 1170 1175 0 design_test._0387_ ; design_test_1.v:391.15-391.21
1342 uext 338 1233 0 design_test._0425_ ; design_test_1.v:429.14-429.20
1343 uext 338 1221 0 design_test._0433_ ; design_test_1.v:437.14-437.20
1344 uext 338 1225 0 design_test._0441_ ; design_test_1.v:445.14-445.20
1345 uext 338 1229 0 design_test._0449_ ; design_test_1.v:453.14-453.20
1346 uext 1170 1259 0 design_test._0491_ ; design_test_1.v:495.15-495.21
1347 uext 10 1179 0 design_test._0497_ ; design_test_1.v:501.15-501.21
1348 uext 338 1217 0 design_test._0527_ ; design_test_1.v:531.14-531.20
1349 uext 338 1205 0 design_test._0533_ ; design_test_1.v:537.14-537.20
1350 uext 338 1209 0 design_test._0539_ ; design_test_1.v:543.14-543.20
1351 uext 338 1213 0 design_test._0545_ ; design_test_1.v:549.14-549.20
1352 uext 1160 1265 0 design_test._0577_ ; design_test_1.v:581.15-581.21
1353 uext 338 1185 0 design_test._0605_ ; design_test_1.v:609.14-609.20
1354 uext 338 1189 0 design_test._0609_ ; design_test_1.v:613.14-613.20
1355 uext 338 1195 0 design_test._0613_ ; design_test_1.v:617.14-617.20
1356 uext 338 1201 0 design_test._0617_ ; design_test_1.v:621.14-621.20
1357 uext 1 1301 0 design_test._0643_ ; design_test_1.v:647.8-647.14
1358 uext 1 1304 0 design_test._0645_ ; design_test_1.v:649.8-649.14
1359 uext 1 1303 0 design_test._0646_ ; design_test_1.v:650.8-650.14
1360 uext 338 1278 0 design_test._0649_ ; design_test_1.v:653.14-653.20
1361 uext 1 1275 0 design_test._0653_ ; design_test_1.v:657.8-657.14
1362 uext 535 1158 0 design_test._0657_ ; design_test_1.v:661.16-661.22
1363 uext 535 1125 0 design_test._0658_ ; design_test_1.v:662.16-662.22
1364 uext 1 1293 0 design_test._0659_ ; design_test_1.v:663.8-663.14
1365 uext 1 1138 0 design_test._0660_ ; design_test_1.v:664.8-664.14
1366 uext 10 1115 0 design_test._0661_ ; design_test_1.v:665.15-665.21
1367 uext 378 1281 0 design_test._0663_
1368 uext 338 1035 0 design_test._0664_ ; design_test_1.v:668.14-668.20
1369 input 1
1370 concat 338 1369 1044
1371 uext 338 1370 0 design_test._0665_ ; design_test_1.v:669.14-669.20
1372 uext 338 1276 0 design_test._0668_ ; design_test_1.v:672.14-672.20
1373 uext 1 1298 0 design_test._0669_ ; design_test_1.v:673.8-673.14
1374 uext 1 1151 0 design_test._0670_ ; design_test_1.v:674.8-674.14
1375 uext 378 1282 0 design_test._0671_
1376 input 338
1377 and 338 1376 1272
1378 concat 338 31 1043
1379 or 338 1377 1378
1380 uext 338 1379 0 design_test._0672_ ; design_test_1.v:676.14-676.20
1381 uext 378 1046 0 design_test._0673_
1382 input 338
1383 and 338 1382 1272
1384 concat 338 31 1039
1385 or 338 1383 1384
1386 uext 338 1385 0 design_test._0674_ ; design_test_1.v:678.14-678.20
1387 uext 1 1149 0 design_test._0675_ ; design_test_1.v:679.8-679.14
1388 uext 1 1295 0 design_test._0676_ ; design_test_1.v:680.8-680.14
1389 uext 338 1277 0 design_test._0677_ ; design_test_1.v:681.14-681.20
1390 uext 1 717 0 design_test._0679_ ; design_test_1.v:683.8-683.14
1391 uext 1 718 0 design_test._0680_ ; design_test_1.v:684.8-684.14
1392 uext 34 726 0 design_test._0686_ ; design_test_1.v:690.14-690.20
1393 uext 1 707 0 design_test._0689_ ; design_test_1.v:693.8-693.14
1394 uext 34 720 0 design_test._0690_ ; design_test_1.v:694.14-694.20
1395 uext 1 719 0 design_test._0691_ ; design_test_1.v:695.8-695.14
1396 uext 34 702 0 design_test._0694_ ; design_test_1.v:698.14-698.20
1397 uext 1 704 0 design_test._0697_ ; design_test_1.v:701.8-701.14
1398 uext 1 706 0 design_test._0699_ ; design_test_1.v:703.8-703.14
1399 uext 7 747 0 design_test._0703_ ; design_test_1.v:707.14-707.20
1400 uext 12 741 0 design_test._0705_ ; design_test_1.v:709.14-709.20
1401 sort bitvec 224
1402 input 1401
1403 uext 1401 1402 0 design_test._0797_$func$design_test_1.v:954$198.b ; design_test_1.v:931.19-931.20
1404 input 378
1405 uext 378 1404 0 design_test._0797_$func$design_test_1.v:954$198.s ; design_test_1.v:932.17-932.18
1406 input 338
1407 uext 338 1406 0 design_test._1124_$func$design_test_1.v:1315$199.b ; design_test_1.v:1298.17-1298.18
1408 input 12
1409 uext 12 1408 0 design_test._1124_$func$design_test_1.v:1315$199.s ; design_test_1.v:1299.17-1299.18
1410 uext 1 2 0 design_test.miso_pad_i ; design_test_1.v:714.9-714.19
1411 uext 1 1139 0 design_test.miso_pad_int ; design_test_1.v:716.8-716.20
1412 uext 1 295 0 design_test.mosi_pad_o ; design_test_1.v:717.10-717.20
1413 uext 1 231 0 design_test.qacceptn ; design_test_1.v:721.10-721.18
1414 uext 1 31 0 design_test.qdeny ; design_test_1.v:723.10-723.15
1415 uext 1 3 0 design_test.qreqn ; design_test_1.v:725.9-725.14
1416 uext 1 315 0 design_test.sclk_pad_o ; design_test_1.v:727.10-727.20
1417 uext 1 420 0 design_test.spi_top_inst.ass ; design_test_1.v:729.8-729.25
1418 uext 378 1040 0 design_test.spi_top_inst.char_len ; design_test_1.v:730.14-730.36
1419 uext 1 4 0 design_test.spi_top_inst.clgen.clk_in ; design_test_1.v:731.8-731.34
1420 uext 1 315 0 design_test.spi_top_inst.clgen.clk_out ; design_test_1.v:732.7-732.34
1421 uext 459 973 0 design_test.spi_top_inst.clgen.cnt ; design_test_1.v:733.14-733.37
1422 uext 1 990 0 design_test.spi_top_inst.clgen.cnt_one ; design_test_1.v:734.8-734.35
1423 uext 1 975 0 design_test.spi_top_inst.clgen.cnt_zero ; design_test_1.v:735.8-735.36
1424 uext 459 880 0 design_test.spi_top_inst.clgen.divider ; design_test_1.v:736.15-736.42
1425 uext 1 410 0 design_test.spi_top_inst.clgen.enable ; design_test_1.v:737.8-737.34
1426 uext 1 769 0 design_test.spi_top_inst.clgen.go ; design_test_1.v:738.8-738.30
1427 uext 1 780 0 design_test.spi_top_inst.clgen.last_clk ; design_test_1.v:739.8-739.36
1428 uext 1 1148 0 design_test.spi_top_inst.clgen.neg_edge ; design_test_1.v:740.7-740.35
1429 uext 1 790 0 design_test.spi_top_inst.clgen.pos_edge ; design_test_1.v:741.7-741.35
1430 uext 1 5 0 design_test.spi_top_inst.clgen.rst ; design_test_1.v:742.8-742.31
1431 uext 358 419 0 design_test.spi_top_inst.ctrl ; design_test_1.v:743.14-743.32
1432 uext 459 880 0 design_test.spi_top_inst.divider ; design_test_1.v:744.14-744.35
1433 uext 1 769 0 design_test.spi_top_inst.go ; design_test_1.v:745.8-745.24
1434 uext 1 809 0 design_test.spi_top_inst.ie ; design_test_1.v:746.8-746.24
1435 uext 1 780 0 design_test.spi_top_inst.last_bit ; design_test_1.v:747.8-747.30
1436 uext 1 1045 0 design_test.spi_top_inst.lsb ; design_test_1.v:748.8-748.25
1437 uext 1 1139 0 design_test.spi_top_inst.miso_pad_i ; design_test_1.v:749.8-749.32
1438 uext 1 295 0 design_test.spi_top_inst.mosi_pad_o ; design_test_1.v:750.8-750.32
1439 uext 1 1148 0 design_test.spi_top_inst.neg_edge ; design_test_1.v:751.8-751.30
1440 uext 1 790 0 design_test.spi_top_inst.pos_edge ; design_test_1.v:752.8-752.30
1441 uext 535 849 0 design_test.spi_top_inst.rx ; design_test_1.v:753.16-753.32
1442 uext 1 1038 0 design_test.spi_top_inst.rx_negedge ; design_test_1.v:754.8-754.32
1443 uext 1 315 0 design_test.spi_top_inst.sclk_pad_o ; design_test_1.v:755.8-755.32
1444 uext 12 741 0 design_test.spi_top_inst.shift.byte_sel ; design_test_1.v:756.14-756.42
1445 uext 1 4 0 design_test.spi_top_inst.shift.clk ; design_test_1.v:757.8-757.31
1446 uext 338 778 0 design_test.spi_top_inst.shift.cnt ; design_test_1.v:758.13-758.36
1447 uext 535 849 0 design_test.spi_top_inst.shift.data ; design_test_1.v:759.15-759.39
1448 uext 1 769 0 design_test.spi_top_inst.shift.go ; design_test_1.v:760.8-760.30
1449 uext 1 780 0 design_test.spi_top_inst.shift.last ; design_test_1.v:761.8-761.32
1450 uext 12 1166 0 design_test.spi_top_inst.shift.latch ; design_test_1.v:762.14-762.39
1451 uext 378 1040 0 design_test.spi_top_inst.shift.len ; design_test_1.v:763.14-763.37
1452 uext 1 1045 0 design_test.spi_top_inst.shift.lsb ; design_test_1.v:764.8-764.31
1453 uext 1 1148 0 design_test.spi_top_inst.shift.neg_edge ; design_test_1.v:765.8-765.36
1454 uext 10 739 0 design_test.spi_top_inst.shift.p_in ; design_test_1.v:766.15-766.39
1455 uext 535 849 0 design_test.spi_top_inst.shift.p_out ; design_test_1.v:767.16-767.41
1456 uext 1 790 0 design_test.spi_top_inst.shift.pos_edge ; design_test_1.v:768.8-768.36
1457 uext 1 5 0 design_test.spi_top_inst.shift.rst ; design_test_1.v:769.8-769.31
1458 uext 378 1046 0 design_test.spi_top_inst.shift.rx_bit_pos
1459 uext 1 1150 0 design_test.spi_top_inst.shift.rx_clk ; design_test_1.v:771.8-771.34
1460 uext 1 1038 0 design_test.spi_top_inst.shift.rx_negedge ; design_test_1.v:772.8-772.38
1461 uext 1 315 0 design_test.spi_top_inst.shift.s_clk ; design_test_1.v:773.8-773.33
1462 uext 1 1139 0 design_test.spi_top_inst.shift.s_in ; design_test_1.v:774.8-774.32
1463 uext 1 295 0 design_test.spi_top_inst.shift.s_out ; design_test_1.v:775.7-775.32
1464 uext 1 410 0 design_test.spi_top_inst.shift.tip ; design_test_1.v:776.7-776.30
1465 uext 378 1282 0 design_test.spi_top_inst.shift.tx_bit_pos
1466 uext 1 1296 0 design_test.spi_top_inst.shift.tx_clk ; design_test_1.v:778.8-778.34
1467 uext 1 1294 0 design_test.spi_top_inst.shift.tx_negedge ; design_test_1.v:779.8-779.38
1468 uext 1 764 0 design_test.spi_top_inst.spi_ctrl_sel ; design_test_1.v:780.8-780.34
1469 uext 1 915 0 design_test.spi_top_inst.spi_divider_sel ; design_test_1.v:781.8-781.37
1470 uext 1 750 0 design_test.spi_top_inst.spi_ss_sel ; design_test_1.v:782.8-782.32
1471 uext 12 1165 0 design_test.spi_top_inst.spi_tx_sel ; design_test_1.v:783.14-783.38
1472 uext 338 401 0 design_test.spi_top_inst.ss ; design_test_1.v:784.13-784.29
1473 uext 338 440 0 design_test.spi_top_inst.ss_pad_o ; design_test_1.v:785.14-785.36
1474 uext 1 410 0 design_test.spi_top_inst.tip ; design_test_1.v:786.8-786.25
1475 uext 1 1294 0 design_test.spi_top_inst.tx_negedge ; design_test_1.v:787.8-787.32
1476 uext 1 335 0 design_test.spi_top_inst.wb_ack_o ; design_test_1.v:788.7-788.29
1477 uext 7 747 0 design_test.spi_top_inst.wb_adr_i ; design_test_1.v:789.14-789.36
1478 uext 1 4 0 design_test.spi_top_inst.wb_clk_i ; design_test_1.v:790.8-790.30
1479 uext 1 744 0 design_test.spi_top_inst.wb_cyc_i ; design_test_1.v:791.8-791.30
1480 uext 10 888 0 design_test.spi_top_inst.wb_dat ; design_test_1.v:792.15-792.35
1481 uext 10 739 0 design_test.spi_top_inst.wb_dat_i ; design_test_1.v:793.15-793.37
1482 uext 10 275 0 design_test.spi_top_inst.wb_dat_o ; design_test_1.v:794.14-794.36
1483 uext 1 31 0 design_test.spi_top_inst.wb_err_o ; design_test_1.v:795.8-795.30
1484 uext 1 253 0 design_test.spi_top_inst.wb_int_o ; design_test_1.v:796.7-796.29
1485 uext 1 5 0 design_test.spi_top_inst.wb_rst_i ; design_test_1.v:797.8-797.30
1486 uext 12 741 0 design_test.spi_top_inst.wb_sel_i ; design_test_1.v:798.14-798.36
1487 uext 1 745 0 design_test.spi_top_inst.wb_stb_i ; design_test_1.v:799.8-799.30
1488 uext 1 6 0 design_test.spi_top_inst.wb_we_i ; design_test_1.v:800.8-800.29
1489 uext 338 440 0 design_test.ss_pad_o ; design_test_1.v:801.16-801.24
1490 uext 34 230 0 design_test.state ; design_test_1.v:803.13-803.18
1491 uext 34 733 0 design_test.state_next ; design_test_1.v:804.14-804.24
1492 uext 1 410 0 design_test.tip ; design_test_1.v:805.8-805.11
1493 uext 1 335 0 design_test.wb_ack_o ; design_test_1.v:806.10-806.18
1494 uext 7 8 0 design_test.wb_adr_i ; design_test_1.v:808.15-808.23
1495 uext 7 747 0 design_test.wb_adr_int ; design_test_1.v:810.14-810.24
1496 uext 1 4 0 design_test.wb_clk_i ; design_test_1.v:811.9-811.17
1497 uext 1 9 0 design_test.wb_cyc_i ; design_test_1.v:813.9-813.17
1498 uext 1 744 0 design_test.wb_cyc_int ; design_test_1.v:815.8-815.18
1499 uext 10 11 0 design_test.wb_dat_i ; design_test_1.v:816.16-816.24
1500 uext 10 739 0 design_test.wb_dat_int ; design_test_1.v:818.15-818.25
1501 uext 10 275 0 design_test.wb_dat_o ; design_test_1.v:819.17-819.25
1502 uext 1 31 0 design_test.wb_err_o ; design_test_1.v:821.10-821.18
1503 uext 1 253 0 design_test.wb_int_o ; design_test_1.v:823.10-823.18
1504 uext 1 5 0 design_test.wb_rst_i ; design_test_1.v:825.9-825.17
1505 uext 12 13 0 design_test.wb_sel_i ; design_test_1.v:827.15-827.23
1506 uext 12 741 0 design_test.wb_sel_int ; design_test_1.v:829.14-829.24
1507 uext 1 14 0 design_test.wb_stb_i ; design_test_1.v:830.9-830.17
1508 uext 1 745 0 design_test.wb_stb_int ; design_test_1.v:832.8-832.18
1509 uext 1 6 0 design_test.wb_we_i ; design_test_1.v:833.9-833.16
1510 uext 1 2 0 miso_pad_i ; ../work/my_wrapper.sv:9.12-9.22
1511 uext 1 286 0 mosi_pad_o ; ../work/my_wrapper.sv:17.12-17.22
1512 uext 1 295 0 mosi_pad_o_test ; ../work/my_wrapper.sv:17.24-17.39
1513 uext 1 15 0 pr_restore ; ../work/my_wrapper.sv:80.17-80.27
1514 state 1
1515 init 1 1514 31
1516 state 1
1517 state 1
1518 init 1 1517 31
1519 concat 34 1517 4
1520 eq 1 1519 36
1521 ite 1 1520 1516 1514
1522 uext 1 1521 0 pr_restore_past ; ../work/my_wrapper.sv:33.5-33.20
1523 state 1
1524 init 1 1523 31
1525 state 1
1526 init 1 1525 31
1527 state 1
1528 init 1 1527 31
1529 concat 34 1527 4
1530 eq 1 1529 36
1531 ite 1 1530 1525 1523
1532 uext 1 1531 0 pr_restore_past_2 ; ../work/my_wrapper.sv:34.5-34.22
1533 uext 1 221 0 qacceptn ; ../work/my_wrapper.sv:18.12-18.20
1534 uext 1 99 0 qacceptn_past ; ../work/my_wrapper.sv:32.22-32.35
1535 uext 1 231 0 qacceptn_test ; ../work/my_wrapper.sv:18.22-18.35
1536 uext 1 31 0 qdeny ; ../work/my_wrapper.sv:19.12-19.17
1537 uext 1 108 0 qdeny_past ; ../work/my_wrapper.sv:32.37-32.47
1538 uext 1 31 0 qdeny_test ; ../work/my_wrapper.sv:19.19-19.29
1539 uext 1 3 0 qreqn ; ../work/my_wrapper.sv:10.12-10.17
1540 uext 1 87 0 qreqn_past ; ../work/my_wrapper.sv:32.10-32.20
1541 uext 1 306 0 sclk_pad_o ; ../work/my_wrapper.sv:20.12-20.22
1542 uext 1 315 0 sclk_pad_o_test ; ../work/my_wrapper.sv:20.24-20.39
1543 uext 338 392 0 ss_pad_o ; ../work/my_wrapper.sv:21.12-21.20
1544 uext 338 440 0 ss_pad_o_test ; ../work/my_wrapper.sv:21.22-21.35
1545 and 1 114 235
1546 uext 1 1545 0 standby_state ; ../work/my_wrapper.sv:172.6-172.19
1547 state 1
1548 init 1 1547 31
1549 state 1
1550 state 1
1551 init 1 1550 31
1552 concat 34 1550 4
1553 eq 1 1552 36
1554 ite 1 1553 1549 1547
1555 uext 1 1554 0 standby_state_past ; ../work/my_wrapper.sv:33.22-33.40
1556 state 1
1557 init 1 1556 31
1558 state 1
1559 init 1 1558 31
1560 state 1
1561 init 1 1560 31
1562 concat 34 1560 4
1563 eq 1 1562 36
1564 ite 1 1563 1558 1556
1565 uext 1 1564 0 standby_state_past_2 ; ../work/my_wrapper.sv:34.24-34.44
1566 uext 1 326 0 wb_ack_o ; ../work/my_wrapper.sv:22.12-22.20
1567 uext 1 139 0 wb_ack_o_past ; ../work/my_wrapper.sv:27.26-27.39
1568 uext 1 335 0 wb_ack_o_test ; ../work/my_wrapper.sv:22.22-22.35
1569 uext 7 8 0 wb_adr_i ; ../work/my_wrapper.sv:11.12-11.20
1570 uext 7 159 0 wb_adr_i_past ; ../work/my_wrapper.sv:28.11-28.24
1571 uext 1 4 0 wb_clk_i ; ../work/my_wrapper.sv:7.6-7.14
1572 uext 1 9 0 wb_cyc_i ; ../work/my_wrapper.sv:12.12-12.20
1573 uext 10 11 0 wb_dat_i ; ../work/my_wrapper.sv:13.13-13.21
1574 uext 10 266 0 wb_dat_o ; ../work/my_wrapper.sv:23.13-23.21
1575 uext 10 275 0 wb_dat_o_test ; ../work/my_wrapper.sv:23.23-23.36
1576 uext 1 31 0 wb_err_o ; ../work/my_wrapper.sv:24.12-24.20
1577 state 1
1578 init 1 1577 31
1579 state 1
1580 init 1 1579 31
1581 state 1
1582 init 1 1581 31
1583 concat 34 1581 4
1584 eq 1 1583 36
1585 ite 1 1584 1579 1577
1586 uext 1 1585 0 wb_err_o_past ; ../work/my_wrapper.sv:27.41-27.54
1587 uext 1 31 0 wb_err_o_test ; ../work/my_wrapper.sv:24.22-24.35
1588 uext 1 244 0 wb_int_o ; ../work/my_wrapper.sv:25.12-25.20
1589 uext 1 253 0 wb_int_o_test ; ../work/my_wrapper.sv:25.22-25.35
1590 uext 1 5 0 wb_rst_i ; ../work/my_wrapper.sv:8.6-8.14
1591 uext 12 13 0 wb_sel_i ; ../work/my_wrapper.sv:14.12-14.20
1592 uext 12 169 0 wb_sel_i_past ; ../work/my_wrapper.sv:29.11-29.24
1593 uext 1 14 0 wb_stb_i ; ../work/my_wrapper.sv:15.12-15.20
1594 uext 1 130 0 wb_stb_i_past ; ../work/my_wrapper.sv:27.11-27.24
1595 uext 1 6 0 wb_we_i ; ../work/my_wrapper.sv:16.12-16.19
1596 uext 1 179 0 wb_we_i_past ; ../work/my_wrapper.sv:30.10-30.22
1597 not 1 1521
1598 and 1 1597 15
1599 not 1 1598
1600 or 1 1599 1554
1601 next 1 28 1600
1602 next 1 29 20
1603 next 1 32 4
1604 next 1 43 114
1605 and 1 1554 1597
1606 ite 1 1605 20 31
1607 next 1 44 1606
1608 next 1 46 4
1609 and 1 89 1521
1610 not 1 15
1611 and 1 1609 1610
1612 next 1 55 1611
1613 not 1 1531
1614 and 1 1613 1521
1615 ite 1 1614 20 31
1616 next 1 57 1615
1617 next 1 59 4
1618 next 1 68 1598
1619 not 1 1564
1620 and 1 1619 1554
1621 ite 1 1620 20 31
1622 next 1 69 1621
1623 next 1 71 4
1624 next 1 80 87
1625 next 1 82 3
1626 next 1 83 4
1627 next 1 91 99
1628 next 1 93 221
1629 next 1 95 4
1630 next 1 100 108
1631 next 1 102 31
1632 next 1 104 4
1633 next 1 123 130
1634 next 1 125 14
1635 next 1 126 4
1636 next 1 131 139
1637 next 1 133 326
1638 next 1 135 4
1639 next 7 152 159
1640 next 7 154 8
1641 next 1 155 4
1642 next 12 162 169
1643 next 12 164 13
1644 next 1 165 4
1645 next 1 172 179
1646 next 1 174 6
1647 next 1 175 4
1648 not 1 14
1649 and 1 130 1648
1650 not 1 1649
1651 or 1 139 1585
1652 or 1 1650 1651
1653 next 1 186 1652
1654 next 1 188 20
1655 next 1 190 4
1656 or 1 1648 9
1657 next 1 199 1656
1658 next 1 200 20
1659 next 1 202 4
1660 next 34 212 220
1661 ite 34 5 211 685
1662 next 34 214 1661
1663 next 1 216 4
1664 next 34 222 230
1665 next 34 224 734
1666 next 1 226 4
1667 next 1 236 244
1668 ite 1 326 31 244
1669 and 1 526 357
1670 and 1 1669 501
1671 and 1 1670 521
1672 ite 1 1671 20 1668
1673 ite 1 5 31 1672
1674 next 1 238 1673
1675 next 1 240 4
1676 next 1 245 253
1677 next 1 247 815
1678 next 1 249 4
1679 next 10 258 266
1680 ite 10 5 257 660
1681 next 10 260 1680
1682 next 1 262 4
1683 next 10 267 275
1684 next 10 269 890
1685 next 1 271 4
1686 next 1 278 286
1687 uext 535 615 121
1688 srl 535 545 1687
1689 slice 1 1688 0 0
1690 not 1 357
1691 or 1 619 1690
1692 ite 1 1691 1689 286
1693 ite 1 5 31 1692
1694 next 1 280 1693
1695 next 1 282 4
1696 next 1 287 295
1697 next 1 289 1299
1698 next 1 291 4
1699 next 1 298 306
1700 not 1 306
1701 and 1 357 476
1702 not 1 501
1703 or 1 1702 306
1704 and 1 1701 1703
1705 ite 1 1704 1700 306
1706 ite 1 5 31 1705
1707 next 1 300 1706
1708 next 1 302 4
1709 next 1 307 315
1710 next 1 309 980
1711 next 1 311 4
1712 next 1 318 326
1713 not 1 326
1714 and 1 561 1713
1715 ite 1 5 31 1714
1716 next 1 320 1715
1717 next 1 322 4
1718 next 1 327 335
1719 next 1 329 820
1720 next 1 331 4
1721 next 338 340 348
1722 slice 338 589 7 0
1723 slice 1 552 0 0
1724 ite 338 1723 1722 348
1725 and 1 632 6
1726 not 1 357
1727 and 1 1725 1726
1728 ite 338 1727 1724 348
1729 ite 338 5 339 1728
1730 next 338 342 1729
1731 next 1 344 4
1732 next 1 349 357
1733 and 1 357 501
1734 and 1 1733 521
1735 ite 1 1734 31 357
1736 not 1 357
1737 and 1 489 1736
1738 ite 1 1737 20 1735
1739 ite 1 5 31 1738
1740 next 1 351 1739
1741 next 1 353 4
1742 next 358 360 368
1743 slice 338 368 7 0
1744 slice 1 368 0 0
1745 uext 338 1744 7
1746 or 338 1722 1745
1747 ite 338 1723 1746 1743
1748 and 1 624 6
1749 and 1 1748 1726
1750 ite 338 1749 1747 1743
1751 ite 338 5 339 1750
1752 and 1 357 501
1753 and 1 1752 521
1754 ite 1 1753 31 489
1755 slice 1 589 8 8
1756 slice 1 552 1 1
1757 ite 1 1756 1755 489
1758 ite 1 1749 1757 1754
1759 ite 1 5 31 1758
1760 slice 7 368 13 9
1761 slice 7 589 13 9
1762 ite 7 1756 1761 1760
1763 ite 7 1749 1762 1760
1764 ite 7 5 151 1763
1765 concat 803 1759 1751
1766 concat 358 1764 1765
1767 next 358 362 1766
1768 next 1 364 4
1769 next 338 393 401
1770 next 338 395 756
1771 next 1 397 4
1772 next 1 402 410
1773 next 1 404 1305
1774 next 1 406 4
1775 next 358 411 419
1776 next 358 413 806
1777 next 1 415 4
1778 next 459 461 470
1779 uext 459 20 15
1780 sub 459 470 1779
1781 not 1 357
1782 or 1 1781 476
1783 ite 459 1782 486 1780
1784 ite 459 5 463 1783
1785 next 459 464 1784
1786 next 1 466 4
1787 next 459 478 486
1788 slice 338 486 7 0
1789 ite 338 1723 1722 1788
1790 and 1 628 6
1791 and 1 1790 1726
1792 ite 338 1791 1789 1788
1793 ite 338 5 339 1792
1794 slice 338 486 15 8
1795 slice 338 589 15 8
1796 ite 338 1756 1795 1794
1797 ite 338 1791 1796 1794
1798 ite 338 5 339 1797
1799 concat 459 1798 1793
1800 next 459 480 1799
1801 next 1 482 4
1802 next 338 491 499
1803 slice 378 368 6 0
1804 concat 338 31 1803
1805 redor 1 456
1806 ite 338 1805 1804 1272
1807 ite 338 521 595 499
1808 ite 338 357 1807 1806
1809 ite 338 5 339 1808
1810 next 338 493 1809
1811 next 1 495 4
1812 next 1 503 511
1813 and 1 357 306
1814 and 1 1813 473
1815 redor 1 486
1816 not 1 1815
1817 not 1 306
1818 and 1 1816 1817
1819 and 1 1818 357
1820 or 1 1814 1819
1821 ite 1 5 31 1820
1822 next 1 505 1821
1823 next 1 507 4
1824 next 1 513 521
1825 and 1 357 1817
1826 and 1 1825 473
1827 and 1 1816 306
1828 or 1 1826 1827
1829 and 1 1816 489
1830 and 1 1829 1781
1831 or 1 1828 1830
1832 ite 1 5 31 1831
1833 next 1 515 1832
1834 next 1 517 4
1835 next 535 537 545
1836 uext 535 20 127
1837 uext 338 603 1
1838 neg 338 1837
1839 sext 535 1838 120
1840 srl 535 1836 1839
1841 neg 535 1839
1842 sll 535 1836 1841
1843 slt 1 1839 536
1844 ite 535 1843 1842 1840
1845 not 535 1844
1846 and 535 545 1845
1847 uext 535 603 121
1848 srl 535 545 1847
1849 slice 1 1848 0 0
1850 ite 1 607 449 1849
1851 uext 535 1850 127
1852 sext 535 1838 120
1853 srl 535 1851 1852
1854 neg 535 1852
1855 sll 535 1851 1854
1856 slt 1 1852 536
1857 ite 535 1856 1855 1853
1858 or 535 1846 1857
1859 slice 1160 1858 95 0
1860 slice 1160 545 95 0
1861 slice 1 584 3 3
1862 and 1 1861 1690
1863 ite 1160 1862 1860 1859
1864 slice 1170 1863 63 0
1865 slice 1170 545 63 0
1866 slice 1 584 2 2
1867 and 1 1866 1690
1868 ite 1170 1867 1865 1864
1869 slice 10 1868 31 0
1870 slice 1 584 1 1
1871 and 1 1870 1690
1872 ite 10 1871 659 1869
1873 slice 338 1872 7 0
1874 slice 338 545 7 0
1875 ite 338 1723 1722 1874
1876 slice 1 584 0 0
1877 and 1 1876 1690
1878 ite 338 1877 1875 1873
1879 slice 338 1872 15 8
1880 slice 338 545 15 8
1881 ite 338 1756 1795 1880
1882 ite 338 1877 1881 1879
1883 slice 338 1872 23 16
1884 slice 338 545 23 16
1885 slice 338 589 23 16
1886 slice 1 552 2 2
1887 ite 338 1886 1885 1884
1888 ite 338 1877 1887 1883
1889 slice 338 1872 31 24
1890 slice 338 545 31 24
1891 slice 338 589 31 24
1892 slice 1 552 3 3
1893 ite 338 1892 1891 1890
1894 ite 338 1877 1893 1889
1895 slice 338 1868 39 32
1896 slice 338 545 39 32
1897 ite 338 1723 1722 1896
1898 ite 338 1871 1897 1895
1899 slice 338 1868 47 40
1900 slice 338 545 47 40
1901 ite 338 1756 1795 1900
1902 ite 338 1871 1901 1899
1903 slice 338 1868 55 48
1904 slice 338 545 55 48
1905 ite 338 1886 1885 1904
1906 ite 338 1871 1905 1903
1907 slice 338 1868 63 56
1908 slice 338 545 63 56
1909 ite 338 1892 1891 1908
1910 ite 338 1871 1909 1907
1911 slice 338 1863 71 64
1912 slice 338 545 71 64
1913 ite 338 1723 1722 1912
1914 ite 338 1867 1913 1911
1915 slice 338 1863 79 72
1916 slice 338 545 79 72
1917 ite 338 1756 1795 1916
1918 ite 338 1867 1917 1915
1919 slice 338 1863 87 80
1920 slice 338 545 87 80
1921 ite 338 1886 1885 1920
1922 ite 338 1867 1921 1919
1923 slice 338 1863 95 88
1924 slice 338 545 95 88
1925 ite 338 1892 1891 1924
1926 ite 338 1867 1925 1923
1927 slice 338 1858 103 96
1928 slice 338 545 103 96
1929 ite 338 1723 1722 1928
1930 ite 338 1862 1929 1927
1931 slice 338 1858 111 104
1932 slice 338 545 111 104
1933 ite 338 1756 1795 1932
1934 ite 338 1862 1933 1931
1935 slice 338 1858 119 112
1936 slice 338 545 119 112
1937 ite 338 1886 1885 1936
1938 ite 338 1862 1937 1935
1939 slice 338 1858 127 120
1940 slice 338 545 127 120
1941 ite 338 1892 1891 1940
1942 ite 338 1862 1941 1939
1943 concat 459 1934 1930
1944 concat 643 1938 1943
1945 concat 10 1942 1944
1946 ite 10 1867 653 1945
1947 concat 459 1918 1914
1948 concat 643 1922 1947
1949 concat 10 1926 1948
1950 concat 1170 1946 1949
1951 slice 1170 545 127 64
1952 ite 1170 1871 1951 1950
1953 concat 459 1902 1898
1954 concat 643 1906 1953
1955 concat 10 1910 1954
1956 concat 1160 1952 1955
1957 slice 1160 545 127 32
1958 ite 1160 1877 1957 1956
1959 concat 459 1882 1878
1960 concat 643 1888 1959
1961 concat 10 1894 1960
1962 concat 535 1958 1961
1963 ite 535 5 536 1962
1964 next 535 539 1963
1965 next 1 541 4
1966 next 338 770 778
1967 next 338 772 1279
1968 next 1 774 4
1969 next 1 782 790
1970 next 1 784 1007
1971 next 1 786 4
1972 next 535 841 849
1973 next 535 843 1270
1974 next 1 845 4
1975 next 459 872 880
1976 concat 459 949 956
1977 next 459 874 1976
1978 next 1 876 4
1979 next 459 965 973
1980 next 459 967 986
1981 next 1 969 4
1982 next 1 1140 1148
1983 next 1 1142 998
1984 next 1 1144 4
1985 next 1 1514 1521
1986 next 1 1516 15
1987 next 1 1517 4
1988 next 1 1523 1531
1989 next 1 1525 1521
1990 next 1 1527 4
1991 next 1 1547 1554
1992 next 1 1549 1545
1993 next 1 1550 4
1994 next 1 1556 1564
1995 next 1 1558 1554
1996 next 1 1560 4
1997 next 1 1577 1585
1998 next 1 1579 31
1999 next 1 1581 4
; end of yosys output
