Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 12 15:23:57 2020
| Host         : ecelw445-03 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 531 register/latch pins with no clock driven by root clock pin: clk/counter_reg[0]/Q (HIGH)

 There are 531 register/latch pins with no clock driven by root clock pin: clk/counter_reg[1]/Q (HIGH)

 There are 531 register/latch pins with no clock driven by root clock pin: clk/counter_reg[2]/Q (HIGH)

 There are 531 register/latch pins with no clock driven by root clock pin: clk/counter_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1339 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.692        0.000                      0                    8        0.323        0.000                      0                    8        4.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.692        0.000                      0                    8        0.323        0.000                      0                    8        4.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.458%)  route 1.264ns (68.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.565     5.086    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk/counter_reg[0]/Q
                         net (fo=6, routed)           0.683     6.225    clk/counter[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.349 r  clk/counter[3]_i_1/O
                         net (fo=4, routed)           0.581     6.930    clk/counter[3]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445    14.786    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.458%)  route 1.264ns (68.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.565     5.086    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk/counter_reg[0]/Q
                         net (fo=6, routed)           0.683     6.225    clk/counter[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.349 r  clk/counter[3]_i_1/O
                         net (fo=4, routed)           0.581     6.930    clk/counter[3]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445    14.786    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.458%)  route 1.264ns (68.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.565     5.086    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk/counter_reg[0]/Q
                         net (fo=6, routed)           0.683     6.225    clk/counter[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.349 r  clk/counter[3]_i_1/O
                         net (fo=4, routed)           0.581     6.930    clk/counter[3]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445    14.786    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    clk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.458%)  route 1.264ns (68.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.565     5.086    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk/counter_reg[0]/Q
                         net (fo=6, routed)           0.683     6.225    clk/counter[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.124     6.349 r  clk/counter[3]_i_1/O
                         net (fo=4, routed)           0.581     6.930    clk/counter[3]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445    14.786    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.622    clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             8.379ns  (required time - arrival time)
  Source:                 clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.606ns (37.127%)  route 1.026ns (62.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.565     5.086    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk/counter_reg[3]/Q
                         net (fo=3, routed)           1.026     6.568    clk/counter[3]
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.150     6.718 r  clk/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     6.718    clk/counter[3]_i_2_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445    14.786    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.047    15.098    clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  8.379    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.743ns (51.342%)  route 0.704ns (48.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.565     5.086    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 r  clk/counter_reg[2]/Q
                         net (fo=4, routed)           0.704     6.209    clk/counter[2]
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.324     6.533 r  clk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.533    clk/counter[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445    14.786    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    clk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.580ns (44.481%)  route 0.724ns (55.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.565     5.086    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk/counter_reg[0]/Q
                         net (fo=6, routed)           0.724     6.266    clk/counter[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.390 r  clk/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.390    clk/counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445    14.786    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.082    clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.580ns (45.729%)  route 0.688ns (54.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.565     5.086    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk/counter_reg[0]/Q
                         net (fo=6, routed)           0.688     6.231    clk/counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.355 r  clk/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.355    clk/counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.445    14.786    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.082    clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  8.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 clk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.185ns (43.231%)  route 0.243ns (56.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.446    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk/counter_reg[1]/Q
                         net (fo=5, routed)           0.243     1.830    clk/counter[1]
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.044     1.874 r  clk/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.874    clk/counter[3]_i_2_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     1.959    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.184ns (42.729%)  route 0.247ns (57.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.446    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk/counter_reg[1]/Q
                         net (fo=5, routed)           0.247     1.834    clk/counter[1]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.043     1.877 r  clk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.877    clk/counter[2]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     1.959    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    clk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 clk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.994%)  route 0.247ns (57.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.446    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk/counter_reg[1]/Q
                         net (fo=5, routed)           0.247     1.834    clk/counter[1]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.879 r  clk/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    clk/counter[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     1.959    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 clk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.433%)  route 0.252ns (57.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.446    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk/counter_reg[0]/Q
                         net (fo=6, routed)           0.252     1.839    clk/counter[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  clk/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.884    clk/counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     1.959    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.226ns (41.708%)  route 0.316ns (58.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.446    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  clk/counter_reg[2]/Q
                         net (fo=4, routed)           0.132     1.706    clk/counter[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.098     1.804 r  clk/counter[3]_i_1/O
                         net (fo=4, routed)           0.184     1.988    clk/counter[3]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     1.959    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.226ns (41.708%)  route 0.316ns (58.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.446    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  clk/counter_reg[2]/Q
                         net (fo=4, routed)           0.132     1.706    clk/counter[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.098     1.804 r  clk/counter[3]_i_1/O
                         net (fo=4, routed)           0.184     1.988    clk/counter[3]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     1.959    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.226ns (41.708%)  route 0.316ns (58.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.446    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  clk/counter_reg[2]/Q
                         net (fo=4, routed)           0.132     1.706    clk/counter[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.098     1.804 r  clk/counter[3]_i_1/O
                         net (fo=4, routed)           0.184     1.988    clk/counter[3]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     1.959    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    clk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.226ns (41.708%)  route 0.316ns (58.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.563     1.446    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  clk/counter_reg[2]/Q
                         net (fo=4, routed)           0.132     1.706    clk/counter[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.098     1.804 r  clk/counter[3]_i_1/O
                         net (fo=4, routed)           0.184     1.988    clk/counter[3]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.832     1.959    clk/clkin_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk/counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_R)        -0.018     1.428    clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.560    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clkin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/counter_reg[3]/C



