<stg><name>store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>_Pipeline_VITIS_LOOP_75_1</name>


<trans_list>

<trans id="678" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %dst_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="dst_idx"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %shl_ln78_61_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_61

]]></Node>
<StgValue><ssdm name="shl_ln78_61_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %zext_ln75_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75_1_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %shl_ln78_59_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_59

]]></Node>
<StgValue><ssdm name="shl_ln78_59_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %zext_ln78_61_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_61

]]></Node>
<StgValue><ssdm name="zext_ln78_61_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %shl_ln78_57_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_57

]]></Node>
<StgValue><ssdm name="shl_ln78_57_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %zext_ln78_59_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_59

]]></Node>
<StgValue><ssdm name="zext_ln78_59_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %shl_ln78_55_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_55

]]></Node>
<StgValue><ssdm name="shl_ln78_55_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %zext_ln78_57_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_57

]]></Node>
<StgValue><ssdm name="zext_ln78_57_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %shl_ln78_53_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_53

]]></Node>
<StgValue><ssdm name="shl_ln78_53_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %zext_ln78_55_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_55

]]></Node>
<StgValue><ssdm name="zext_ln78_55_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %shl_ln78_51_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_51

]]></Node>
<StgValue><ssdm name="shl_ln78_51_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %zext_ln78_53_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_53

]]></Node>
<StgValue><ssdm name="zext_ln78_53_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %shl_ln78_49_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_49

]]></Node>
<StgValue><ssdm name="shl_ln78_49_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %zext_ln78_51_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_51

]]></Node>
<StgValue><ssdm name="zext_ln78_51_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %shl_ln78_47_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_47

]]></Node>
<StgValue><ssdm name="shl_ln78_47_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %zext_ln78_49_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_49

]]></Node>
<StgValue><ssdm name="zext_ln78_49_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %shl_ln78_45_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_45

]]></Node>
<StgValue><ssdm name="shl_ln78_45_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %zext_ln78_47_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_47

]]></Node>
<StgValue><ssdm name="zext_ln78_47_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %shl_ln78_43_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_43

]]></Node>
<StgValue><ssdm name="shl_ln78_43_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %zext_ln78_45_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_45

]]></Node>
<StgValue><ssdm name="zext_ln78_45_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %shl_ln78_41_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_41

]]></Node>
<StgValue><ssdm name="shl_ln78_41_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %zext_ln78_43_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_43

]]></Node>
<StgValue><ssdm name="zext_ln78_43_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %shl_ln78_39_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_39

]]></Node>
<StgValue><ssdm name="shl_ln78_39_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:25 %zext_ln78_41_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_41

]]></Node>
<StgValue><ssdm name="zext_ln78_41_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %shl_ln78_37_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_37

]]></Node>
<StgValue><ssdm name="shl_ln78_37_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:27 %zext_ln78_39_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_39

]]></Node>
<StgValue><ssdm name="zext_ln78_39_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %shl_ln78_35_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_35

]]></Node>
<StgValue><ssdm name="shl_ln78_35_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:29 %zext_ln78_37_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_37

]]></Node>
<StgValue><ssdm name="zext_ln78_37_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %shl_ln78_33_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_33

]]></Node>
<StgValue><ssdm name="shl_ln78_33_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:31 %zext_ln78_35_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_35

]]></Node>
<StgValue><ssdm name="zext_ln78_35_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %shl_ln78_31_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_31

]]></Node>
<StgValue><ssdm name="shl_ln78_31_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:33 %zext_ln78_33_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_33

]]></Node>
<StgValue><ssdm name="zext_ln78_33_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %shl_ln78_29_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_29

]]></Node>
<StgValue><ssdm name="shl_ln78_29_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:35 %zext_ln78_31_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_31

]]></Node>
<StgValue><ssdm name="zext_ln78_31_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %shl_ln78_27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_27

]]></Node>
<StgValue><ssdm name="shl_ln78_27_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:37 %zext_ln78_29_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_29

]]></Node>
<StgValue><ssdm name="zext_ln78_29_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %shl_ln78_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_25

]]></Node>
<StgValue><ssdm name="shl_ln78_25_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:39 %zext_ln78_27_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_27

]]></Node>
<StgValue><ssdm name="zext_ln78_27_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %shl_ln78_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_23

]]></Node>
<StgValue><ssdm name="shl_ln78_23_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:41 %zext_ln78_25_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_25

]]></Node>
<StgValue><ssdm name="zext_ln78_25_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %shl_ln78_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_21

]]></Node>
<StgValue><ssdm name="shl_ln78_21_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:43 %zext_ln78_23_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_23

]]></Node>
<StgValue><ssdm name="zext_ln78_23_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %shl_ln78_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_19

]]></Node>
<StgValue><ssdm name="shl_ln78_19_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:45 %zext_ln78_21_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_21

]]></Node>
<StgValue><ssdm name="zext_ln78_21_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %shl_ln78_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_17

]]></Node>
<StgValue><ssdm name="shl_ln78_17_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:47 %zext_ln78_19_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_19

]]></Node>
<StgValue><ssdm name="zext_ln78_19_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %shl_ln78_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_15

]]></Node>
<StgValue><ssdm name="shl_ln78_15_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:49 %zext_ln78_17_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_17

]]></Node>
<StgValue><ssdm name="zext_ln78_17_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %shl_ln78_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_13

]]></Node>
<StgValue><ssdm name="shl_ln78_13_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:51 %zext_ln78_15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_15

]]></Node>
<StgValue><ssdm name="zext_ln78_15_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %shl_ln78_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_11

]]></Node>
<StgValue><ssdm name="shl_ln78_11_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:53 %zext_ln78_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_13

]]></Node>
<StgValue><ssdm name="zext_ln78_13_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %shl_ln78_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_10

]]></Node>
<StgValue><ssdm name="shl_ln78_10_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:55 %zext_ln78_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_11

]]></Node>
<StgValue><ssdm name="zext_ln78_11_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %shl_ln78_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_8

]]></Node>
<StgValue><ssdm name="shl_ln78_8_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:57 %zext_ln78_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_9

]]></Node>
<StgValue><ssdm name="zext_ln78_9_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %shl_ln78_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_6

]]></Node>
<StgValue><ssdm name="shl_ln78_6_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:59 %zext_ln78_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_7

]]></Node>
<StgValue><ssdm name="zext_ln78_7_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %shl_ln78_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_4

]]></Node>
<StgValue><ssdm name="shl_ln78_4_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:61 %zext_ln78_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_5

]]></Node>
<StgValue><ssdm name="zext_ln78_5_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %shl_ln78_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78_2

]]></Node>
<StgValue><ssdm name="shl_ln78_2_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:63 %zext_ln78_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_3

]]></Node>
<StgValue><ssdm name="zext_ln78_3_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %shl_ln78_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shl_ln78

]]></Node>
<StgValue><ssdm name="shl_ln78_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:65 %zext_ln78_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="zext_ln78_1_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:66 %add_ln75_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln75

]]></Node>
<StgValue><ssdm name="add_ln75_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
newFuncRoot:67 %trunc_ln78_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %trunc_ln78_s

]]></Node>
<StgValue><ssdm name="trunc_ln78_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:68 %output_data_addr_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_data_addr_load

]]></Node>
<StgValue><ssdm name="output_data_addr_load_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:69 %zext_ln75_1_cast = zext i8 %zext_ln75_1_read

]]></Node>
<StgValue><ssdm name="zext_ln75_1_cast"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:70 %zext_ln78_61_cast = zext i8 %zext_ln78_61_read

]]></Node>
<StgValue><ssdm name="zext_ln78_61_cast"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:71 %zext_ln78_59_cast = zext i8 %zext_ln78_59_read

]]></Node>
<StgValue><ssdm name="zext_ln78_59_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:72 %zext_ln78_57_cast = zext i8 %zext_ln78_57_read

]]></Node>
<StgValue><ssdm name="zext_ln78_57_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:73 %zext_ln78_55_cast = zext i8 %zext_ln78_55_read

]]></Node>
<StgValue><ssdm name="zext_ln78_55_cast"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:74 %zext_ln78_53_cast = zext i8 %zext_ln78_53_read

]]></Node>
<StgValue><ssdm name="zext_ln78_53_cast"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:75 %zext_ln78_51_cast = zext i8 %zext_ln78_51_read

]]></Node>
<StgValue><ssdm name="zext_ln78_51_cast"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:76 %zext_ln78_49_cast = zext i8 %zext_ln78_49_read

]]></Node>
<StgValue><ssdm name="zext_ln78_49_cast"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:77 %zext_ln78_47_cast = zext i8 %zext_ln78_47_read

]]></Node>
<StgValue><ssdm name="zext_ln78_47_cast"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:78 %zext_ln78_45_cast = zext i8 %zext_ln78_45_read

]]></Node>
<StgValue><ssdm name="zext_ln78_45_cast"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:79 %zext_ln78_43_cast = zext i8 %zext_ln78_43_read

]]></Node>
<StgValue><ssdm name="zext_ln78_43_cast"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:80 %zext_ln78_41_cast = zext i8 %zext_ln78_41_read

]]></Node>
<StgValue><ssdm name="zext_ln78_41_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:81 %zext_ln78_39_cast = zext i8 %zext_ln78_39_read

]]></Node>
<StgValue><ssdm name="zext_ln78_39_cast"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:82 %zext_ln78_37_cast = zext i8 %zext_ln78_37_read

]]></Node>
<StgValue><ssdm name="zext_ln78_37_cast"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:83 %zext_ln78_35_cast = zext i8 %zext_ln78_35_read

]]></Node>
<StgValue><ssdm name="zext_ln78_35_cast"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:84 %zext_ln78_33_cast = zext i8 %zext_ln78_33_read

]]></Node>
<StgValue><ssdm name="zext_ln78_33_cast"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:85 %zext_ln78_31_cast = zext i8 %zext_ln78_31_read

]]></Node>
<StgValue><ssdm name="zext_ln78_31_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:86 %zext_ln78_29_cast = zext i8 %zext_ln78_29_read

]]></Node>
<StgValue><ssdm name="zext_ln78_29_cast"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:87 %zext_ln78_27_cast = zext i8 %zext_ln78_27_read

]]></Node>
<StgValue><ssdm name="zext_ln78_27_cast"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:88 %zext_ln78_25_cast = zext i8 %zext_ln78_25_read

]]></Node>
<StgValue><ssdm name="zext_ln78_25_cast"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:89 %zext_ln78_23_cast = zext i8 %zext_ln78_23_read

]]></Node>
<StgValue><ssdm name="zext_ln78_23_cast"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:90 %zext_ln78_21_cast = zext i8 %zext_ln78_21_read

]]></Node>
<StgValue><ssdm name="zext_ln78_21_cast"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:91 %zext_ln78_19_cast = zext i8 %zext_ln78_19_read

]]></Node>
<StgValue><ssdm name="zext_ln78_19_cast"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:92 %zext_ln78_17_cast = zext i8 %zext_ln78_17_read

]]></Node>
<StgValue><ssdm name="zext_ln78_17_cast"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:93 %zext_ln78_15_cast = zext i8 %zext_ln78_15_read

]]></Node>
<StgValue><ssdm name="zext_ln78_15_cast"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:94 %zext_ln78_13_cast = zext i8 %zext_ln78_13_read

]]></Node>
<StgValue><ssdm name="zext_ln78_13_cast"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:95 %zext_ln78_11_cast = zext i8 %zext_ln78_11_read

]]></Node>
<StgValue><ssdm name="zext_ln78_11_cast"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:96 %zext_ln78_9_cast = zext i8 %zext_ln78_9_read

]]></Node>
<StgValue><ssdm name="zext_ln78_9_cast"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:97 %zext_ln78_7_cast = zext i8 %zext_ln78_7_read

]]></Node>
<StgValue><ssdm name="zext_ln78_7_cast"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:98 %zext_ln78_5_cast = zext i8 %zext_ln78_5_read

]]></Node>
<StgValue><ssdm name="zext_ln78_5_cast"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:99 %zext_ln78_3_cast = zext i8 %zext_ln78_3_read

]]></Node>
<StgValue><ssdm name="zext_ln78_3_cast"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="256" op_0_bw="8">
<![CDATA[
newFuncRoot:100 %zext_ln78_1_cast = zext i8 %zext_ln78_1_read

]]></Node>
<StgValue><ssdm name="zext_ln78_1_cast"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %reshape_data, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_out2, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
newFuncRoot:103 %store_ln0 = store i27 0, i27 %indvar

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:104 %store_ln0 = store i32 %output_data_addr_load_read, i32 %dst_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:105 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
load-store-loop:0 %indvar_load = load i27 %indvar

]]></Node>
<StgValue><ssdm name="indvar_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
load-store-loop:1 %icmp_ln75 = icmp_eq  i27 %indvar_load, i27 %trunc_ln78_read

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
load-store-loop:2 %add_ln75_1 = add i27 %indvar_load, i27 1

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:3 %br_ln75 = br i1 %icmp_ln75, void %fpga_resource_hint.load-store-loop.0, void %for.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:0 %dst_idx_load = load i32 %dst_idx

]]></Node>
<StgValue><ssdm name="dst_idx_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
fpga_resource_hint.load-store-loop.0:3 %shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %indvar_load, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:4 %zext_ln77 = zext i32 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:100 %add_ln78 = add i64 %add_ln75_read, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:103 %trunc_ln1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="3" lat="3">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:389 %dst_idx_1 = add i32 %dst_idx_load, i32 1

]]></Node>
<StgValue><ssdm name="dst_idx_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:392 %store_ln75 = store i27 %add_ln75_1, i27 %indvar

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:5 %or_ln77 = or i32 %shl_ln1, i32 1

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:6 %zext_ln77_1 = zext i32 %or_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:67 %p_Val2_s = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %data_out2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:68 %l_val_V = trunc i256 %p_Val2_s

]]></Node>
<StgValue><ssdm name="l_val_V"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:69 %l_val_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="l_val_V_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:70 %l_val_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="l_val_V_2"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:71 %l_val_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="l_val_V_3"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:72 %l_val_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="l_val_V_4"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:73 %l_val_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="l_val_V_5"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:74 %l_val_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="l_val_V_6"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:75 %l_val_V_7 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="l_val_V_7"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:76 %l_val_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="l_val_V_8"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:77 %l_val_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="l_val_V_9"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:78 %l_val_V_10 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="l_val_V_10"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:79 %l_val_V_11 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="l_val_V_11"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:80 %l_val_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="l_val_V_12"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:81 %l_val_V_13 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="l_val_V_13"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:82 %l_val_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="l_val_V_14"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:83 %l_val_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="l_val_V_15"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:84 %l_val_V_16 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="l_val_V_16"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:85 %l_val_V_17 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="l_val_V_17"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:86 %l_val_V_18 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="l_val_V_18"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:87 %l_val_V_19 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="l_val_V_19"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:88 %l_val_V_20 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="l_val_V_20"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:89 %l_val_V_21 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="l_val_V_21"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:90 %l_val_V_22 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="l_val_V_22"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:91 %l_val_V_23 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="l_val_V_23"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:92 %l_val_V_24 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="l_val_V_24"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:93 %l_val_V_25 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="l_val_V_25"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:94 %l_val_V_26 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="l_val_V_26"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:95 %l_val_V_27 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="l_val_V_27"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:96 %l_val_V_28 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="l_val_V_28"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:97 %l_val_V_29 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="l_val_V_29"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:98 %l_val_V_30 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="l_val_V_30"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:99 %l_val_V_31 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="l_val_V_31"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:101 %zext_ln78 = zext i8 %l_val_V

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:102 %shl_ln78_1 = shl i256 %zext_ln78, i256 %zext_ln78_1_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:104 %sext_ln78 = sext i59 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:105 %reshape_data_addr = getelementptr i256 %reshape_data, i64 %sext_ln78

]]></Node>
<StgValue><ssdm name="reshape_data_addr"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:106 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:109 %add_ln78_1 = add i64 %add_ln75_read, i64 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln78_1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:112 %trunc_ln78_1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_1, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_1"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="2" lat="3">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:389 %dst_idx_1 = add i32 %dst_idx_load, i32 1

]]></Node>
<StgValue><ssdm name="dst_idx_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:7 %or_ln77_1 = or i32 %shl_ln1, i32 2

]]></Node>
<StgValue><ssdm name="or_ln77_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:8 %zext_ln77_2 = zext i32 %or_ln77_1

]]></Node>
<StgValue><ssdm name="zext_ln77_2"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:107 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr, i256 %shl_ln78_1, i32 %shl_ln78_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:110 %zext_ln78_2 = zext i8 %l_val_V_1

]]></Node>
<StgValue><ssdm name="zext_ln78_2"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:111 %shl_ln78_3 = shl i256 %zext_ln78_2, i256 %zext_ln78_3_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_3"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:113 %sext_ln78_1 = sext i59 %trunc_ln78_1

]]></Node>
<StgValue><ssdm name="sext_ln78_1"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:114 %reshape_data_addr_1 = getelementptr i256 %reshape_data, i64 %sext_ln78_1

]]></Node>
<StgValue><ssdm name="reshape_data_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:115 %empty_38 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:118 %add_ln78_2 = add i64 %add_ln75_read, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="add_ln78_2"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:121 %trunc_ln78_2 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_2, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_2"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="3">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:389 %dst_idx_1 = add i32 %dst_idx_load, i32 1

]]></Node>
<StgValue><ssdm name="dst_idx_1"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:390 %specfucore_ln80 = specfucore void @_ssdm_op_SpecFUCore, i32 %dst_idx_1, i64 8, i64 4, i64 2

]]></Node>
<StgValue><ssdm name="specfucore_ln80"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:393 %store_ln75 = store i32 %dst_idx_1, i32 %dst_idx

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:9 %or_ln77_2 = or i32 %shl_ln1, i32 3

]]></Node>
<StgValue><ssdm name="or_ln77_2"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:10 %zext_ln77_3 = zext i32 %or_ln77_2

]]></Node>
<StgValue><ssdm name="zext_ln77_3"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:108 %empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:116 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_1, i256 %shl_ln78_3, i32 %shl_ln78_2_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:119 %zext_ln78_4 = zext i8 %l_val_V_2

]]></Node>
<StgValue><ssdm name="zext_ln78_4"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:120 %shl_ln78_5 = shl i256 %zext_ln78_4, i256 %zext_ln78_5_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_5"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:122 %sext_ln78_2 = sext i59 %trunc_ln78_2

]]></Node>
<StgValue><ssdm name="sext_ln78_2"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:123 %reshape_data_addr_2 = getelementptr i256 %reshape_data, i64 %sext_ln78_2

]]></Node>
<StgValue><ssdm name="reshape_data_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:124 %empty_40 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:127 %add_ln78_3 = add i64 %add_ln75_read, i64 %zext_ln77_3

]]></Node>
<StgValue><ssdm name="add_ln78_3"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:130 %trunc_ln78_3 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_3, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:11 %or_ln77_3 = or i32 %shl_ln1, i32 4

]]></Node>
<StgValue><ssdm name="or_ln77_3"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:12 %zext_ln77_4 = zext i32 %or_ln77_3

]]></Node>
<StgValue><ssdm name="zext_ln77_4"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:108 %empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:117 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:125 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_2, i256 %shl_ln78_5, i32 %shl_ln78_4_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:128 %zext_ln78_6 = zext i8 %l_val_V_3

]]></Node>
<StgValue><ssdm name="zext_ln78_6"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:129 %shl_ln78_7 = shl i256 %zext_ln78_6, i256 %zext_ln78_7_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_7"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:131 %sext_ln78_3 = sext i59 %trunc_ln78_3

]]></Node>
<StgValue><ssdm name="sext_ln78_3"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:132 %reshape_data_addr_3 = getelementptr i256 %reshape_data, i64 %sext_ln78_3

]]></Node>
<StgValue><ssdm name="reshape_data_addr_3"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:133 %empty_42 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:136 %add_ln78_4 = add i64 %add_ln75_read, i64 %zext_ln77_4

]]></Node>
<StgValue><ssdm name="add_ln78_4"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:139 %trunc_ln78_4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_4, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:13 %or_ln77_4 = or i32 %shl_ln1, i32 5

]]></Node>
<StgValue><ssdm name="or_ln77_4"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:14 %zext_ln77_5 = zext i32 %or_ln77_4

]]></Node>
<StgValue><ssdm name="zext_ln77_5"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:108 %empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:117 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:126 %empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:134 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_3, i256 %shl_ln78_7, i32 %shl_ln78_6_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:137 %zext_ln78_8 = zext i8 %l_val_V_4

]]></Node>
<StgValue><ssdm name="zext_ln78_8"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:138 %shl_ln78_9 = shl i256 %zext_ln78_8, i256 %zext_ln78_9_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_9"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:140 %sext_ln78_4 = sext i59 %trunc_ln78_4

]]></Node>
<StgValue><ssdm name="sext_ln78_4"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:141 %reshape_data_addr_4 = getelementptr i256 %reshape_data, i64 %sext_ln78_4

]]></Node>
<StgValue><ssdm name="reshape_data_addr_4"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:142 %empty_44 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:145 %add_ln78_5 = add i64 %add_ln75_read, i64 %zext_ln77_5

]]></Node>
<StgValue><ssdm name="add_ln78_5"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:148 %trunc_ln78_5 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_5, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:15 %or_ln77_5 = or i32 %shl_ln1, i32 6

]]></Node>
<StgValue><ssdm name="or_ln77_5"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:16 %zext_ln77_6 = zext i32 %or_ln77_5

]]></Node>
<StgValue><ssdm name="zext_ln77_6"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:108 %empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:117 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:126 %empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:135 %empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_3

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:143 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_4, i256 %shl_ln78_9, i32 %shl_ln78_8_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:146 %zext_ln78_10 = zext i8 %l_val_V_5

]]></Node>
<StgValue><ssdm name="zext_ln78_10"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:147 %shl_ln78_12 = shl i256 %zext_ln78_10, i256 %zext_ln78_11_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_12"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:149 %sext_ln78_5 = sext i59 %trunc_ln78_5

]]></Node>
<StgValue><ssdm name="sext_ln78_5"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:150 %reshape_data_addr_5 = getelementptr i256 %reshape_data, i64 %sext_ln78_5

]]></Node>
<StgValue><ssdm name="reshape_data_addr_5"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:151 %empty_46 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:154 %add_ln78_6 = add i64 %add_ln75_read, i64 %zext_ln77_6

]]></Node>
<StgValue><ssdm name="add_ln78_6"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:157 %trunc_ln78_6 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_6, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_6"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:17 %or_ln77_6 = or i32 %shl_ln1, i32 7

]]></Node>
<StgValue><ssdm name="or_ln77_6"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:18 %zext_ln77_7 = zext i32 %or_ln77_6

]]></Node>
<StgValue><ssdm name="zext_ln77_7"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:108 %empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:117 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:126 %empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:135 %empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_3

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:144 %empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_4

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:152 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_5, i256 %shl_ln78_12, i32 %shl_ln78_10_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:155 %zext_ln78_12 = zext i8 %l_val_V_6

]]></Node>
<StgValue><ssdm name="zext_ln78_12"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:156 %shl_ln78_14 = shl i256 %zext_ln78_12, i256 %zext_ln78_13_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_14"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:158 %sext_ln78_6 = sext i59 %trunc_ln78_6

]]></Node>
<StgValue><ssdm name="sext_ln78_6"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:159 %reshape_data_addr_6 = getelementptr i256 %reshape_data, i64 %sext_ln78_6

]]></Node>
<StgValue><ssdm name="reshape_data_addr_6"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:160 %empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:163 %add_ln78_7 = add i64 %add_ln75_read, i64 %zext_ln77_7

]]></Node>
<StgValue><ssdm name="add_ln78_7"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:166 %trunc_ln78_7 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_7, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:19 %or_ln77_7 = or i32 %shl_ln1, i32 8

]]></Node>
<StgValue><ssdm name="or_ln77_7"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:20 %zext_ln77_8 = zext i32 %or_ln77_7

]]></Node>
<StgValue><ssdm name="zext_ln77_8"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:117 %empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:126 %empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:135 %empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_3

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:144 %empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_4

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:153 %empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_5

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:161 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_6, i256 %shl_ln78_14, i32 %shl_ln78_11_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:164 %zext_ln78_14 = zext i8 %l_val_V_7

]]></Node>
<StgValue><ssdm name="zext_ln78_14"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:165 %shl_ln78_16 = shl i256 %zext_ln78_14, i256 %zext_ln78_15_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_16"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:167 %sext_ln78_7 = sext i59 %trunc_ln78_7

]]></Node>
<StgValue><ssdm name="sext_ln78_7"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:168 %reshape_data_addr_7 = getelementptr i256 %reshape_data, i64 %sext_ln78_7

]]></Node>
<StgValue><ssdm name="reshape_data_addr_7"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:169 %empty_50 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:172 %add_ln78_8 = add i64 %add_ln75_read, i64 %zext_ln77_8

]]></Node>
<StgValue><ssdm name="add_ln78_8"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:175 %trunc_ln78_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_8, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:21 %or_ln77_8 = or i32 %shl_ln1, i32 9

]]></Node>
<StgValue><ssdm name="or_ln77_8"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:22 %zext_ln77_9 = zext i32 %or_ln77_8

]]></Node>
<StgValue><ssdm name="zext_ln77_9"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:126 %empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_2

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:135 %empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_3

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:144 %empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_4

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:153 %empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_5

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:162 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_6

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:170 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_7, i256 %shl_ln78_16, i32 %shl_ln78_13_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:173 %zext_ln78_16 = zext i8 %l_val_V_8

]]></Node>
<StgValue><ssdm name="zext_ln78_16"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:174 %shl_ln78_18 = shl i256 %zext_ln78_16, i256 %zext_ln78_17_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_18"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:176 %sext_ln78_8 = sext i59 %trunc_ln78_8

]]></Node>
<StgValue><ssdm name="sext_ln78_8"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:177 %reshape_data_addr_8 = getelementptr i256 %reshape_data, i64 %sext_ln78_8

]]></Node>
<StgValue><ssdm name="reshape_data_addr_8"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:178 %empty_52 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:181 %add_ln78_9 = add i64 %add_ln75_read, i64 %zext_ln77_9

]]></Node>
<StgValue><ssdm name="add_ln78_9"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:184 %trunc_ln78_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_9, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:23 %or_ln77_9 = or i32 %shl_ln1, i32 10

]]></Node>
<StgValue><ssdm name="or_ln77_9"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:24 %zext_ln77_10 = zext i32 %or_ln77_9

]]></Node>
<StgValue><ssdm name="zext_ln77_10"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:135 %empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_3

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:144 %empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_4

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:153 %empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_5

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:162 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_6

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:171 %empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_7

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:179 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_8, i256 %shl_ln78_18, i32 %shl_ln78_15_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:182 %zext_ln78_18 = zext i8 %l_val_V_9

]]></Node>
<StgValue><ssdm name="zext_ln78_18"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:183 %shl_ln78_20 = shl i256 %zext_ln78_18, i256 %zext_ln78_19_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_20"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:185 %sext_ln78_9 = sext i59 %trunc_ln78_9

]]></Node>
<StgValue><ssdm name="sext_ln78_9"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:186 %reshape_data_addr_9 = getelementptr i256 %reshape_data, i64 %sext_ln78_9

]]></Node>
<StgValue><ssdm name="reshape_data_addr_9"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:187 %empty_54 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:190 %add_ln78_10 = add i64 %add_ln75_read, i64 %zext_ln77_10

]]></Node>
<StgValue><ssdm name="add_ln78_10"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:193 %trunc_ln78_10 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_10, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:25 %or_ln77_10 = or i32 %shl_ln1, i32 11

]]></Node>
<StgValue><ssdm name="or_ln77_10"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:26 %zext_ln77_11 = zext i32 %or_ln77_10

]]></Node>
<StgValue><ssdm name="zext_ln77_11"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:144 %empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_4

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:153 %empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_5

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:162 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_6

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:171 %empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_7

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:180 %empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_8

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:188 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_9, i256 %shl_ln78_20, i32 %shl_ln78_17_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:191 %zext_ln78_20 = zext i8 %l_val_V_10

]]></Node>
<StgValue><ssdm name="zext_ln78_20"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:192 %shl_ln78_22 = shl i256 %zext_ln78_20, i256 %zext_ln78_21_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_22"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:194 %sext_ln78_10 = sext i59 %trunc_ln78_10

]]></Node>
<StgValue><ssdm name="sext_ln78_10"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:195 %reshape_data_addr_10 = getelementptr i256 %reshape_data, i64 %sext_ln78_10

]]></Node>
<StgValue><ssdm name="reshape_data_addr_10"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:196 %empty_56 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:199 %add_ln78_11 = add i64 %add_ln75_read, i64 %zext_ln77_11

]]></Node>
<StgValue><ssdm name="add_ln78_11"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:202 %trunc_ln78_11 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_11, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:27 %or_ln77_11 = or i32 %shl_ln1, i32 12

]]></Node>
<StgValue><ssdm name="or_ln77_11"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:28 %zext_ln77_12 = zext i32 %or_ln77_11

]]></Node>
<StgValue><ssdm name="zext_ln77_12"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:153 %empty_47 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_5

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:162 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_6

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:171 %empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_7

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:180 %empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_8

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:189 %empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_9

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:197 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_10, i256 %shl_ln78_22, i32 %shl_ln78_19_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:200 %zext_ln78_22 = zext i8 %l_val_V_11

]]></Node>
<StgValue><ssdm name="zext_ln78_22"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:201 %shl_ln78_24 = shl i256 %zext_ln78_22, i256 %zext_ln78_23_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_24"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:203 %sext_ln78_11 = sext i59 %trunc_ln78_11

]]></Node>
<StgValue><ssdm name="sext_ln78_11"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:204 %reshape_data_addr_11 = getelementptr i256 %reshape_data, i64 %sext_ln78_11

]]></Node>
<StgValue><ssdm name="reshape_data_addr_11"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:205 %empty_58 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:208 %add_ln78_12 = add i64 %add_ln75_read, i64 %zext_ln77_12

]]></Node>
<StgValue><ssdm name="add_ln78_12"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:211 %trunc_ln78_12 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_12, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_12"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:29 %or_ln77_12 = or i32 %shl_ln1, i32 13

]]></Node>
<StgValue><ssdm name="or_ln77_12"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:30 %zext_ln77_13 = zext i32 %or_ln77_12

]]></Node>
<StgValue><ssdm name="zext_ln77_13"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:162 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_6

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:171 %empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_7

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:180 %empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_8

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:189 %empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_9

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:198 %empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_10

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:206 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_11, i256 %shl_ln78_24, i32 %shl_ln78_21_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:209 %zext_ln78_24 = zext i8 %l_val_V_12

]]></Node>
<StgValue><ssdm name="zext_ln78_24"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:210 %shl_ln78_26 = shl i256 %zext_ln78_24, i256 %zext_ln78_25_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_26"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:212 %sext_ln78_12 = sext i59 %trunc_ln78_12

]]></Node>
<StgValue><ssdm name="sext_ln78_12"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:213 %reshape_data_addr_12 = getelementptr i256 %reshape_data, i64 %sext_ln78_12

]]></Node>
<StgValue><ssdm name="reshape_data_addr_12"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:214 %empty_60 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:217 %add_ln78_13 = add i64 %add_ln75_read, i64 %zext_ln77_13

]]></Node>
<StgValue><ssdm name="add_ln78_13"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:220 %trunc_ln78_13 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_13, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:31 %or_ln77_13 = or i32 %shl_ln1, i32 14

]]></Node>
<StgValue><ssdm name="or_ln77_13"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:32 %zext_ln77_14 = zext i32 %or_ln77_13

]]></Node>
<StgValue><ssdm name="zext_ln77_14"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:171 %empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_7

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:180 %empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_8

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:189 %empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_9

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:198 %empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_10

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:207 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_11

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:215 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_12, i256 %shl_ln78_26, i32 %shl_ln78_23_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:218 %zext_ln78_26 = zext i8 %l_val_V_13

]]></Node>
<StgValue><ssdm name="zext_ln78_26"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:219 %shl_ln78_28 = shl i256 %zext_ln78_26, i256 %zext_ln78_27_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_28"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:221 %sext_ln78_13 = sext i59 %trunc_ln78_13

]]></Node>
<StgValue><ssdm name="sext_ln78_13"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:222 %reshape_data_addr_13 = getelementptr i256 %reshape_data, i64 %sext_ln78_13

]]></Node>
<StgValue><ssdm name="reshape_data_addr_13"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:223 %empty_62 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:226 %add_ln78_14 = add i64 %add_ln75_read, i64 %zext_ln77_14

]]></Node>
<StgValue><ssdm name="add_ln78_14"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:229 %trunc_ln78_14 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_14, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="385" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:33 %or_ln77_14 = or i32 %shl_ln1, i32 15

]]></Node>
<StgValue><ssdm name="or_ln77_14"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:34 %zext_ln77_15 = zext i32 %or_ln77_14

]]></Node>
<StgValue><ssdm name="zext_ln77_15"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:180 %empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_8

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:189 %empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_9

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:198 %empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_10

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:207 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_11

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:216 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_12

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:224 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_13, i256 %shl_ln78_28, i32 %shl_ln78_25_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:227 %zext_ln78_28 = zext i8 %l_val_V_14

]]></Node>
<StgValue><ssdm name="zext_ln78_28"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:228 %shl_ln78_30 = shl i256 %zext_ln78_28, i256 %zext_ln78_29_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_30"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:230 %sext_ln78_14 = sext i59 %trunc_ln78_14

]]></Node>
<StgValue><ssdm name="sext_ln78_14"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:231 %reshape_data_addr_14 = getelementptr i256 %reshape_data, i64 %sext_ln78_14

]]></Node>
<StgValue><ssdm name="reshape_data_addr_14"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:232 %empty_64 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:235 %add_ln78_15 = add i64 %add_ln75_read, i64 %zext_ln77_15

]]></Node>
<StgValue><ssdm name="add_ln78_15"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:238 %trunc_ln78_15 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_15, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_15"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="400" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:35 %or_ln77_15 = or i32 %shl_ln1, i32 16

]]></Node>
<StgValue><ssdm name="or_ln77_15"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:36 %zext_ln77_16 = zext i32 %or_ln77_15

]]></Node>
<StgValue><ssdm name="zext_ln77_16"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:189 %empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_9

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:198 %empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_10

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:207 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_11

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:216 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_12

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:225 %empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_13

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:233 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_14, i256 %shl_ln78_30, i32 %shl_ln78_27_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:236 %zext_ln78_30 = zext i8 %l_val_V_15

]]></Node>
<StgValue><ssdm name="zext_ln78_30"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:237 %shl_ln78_32 = shl i256 %zext_ln78_30, i256 %zext_ln78_31_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_32"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:239 %sext_ln78_15 = sext i59 %trunc_ln78_15

]]></Node>
<StgValue><ssdm name="sext_ln78_15"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:240 %reshape_data_addr_15 = getelementptr i256 %reshape_data, i64 %sext_ln78_15

]]></Node>
<StgValue><ssdm name="reshape_data_addr_15"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:241 %empty_66 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:244 %add_ln78_16 = add i64 %add_ln75_read, i64 %zext_ln77_16

]]></Node>
<StgValue><ssdm name="add_ln78_16"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:247 %trunc_ln78_16 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_16, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="415" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:37 %or_ln77_16 = or i32 %shl_ln1, i32 17

]]></Node>
<StgValue><ssdm name="or_ln77_16"/></StgValue>
</operation>

<operation id="416" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:38 %zext_ln77_17 = zext i32 %or_ln77_16

]]></Node>
<StgValue><ssdm name="zext_ln77_17"/></StgValue>
</operation>

<operation id="417" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:198 %empty_57 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_10

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:207 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_11

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:216 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_12

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="420" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:225 %empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_13

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:234 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_14

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:242 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_15, i256 %shl_ln78_32, i32 %shl_ln78_29_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:245 %zext_ln78_32 = zext i8 %l_val_V_16

]]></Node>
<StgValue><ssdm name="zext_ln78_32"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:246 %shl_ln78_34 = shl i256 %zext_ln78_32, i256 %zext_ln78_33_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_34"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:248 %sext_ln78_16 = sext i59 %trunc_ln78_16

]]></Node>
<StgValue><ssdm name="sext_ln78_16"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:249 %reshape_data_addr_16 = getelementptr i256 %reshape_data, i64 %sext_ln78_16

]]></Node>
<StgValue><ssdm name="reshape_data_addr_16"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:250 %empty_68 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:253 %add_ln78_17 = add i64 %add_ln75_read, i64 %zext_ln77_17

]]></Node>
<StgValue><ssdm name="add_ln78_17"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:256 %trunc_ln78_17 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_17, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_17"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="430" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:39 %or_ln77_17 = or i32 %shl_ln1, i32 18

]]></Node>
<StgValue><ssdm name="or_ln77_17"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:40 %zext_ln77_18 = zext i32 %or_ln77_17

]]></Node>
<StgValue><ssdm name="zext_ln77_18"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:207 %empty_59 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_11

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:216 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_12

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:225 %empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_13

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:234 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_14

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:243 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_15

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:251 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_16, i256 %shl_ln78_34, i32 %shl_ln78_31_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:254 %zext_ln78_34 = zext i8 %l_val_V_17

]]></Node>
<StgValue><ssdm name="zext_ln78_34"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:255 %shl_ln78_36 = shl i256 %zext_ln78_34, i256 %zext_ln78_35_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_36"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:257 %sext_ln78_17 = sext i59 %trunc_ln78_17

]]></Node>
<StgValue><ssdm name="sext_ln78_17"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:258 %reshape_data_addr_17 = getelementptr i256 %reshape_data, i64 %sext_ln78_17

]]></Node>
<StgValue><ssdm name="reshape_data_addr_17"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:259 %empty_70 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:262 %add_ln78_18 = add i64 %add_ln75_read, i64 %zext_ln77_18

]]></Node>
<StgValue><ssdm name="add_ln78_18"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:265 %trunc_ln78_18 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_18, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_18"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="445" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:41 %or_ln77_18 = or i32 %shl_ln1, i32 19

]]></Node>
<StgValue><ssdm name="or_ln77_18"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:42 %zext_ln77_19 = zext i32 %or_ln77_18

]]></Node>
<StgValue><ssdm name="zext_ln77_19"/></StgValue>
</operation>

<operation id="447" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:216 %empty_61 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_12

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="448" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:225 %empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_13

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="449" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:234 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_14

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="450" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:243 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_15

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="451" st_id="21" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:252 %empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_16

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="452" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:260 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_17, i256 %shl_ln78_36, i32 %shl_ln78_33_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="453" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:263 %zext_ln78_36 = zext i8 %l_val_V_18

]]></Node>
<StgValue><ssdm name="zext_ln78_36"/></StgValue>
</operation>

<operation id="454" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:264 %shl_ln78_38 = shl i256 %zext_ln78_36, i256 %zext_ln78_37_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_38"/></StgValue>
</operation>

<operation id="455" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:266 %sext_ln78_18 = sext i59 %trunc_ln78_18

]]></Node>
<StgValue><ssdm name="sext_ln78_18"/></StgValue>
</operation>

<operation id="456" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:267 %reshape_data_addr_18 = getelementptr i256 %reshape_data, i64 %sext_ln78_18

]]></Node>
<StgValue><ssdm name="reshape_data_addr_18"/></StgValue>
</operation>

<operation id="457" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:268 %empty_72 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="458" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:271 %add_ln78_19 = add i64 %add_ln75_read, i64 %zext_ln77_19

]]></Node>
<StgValue><ssdm name="add_ln78_19"/></StgValue>
</operation>

<operation id="459" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:274 %trunc_ln78_19 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_19, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="460" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:43 %or_ln77_19 = or i32 %shl_ln1, i32 20

]]></Node>
<StgValue><ssdm name="or_ln77_19"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:44 %zext_ln77_20 = zext i32 %or_ln77_19

]]></Node>
<StgValue><ssdm name="zext_ln77_20"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:225 %empty_63 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_13

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:234 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_14

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:243 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_15

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:252 %empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_16

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:261 %empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_17

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:269 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_18, i256 %shl_ln78_38, i32 %shl_ln78_35_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:272 %zext_ln78_38 = zext i8 %l_val_V_19

]]></Node>
<StgValue><ssdm name="zext_ln78_38"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:273 %shl_ln78_40 = shl i256 %zext_ln78_38, i256 %zext_ln78_39_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_40"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:275 %sext_ln78_19 = sext i59 %trunc_ln78_19

]]></Node>
<StgValue><ssdm name="sext_ln78_19"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:276 %reshape_data_addr_19 = getelementptr i256 %reshape_data, i64 %sext_ln78_19

]]></Node>
<StgValue><ssdm name="reshape_data_addr_19"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:277 %empty_74 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:280 %add_ln78_20 = add i64 %add_ln75_read, i64 %zext_ln77_20

]]></Node>
<StgValue><ssdm name="add_ln78_20"/></StgValue>
</operation>

<operation id="474" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:283 %trunc_ln78_20 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_20, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="475" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:45 %or_ln77_20 = or i32 %shl_ln1, i32 21

]]></Node>
<StgValue><ssdm name="or_ln77_20"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:46 %zext_ln77_21 = zext i32 %or_ln77_20

]]></Node>
<StgValue><ssdm name="zext_ln77_21"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:234 %empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_14

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:243 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_15

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:252 %empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_16

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="480" st_id="23" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:261 %empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_17

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="481" st_id="23" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:270 %empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_18

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="482" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:278 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_19, i256 %shl_ln78_40, i32 %shl_ln78_37_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="483" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:281 %zext_ln78_40 = zext i8 %l_val_V_20

]]></Node>
<StgValue><ssdm name="zext_ln78_40"/></StgValue>
</operation>

<operation id="484" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:282 %shl_ln78_42 = shl i256 %zext_ln78_40, i256 %zext_ln78_41_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_42"/></StgValue>
</operation>

<operation id="485" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:284 %sext_ln78_20 = sext i59 %trunc_ln78_20

]]></Node>
<StgValue><ssdm name="sext_ln78_20"/></StgValue>
</operation>

<operation id="486" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:285 %reshape_data_addr_20 = getelementptr i256 %reshape_data, i64 %sext_ln78_20

]]></Node>
<StgValue><ssdm name="reshape_data_addr_20"/></StgValue>
</operation>

<operation id="487" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:286 %empty_76 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="488" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:289 %add_ln78_21 = add i64 %add_ln75_read, i64 %zext_ln77_21

]]></Node>
<StgValue><ssdm name="add_ln78_21"/></StgValue>
</operation>

<operation id="489" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:292 %trunc_ln78_21 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_21, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_21"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:47 %or_ln77_21 = or i32 %shl_ln1, i32 22

]]></Node>
<StgValue><ssdm name="or_ln77_21"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:48 %zext_ln77_22 = zext i32 %or_ln77_21

]]></Node>
<StgValue><ssdm name="zext_ln77_22"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:243 %empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_15

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:252 %empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_16

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:261 %empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_17

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:270 %empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_18

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:279 %empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_19

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:287 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_20, i256 %shl_ln78_42, i32 %shl_ln78_39_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:290 %zext_ln78_42 = zext i8 %l_val_V_21

]]></Node>
<StgValue><ssdm name="zext_ln78_42"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:291 %shl_ln78_44 = shl i256 %zext_ln78_42, i256 %zext_ln78_43_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_44"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:293 %sext_ln78_21 = sext i59 %trunc_ln78_21

]]></Node>
<StgValue><ssdm name="sext_ln78_21"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:294 %reshape_data_addr_21 = getelementptr i256 %reshape_data, i64 %sext_ln78_21

]]></Node>
<StgValue><ssdm name="reshape_data_addr_21"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:295 %empty_78 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:298 %add_ln78_22 = add i64 %add_ln75_read, i64 %zext_ln77_22

]]></Node>
<StgValue><ssdm name="add_ln78_22"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:301 %trunc_ln78_22 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_22, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_22"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="505" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:49 %or_ln77_22 = or i32 %shl_ln1, i32 23

]]></Node>
<StgValue><ssdm name="or_ln77_22"/></StgValue>
</operation>

<operation id="506" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:50 %zext_ln77_23 = zext i32 %or_ln77_22

]]></Node>
<StgValue><ssdm name="zext_ln77_23"/></StgValue>
</operation>

<operation id="507" st_id="25" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:252 %empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_16

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="508" st_id="25" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:261 %empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_17

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="509" st_id="25" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:270 %empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_18

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:279 %empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_19

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:288 %empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_20

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:296 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_21, i256 %shl_ln78_44, i32 %shl_ln78_41_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:299 %zext_ln78_44 = zext i8 %l_val_V_22

]]></Node>
<StgValue><ssdm name="zext_ln78_44"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:300 %shl_ln78_46 = shl i256 %zext_ln78_44, i256 %zext_ln78_45_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_46"/></StgValue>
</operation>

<operation id="515" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:302 %sext_ln78_22 = sext i59 %trunc_ln78_22

]]></Node>
<StgValue><ssdm name="sext_ln78_22"/></StgValue>
</operation>

<operation id="516" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:303 %reshape_data_addr_22 = getelementptr i256 %reshape_data, i64 %sext_ln78_22

]]></Node>
<StgValue><ssdm name="reshape_data_addr_22"/></StgValue>
</operation>

<operation id="517" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:304 %empty_80 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="518" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:307 %add_ln78_23 = add i64 %add_ln75_read, i64 %zext_ln77_23

]]></Node>
<StgValue><ssdm name="add_ln78_23"/></StgValue>
</operation>

<operation id="519" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:310 %trunc_ln78_23 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_23, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="520" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:51 %or_ln77_23 = or i32 %shl_ln1, i32 24

]]></Node>
<StgValue><ssdm name="or_ln77_23"/></StgValue>
</operation>

<operation id="521" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:52 %zext_ln77_24 = zext i32 %or_ln77_23

]]></Node>
<StgValue><ssdm name="zext_ln77_24"/></StgValue>
</operation>

<operation id="522" st_id="26" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:261 %empty_71 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_17

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="523" st_id="26" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:270 %empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_18

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="524" st_id="26" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:279 %empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_19

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="525" st_id="26" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:288 %empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_20

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="526" st_id="26" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:297 %empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_21

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="527" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:305 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_22, i256 %shl_ln78_46, i32 %shl_ln78_43_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="528" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:308 %zext_ln78_46 = zext i8 %l_val_V_23

]]></Node>
<StgValue><ssdm name="zext_ln78_46"/></StgValue>
</operation>

<operation id="529" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:309 %shl_ln78_48 = shl i256 %zext_ln78_46, i256 %zext_ln78_47_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_48"/></StgValue>
</operation>

<operation id="530" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:311 %sext_ln78_23 = sext i59 %trunc_ln78_23

]]></Node>
<StgValue><ssdm name="sext_ln78_23"/></StgValue>
</operation>

<operation id="531" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:312 %reshape_data_addr_23 = getelementptr i256 %reshape_data, i64 %sext_ln78_23

]]></Node>
<StgValue><ssdm name="reshape_data_addr_23"/></StgValue>
</operation>

<operation id="532" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:313 %empty_82 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="533" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:316 %add_ln78_24 = add i64 %add_ln75_read, i64 %zext_ln77_24

]]></Node>
<StgValue><ssdm name="add_ln78_24"/></StgValue>
</operation>

<operation id="534" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:319 %trunc_ln78_24 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_24, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_24"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="535" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:53 %or_ln77_24 = or i32 %shl_ln1, i32 25

]]></Node>
<StgValue><ssdm name="or_ln77_24"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:54 %zext_ln77_25 = zext i32 %or_ln77_24

]]></Node>
<StgValue><ssdm name="zext_ln77_25"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:270 %empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_18

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:279 %empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_19

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="539" st_id="27" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:288 %empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_20

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="540" st_id="27" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:297 %empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_21

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="541" st_id="27" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:306 %empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_22

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="542" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:314 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_23, i256 %shl_ln78_48, i32 %shl_ln78_45_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="543" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:317 %zext_ln78_48 = zext i8 %l_val_V_24

]]></Node>
<StgValue><ssdm name="zext_ln78_48"/></StgValue>
</operation>

<operation id="544" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:318 %shl_ln78_50 = shl i256 %zext_ln78_48, i256 %zext_ln78_49_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_50"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:320 %sext_ln78_24 = sext i59 %trunc_ln78_24

]]></Node>
<StgValue><ssdm name="sext_ln78_24"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:321 %reshape_data_addr_24 = getelementptr i256 %reshape_data, i64 %sext_ln78_24

]]></Node>
<StgValue><ssdm name="reshape_data_addr_24"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:322 %empty_84 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:325 %add_ln78_25 = add i64 %add_ln75_read, i64 %zext_ln77_25

]]></Node>
<StgValue><ssdm name="add_ln78_25"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:328 %trunc_ln78_25 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_25, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_25"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="550" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:55 %or_ln77_25 = or i32 %shl_ln1, i32 26

]]></Node>
<StgValue><ssdm name="or_ln77_25"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:56 %zext_ln77_26 = zext i32 %or_ln77_25

]]></Node>
<StgValue><ssdm name="zext_ln77_26"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:279 %empty_75 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_19

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:288 %empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_20

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:297 %empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_21

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:306 %empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_22

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:315 %empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_23

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="557" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:323 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_24, i256 %shl_ln78_50, i32 %shl_ln78_47_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="558" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:326 %zext_ln78_50 = zext i8 %l_val_V_25

]]></Node>
<StgValue><ssdm name="zext_ln78_50"/></StgValue>
</operation>

<operation id="559" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:327 %shl_ln78_52 = shl i256 %zext_ln78_50, i256 %zext_ln78_51_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_52"/></StgValue>
</operation>

<operation id="560" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:329 %sext_ln78_25 = sext i59 %trunc_ln78_25

]]></Node>
<StgValue><ssdm name="sext_ln78_25"/></StgValue>
</operation>

<operation id="561" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:330 %reshape_data_addr_25 = getelementptr i256 %reshape_data, i64 %sext_ln78_25

]]></Node>
<StgValue><ssdm name="reshape_data_addr_25"/></StgValue>
</operation>

<operation id="562" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:331 %empty_86 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="563" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:334 %add_ln78_26 = add i64 %add_ln75_read, i64 %zext_ln77_26

]]></Node>
<StgValue><ssdm name="add_ln78_26"/></StgValue>
</operation>

<operation id="564" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:337 %trunc_ln78_26 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_26, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_26"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="565" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:57 %or_ln77_26 = or i32 %shl_ln1, i32 27

]]></Node>
<StgValue><ssdm name="or_ln77_26"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:58 %zext_ln77_27 = zext i32 %or_ln77_26

]]></Node>
<StgValue><ssdm name="zext_ln77_27"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:288 %empty_77 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_20

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:297 %empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_21

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:306 %empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_22

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:315 %empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_23

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:324 %empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_24

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:332 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_25, i256 %shl_ln78_52, i32 %shl_ln78_49_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:335 %zext_ln78_52 = zext i8 %l_val_V_26

]]></Node>
<StgValue><ssdm name="zext_ln78_52"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:336 %shl_ln78_54 = shl i256 %zext_ln78_52, i256 %zext_ln78_53_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_54"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:338 %sext_ln78_26 = sext i59 %trunc_ln78_26

]]></Node>
<StgValue><ssdm name="sext_ln78_26"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:339 %reshape_data_addr_26 = getelementptr i256 %reshape_data, i64 %sext_ln78_26

]]></Node>
<StgValue><ssdm name="reshape_data_addr_26"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:340 %empty_88 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:343 %add_ln78_27 = add i64 %add_ln75_read, i64 %zext_ln77_27

]]></Node>
<StgValue><ssdm name="add_ln78_27"/></StgValue>
</operation>

<operation id="579" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:346 %trunc_ln78_27 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_27, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_27"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="580" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:59 %or_ln77_27 = or i32 %shl_ln1, i32 28

]]></Node>
<StgValue><ssdm name="or_ln77_27"/></StgValue>
</operation>

<operation id="581" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:60 %zext_ln77_28 = zext i32 %or_ln77_27

]]></Node>
<StgValue><ssdm name="zext_ln77_28"/></StgValue>
</operation>

<operation id="582" st_id="30" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:297 %empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_21

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="583" st_id="30" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:306 %empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_22

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="584" st_id="30" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:315 %empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_23

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="585" st_id="30" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:324 %empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_24

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="586" st_id="30" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:333 %empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_25

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="587" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:341 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_26, i256 %shl_ln78_54, i32 %shl_ln78_51_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="588" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:344 %zext_ln78_54 = zext i8 %l_val_V_27

]]></Node>
<StgValue><ssdm name="zext_ln78_54"/></StgValue>
</operation>

<operation id="589" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:345 %shl_ln78_56 = shl i256 %zext_ln78_54, i256 %zext_ln78_55_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_56"/></StgValue>
</operation>

<operation id="590" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:347 %sext_ln78_27 = sext i59 %trunc_ln78_27

]]></Node>
<StgValue><ssdm name="sext_ln78_27"/></StgValue>
</operation>

<operation id="591" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:348 %reshape_data_addr_27 = getelementptr i256 %reshape_data, i64 %sext_ln78_27

]]></Node>
<StgValue><ssdm name="reshape_data_addr_27"/></StgValue>
</operation>

<operation id="592" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:349 %empty_90 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="593" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:352 %add_ln78_28 = add i64 %add_ln75_read, i64 %zext_ln77_28

]]></Node>
<StgValue><ssdm name="add_ln78_28"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:355 %trunc_ln78_28 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_28, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_28"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="595" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:61 %or_ln77_28 = or i32 %shl_ln1, i32 29

]]></Node>
<StgValue><ssdm name="or_ln77_28"/></StgValue>
</operation>

<operation id="596" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:62 %zext_ln77_29 = zext i32 %or_ln77_28

]]></Node>
<StgValue><ssdm name="zext_ln77_29"/></StgValue>
</operation>

<operation id="597" st_id="31" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:306 %empty_81 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_22

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="598" st_id="31" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:315 %empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_23

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="599" st_id="31" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:324 %empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_24

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="600" st_id="31" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:333 %empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_25

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="601" st_id="31" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:342 %empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_26

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="602" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:350 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_27, i256 %shl_ln78_56, i32 %shl_ln78_53_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="603" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:353 %zext_ln78_56 = zext i8 %l_val_V_28

]]></Node>
<StgValue><ssdm name="zext_ln78_56"/></StgValue>
</operation>

<operation id="604" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:354 %shl_ln78_58 = shl i256 %zext_ln78_56, i256 %zext_ln78_57_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_58"/></StgValue>
</operation>

<operation id="605" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:356 %sext_ln78_28 = sext i59 %trunc_ln78_28

]]></Node>
<StgValue><ssdm name="sext_ln78_28"/></StgValue>
</operation>

<operation id="606" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:357 %reshape_data_addr_28 = getelementptr i256 %reshape_data, i64 %sext_ln78_28

]]></Node>
<StgValue><ssdm name="reshape_data_addr_28"/></StgValue>
</operation>

<operation id="607" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:358 %empty_92 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="608" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:361 %add_ln78_29 = add i64 %add_ln75_read, i64 %zext_ln77_29

]]></Node>
<StgValue><ssdm name="add_ln78_29"/></StgValue>
</operation>

<operation id="609" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:364 %trunc_ln78_29 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_29, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_29"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="610" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:63 %or_ln77_29 = or i32 %shl_ln1, i32 30

]]></Node>
<StgValue><ssdm name="or_ln77_29"/></StgValue>
</operation>

<operation id="611" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:64 %zext_ln77_30 = zext i32 %or_ln77_29

]]></Node>
<StgValue><ssdm name="zext_ln77_30"/></StgValue>
</operation>

<operation id="612" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:65 %or_ln77_30 = or i32 %shl_ln1, i32 31

]]></Node>
<StgValue><ssdm name="or_ln77_30"/></StgValue>
</operation>

<operation id="613" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:66 %zext_ln77_31 = zext i32 %or_ln77_30

]]></Node>
<StgValue><ssdm name="zext_ln77_31"/></StgValue>
</operation>

<operation id="614" st_id="32" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:315 %empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_23

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="615" st_id="32" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:324 %empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_24

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="616" st_id="32" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:333 %empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_25

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="617" st_id="32" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:342 %empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_26

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="618" st_id="32" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:351 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_27

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="619" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:359 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_28, i256 %shl_ln78_58, i32 %shl_ln78_55_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="620" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:362 %zext_ln78_58 = zext i8 %l_val_V_29

]]></Node>
<StgValue><ssdm name="zext_ln78_58"/></StgValue>
</operation>

<operation id="621" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:363 %shl_ln78_60 = shl i256 %zext_ln78_58, i256 %zext_ln78_59_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_60"/></StgValue>
</operation>

<operation id="622" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:365 %sext_ln78_29 = sext i59 %trunc_ln78_29

]]></Node>
<StgValue><ssdm name="sext_ln78_29"/></StgValue>
</operation>

<operation id="623" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:366 %reshape_data_addr_29 = getelementptr i256 %reshape_data, i64 %sext_ln78_29

]]></Node>
<StgValue><ssdm name="reshape_data_addr_29"/></StgValue>
</operation>

<operation id="624" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:367 %empty_94 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="625" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:370 %add_ln78_30 = add i64 %add_ln75_read, i64 %zext_ln77_30

]]></Node>
<StgValue><ssdm name="add_ln78_30"/></StgValue>
</operation>

<operation id="626" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:373 %trunc_ln78_30 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_30, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_30"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:379 %add_ln78_31 = add i64 %add_ln75_read, i64 %zext_ln77_31

]]></Node>
<StgValue><ssdm name="add_ln78_31"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:382 %trunc_ln78_31 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln78_31, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="629" st_id="33" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:324 %empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_24

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="630" st_id="33" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:333 %empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_25

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="631" st_id="33" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:342 %empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_26

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="632" st_id="33" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:351 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_27

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="633" st_id="33" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:360 %empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_28

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="634" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:368 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_29, i256 %shl_ln78_60, i32 %shl_ln78_57_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="635" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:371 %zext_ln78_60 = zext i8 %l_val_V_30

]]></Node>
<StgValue><ssdm name="zext_ln78_60"/></StgValue>
</operation>

<operation id="636" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:372 %shl_ln78_62 = shl i256 %zext_ln78_60, i256 %zext_ln78_61_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_62"/></StgValue>
</operation>

<operation id="637" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:374 %sext_ln78_30 = sext i59 %trunc_ln78_30

]]></Node>
<StgValue><ssdm name="sext_ln78_30"/></StgValue>
</operation>

<operation id="638" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:375 %reshape_data_addr_30 = getelementptr i256 %reshape_data, i64 %sext_ln78_30

]]></Node>
<StgValue><ssdm name="reshape_data_addr_30"/></StgValue>
</operation>

<operation id="639" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:376 %empty_96 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="640" st_id="34" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:333 %empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_25

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="641" st_id="34" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:342 %empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_26

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="642" st_id="34" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:351 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_27

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="643" st_id="34" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:360 %empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_28

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="644" st_id="34" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:369 %empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_29

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="645" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:377 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_30, i256 %shl_ln78_62, i32 %shl_ln78_59_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="646" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="256" op_0_bw="8">
<![CDATA[
fpga_resource_hint.load-store-loop.0:380 %zext_ln78_62 = zext i8 %l_val_V_31

]]></Node>
<StgValue><ssdm name="zext_ln78_62"/></StgValue>
</operation>

<operation id="647" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.load-store-loop.0:381 %shl_ln78_63 = shl i256 %zext_ln78_62, i256 %zext_ln75_1_cast

]]></Node>
<StgValue><ssdm name="shl_ln78_63"/></StgValue>
</operation>

<operation id="648" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="59">
<![CDATA[
fpga_resource_hint.load-store-loop.0:383 %sext_ln78_31 = sext i59 %trunc_ln78_31

]]></Node>
<StgValue><ssdm name="sext_ln78_31"/></StgValue>
</operation>

<operation id="649" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
fpga_resource_hint.load-store-loop.0:384 %reshape_data_addr_31 = getelementptr i256 %reshape_data, i64 %sext_ln78_31

]]></Node>
<StgValue><ssdm name="reshape_data_addr_31"/></StgValue>
</operation>

<operation id="650" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:385 %empty_98 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %reshape_data_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="651" st_id="35" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:342 %empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_26

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="652" st_id="35" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:351 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_27

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="653" st_id="35" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:360 %empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_28

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="654" st_id="35" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:369 %empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_29

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="655" st_id="35" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:378 %empty_97 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_30

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="656" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:386 %write_ln78 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %reshape_data_addr_31, i256 %shl_ln78_63, i32 %shl_ln78_61_read

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="657" st_id="36" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:351 %empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_27

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="658" st_id="36" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:360 %empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_28

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="659" st_id="36" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:369 %empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_29

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="660" st_id="36" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:378 %empty_97 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_30

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="661" st_id="36" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:387 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_31

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="662" st_id="37" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:360 %empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_28

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="663" st_id="37" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:369 %empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_29

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="664" st_id="37" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:378 %empty_97 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_30

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="665" st_id="37" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:387 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_31

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="666" st_id="38" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:369 %empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_29

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="667" st_id="38" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:378 %empty_97 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_30

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="668" st_id="38" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:387 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_31

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="669" st_id="39" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:378 %empty_97 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_30

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="670" st_id="39" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:387 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_31

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="671" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:1 %specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19

]]></Node>
<StgValue><ssdm name="specpipeline_ln76"/></StgValue>
</operation>

<operation id="672" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:2 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="673" st_id="40" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:387 %empty_99 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %reshape_data_addr_31

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="674" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:388 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="675" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.load-store-loop.0:391 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="676" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.load-store-loop.0:394 %br_ln75 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
