<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>LPCOpen Platform for LPC17XX/40XX microcontrollers: LPC_SYSCTL_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="driver.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">LPCOpen Platform for LPC17XX/40XX microcontrollers
   &#160;<span id="projectnumber">17XX40XX</span>
   </div>
   <div id="projectbrief">LPCOpen Platform for the NXP LPC17XX/40XX family of Microcontrollers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">LPC_SYSCTL_T Struct Reference<div class="ingroups"><a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html">CHIP: LPC17xx/40xx System Control block driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>LPC17XX/40XX Clock and Power register block structure. </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00066">66</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>
</div>
<p><code>#include &quot;<a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8284295323d16d3565c47edf439ee676"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a8284295323d16d3565c47edf439ee676">FLASHCFG</a></td></tr>
<tr class="separator:a8284295323d16d3565c47edf439ee676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3610a6aa9a79e85189bec880268b9e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a7d3610a6aa9a79e85189bec880268b9e">RESERVED0</a> [15]</td></tr>
<tr class="separator:a7d3610a6aa9a79e85189bec880268b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb27f58be92e646022100485c2dba975"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aeb27f58be92e646022100485c2dba975">MEMMAP</a></td></tr>
<tr class="separator:aeb27f58be92e646022100485c2dba975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c625673da1df1777833e51754c525b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ae5c625673da1df1777833e51754c525b">RESERVED1</a> [15]</td></tr>
<tr class="separator:ae5c625673da1df1777833e51754c525b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28f9d340854e2d00d5e6a46b58974a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t.html">SYSCTL_PLL_REGS_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ac28f9d340854e2d00d5e6a46b58974a2">PLL</a> [<a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#gga5f5478a201b021ed04a0724bff524c4ba5ee38509163556b883664d7259c43dfd">SYSCTL_USB_PLL</a>+1]</td></tr>
<tr class="separator:ac28f9d340854e2d00d5e6a46b58974a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e05310c08aef36772c83730159154ab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a7e05310c08aef36772c83730159154ab">PCON</a></td></tr>
<tr class="separator:a7e05310c08aef36772c83730159154ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a3fdf81567617a1dea7828cbfb7ed0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a42a3fdf81567617a1dea7828cbfb7ed0">PCONP</a></td></tr>
<tr class="separator:a42a3fdf81567617a1dea7828cbfb7ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7fe308e377bcdf82762263ce0ccd21"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#abc7fe308e377bcdf82762263ce0ccd21">PCONP1</a></td></tr>
<tr class="separator:abc7fe308e377bcdf82762263ce0ccd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c00a5915c7835c4aba2dd59936c6935"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a8c00a5915c7835c4aba2dd59936c6935">RESERVED2</a> [13]</td></tr>
<tr class="separator:a8c00a5915c7835c4aba2dd59936c6935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d32a2ef304f597f613dd8c61e99396f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a4d32a2ef304f597f613dd8c61e99396f">EMCCLKSEL</a></td></tr>
<tr class="separator:a4d32a2ef304f597f613dd8c61e99396f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2afe1205c485071ae089743522e28c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a9a2afe1205c485071ae089743522e28c">CCLKSEL</a></td></tr>
<tr class="separator:a9a2afe1205c485071ae089743522e28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1826335b3c7073b1ff28fdcbe413f663"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a1826335b3c7073b1ff28fdcbe413f663">USBCLKSEL</a></td></tr>
<tr class="separator:a1826335b3c7073b1ff28fdcbe413f663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85877f6991700b760d8b705bc492254b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a85877f6991700b760d8b705bc492254b">CLKSRCSEL</a></td></tr>
<tr class="separator:a85877f6991700b760d8b705bc492254b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af808f16c5cb63bb29ee1bbe0935b64f0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#af808f16c5cb63bb29ee1bbe0935b64f0">CANSLEEPCLR</a></td></tr>
<tr class="separator:af808f16c5cb63bb29ee1bbe0935b64f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa041189d348256cc73f5df4368fe315c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aa041189d348256cc73f5df4368fe315c">CANWAKEFLAGS</a></td></tr>
<tr class="separator:aa041189d348256cc73f5df4368fe315c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffbb73a923235591361d60160eebe13"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a2ffbb73a923235591361d60160eebe13">RESERVED3</a> [10]</td></tr>
<tr class="separator:a2ffbb73a923235591361d60160eebe13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe76a9da98162b3dde7ed589b75fd7d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#acbe76a9da98162b3dde7ed589b75fd7d">EXTINT</a></td></tr>
<tr class="separator:acbe76a9da98162b3dde7ed589b75fd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0018930ee9f18afda25b695b9a4ec16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a></td></tr>
<tr class="separator:ac0018930ee9f18afda25b695b9a4ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d0cb3795a8a5677aacd008dc77762e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a16d0cb3795a8a5677aacd008dc77762e">EXTMODE</a></td></tr>
<tr class="separator:a16d0cb3795a8a5677aacd008dc77762e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec03274bdbe2be46e013115d98c53442"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#aec03274bdbe2be46e013115d98c53442">EXTPOLAR</a></td></tr>
<tr class="separator:aec03274bdbe2be46e013115d98c53442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5d5fd55761ae778a83e66b4ea4b676"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a1d5d5fd55761ae778a83e66b4ea4b676">RESERVED5</a> [12]</td></tr>
<tr class="separator:a1d5d5fd55761ae778a83e66b4ea4b676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2971747199ddcd381bfadbbf54572c35"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a2971747199ddcd381bfadbbf54572c35">RSID</a></td></tr>
<tr class="separator:a2971747199ddcd381bfadbbf54572c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4452e331669d3717c1805da283822265"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a4452e331669d3717c1805da283822265">SCS</a></td></tr>
<tr class="separator:a4452e331669d3717c1805da283822265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313090671a4d12d573db4e81d48e8b69"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a313090671a4d12d573db4e81d48e8b69">RESERVED7</a></td></tr>
<tr class="separator:a313090671a4d12d573db4e81d48e8b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5758d6ae6c078b9f3e105154fb3316b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad5758d6ae6c078b9f3e105154fb3316b">PCLKSEL</a></td></tr>
<tr class="separator:ad5758d6ae6c078b9f3e105154fb3316b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ad5e6ea0a37a7f654716cd4036ad9d54a">RESERVED9</a></td></tr>
<tr class="separator:ad5e6ea0a37a7f654716cd4036ad9d54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6dc52fb9dd967d15ce35c007f69fe1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a2d6dc52fb9dd967d15ce35c007f69fe1">PBOOST</a></td></tr>
<tr class="separator:a2d6dc52fb9dd967d15ce35c007f69fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7888e17950092524613695650b7e8d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a6d7888e17950092524613695650b7e8d">SPIFICLKSEL</a></td></tr>
<tr class="separator:a6d7888e17950092524613695650b7e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb374986738a1015a65d7628430ee245"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#afb374986738a1015a65d7628430ee245">LCD_CFG</a></td></tr>
<tr class="separator:afb374986738a1015a65d7628430ee245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a7c173f2fa5c4ef64aafebcccaebf05fd">RESERVED10</a></td></tr>
<tr class="separator:a7c173f2fa5c4ef64aafebcccaebf05fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d84a860f45a01cbeedb9e5f67d1f07b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a8d84a860f45a01cbeedb9e5f67d1f07b">USBIntSt</a></td></tr>
<tr class="separator:a8d84a860f45a01cbeedb9e5f67d1f07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef2c388103b03eddfacdf254789cbb1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#abef2c388103b03eddfacdf254789cbb1">DMAREQSEL</a></td></tr>
<tr class="separator:abef2c388103b03eddfacdf254789cbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ab28cb9c98cb012498997deb15d5cf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a34ab28cb9c98cb012498997deb15d5cf">CLKOUTCFG</a></td></tr>
<tr class="separator:a34ab28cb9c98cb012498997deb15d5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce87413ef068896608198bd0d4cb9a8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a1ce87413ef068896608198bd0d4cb9a8">RSTCON</a> [2]</td></tr>
<tr class="separator:a1ce87413ef068896608198bd0d4cb9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac387d02825afcb50421df360293ddaff"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#ac387d02825afcb50421df360293ddaff">RESERVED11</a> [2]</td></tr>
<tr class="separator:ac387d02825afcb50421df360293ddaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd8cd2d6bd54a5a6abfd7fd33e00007"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a3dd8cd2d6bd54a5a6abfd7fd33e00007">EMCDLYCTL</a></td></tr>
<tr class="separator:a3dd8cd2d6bd54a5a6abfd7fd33e00007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df766d9216e12fcd8d448c27ded5690"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_y_s_c_t_l___t.html#a1df766d9216e12fcd8d448c27ded5690">EMCCAL</a></td></tr>
<tr class="separator:a1df766d9216e12fcd8d448c27ded5690"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="af808f16c5cb63bb29ee1bbe0935b64f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CANSLEEPCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x110 (R/W) CAN Sleep Clear Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00087">87</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa041189d348256cc73f5df4368fe315c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CANWAKEFLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x114 (R/W) CAN Wake-up Flags Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00088">88</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a2afe1205c485071ae089743522e28c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x104 (R/W) CPU Clock Selection Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00084">84</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a34ab28cb9c98cb012498997deb15d5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CLKOUTCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C8 (R/W) Clock Output Configuration Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00118">118</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85877f6991700b760d8b705bc492254b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CLKSRCSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x10C (R/W) Clock Source Select Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00086">86</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abef2c388103b03eddfacdf254789cbb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMAREQSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C4 (R/W) DMA Request Select Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00117">117</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1df766d9216e12fcd8d448c27ded5690"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EMCCAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1E0 (R/W) Calibration of programmable delays </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00125">125</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d32a2ef304f597f613dd8c61e99396f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EMCCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x100 (R/W) External Memory Controller Clock Selection Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00082">82</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3dd8cd2d6bd54a5a6abfd7fd33e00007"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EMCDLYCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1DC (R/W) SDRAM programmable delays </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00124">124</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acbe76a9da98162b3dde7ed589b75fd7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EXTINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x140 (R/W) External Interrupt Flag Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00090">90</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a16d0cb3795a8a5677aacd008dc77762e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EXTMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x148 (R/W) External Interrupt Mode Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00092">92</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec03274bdbe2be46e013115d98c53442"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EXTPOLAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x14C (R/W) External Interrupt Polarity Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00093">93</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8284295323d16d3565c47edf439ee676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t FLASHCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Flash Accelerator Configuration Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00067">67</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb374986738a1015a65d7628430ee245"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t LCD_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1B8 (R/W) LCD Configuration and clocking control Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00113">113</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb27f58be92e646022100485c2dba975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MEMMAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Flash Accelerator Configuration Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00069">69</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2d6dc52fb9dd967d15ce35c007f69fe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PBOOST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1B0 (R/W) Power Boost control register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00111">111</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5758d6ae6c078b9f3e105154fb3316b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1A8 (R/W) Peripheral Clock Selection Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00109">109</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e05310c08aef36772c83730159154ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C0 (R/W) Power Control Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00072">72</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42a3fdf81567617a1dea7828cbfb7ed0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PCONP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C4 (R/W) Power Control for Peripherals Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00073">73</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abc7fe308e377bcdf82762263ce0ccd21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PCONP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C8 (R/W) Power Control 1 for Peripherals Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00080">80</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac28f9d340854e2d00d5e6a46b58974a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_s_y_s_c_t_l___p_l_l___r_e_g_s___t.html">SYSCTL_PLL_REGS_T</a> PLL[<a class="el" href="group___s_y_s_c_t_l__17_x_x__40_x_x.html#gga5f5478a201b021ed04a0724bff524c4ba5ee38509163556b883664d7259c43dfd">SYSCTL_USB_PLL</a>+1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080: PLL0 and PLL1 </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00071">71</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d3610a6aa9a79e85189bec880268b9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00068">68</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5c625673da1df1777833e51754c525b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00070">70</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7c173f2fa5c4ef64aafebcccaebf05fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00114">114</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac387d02825afcb50421df360293ddaff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED11[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00123">123</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c00a5915c7835c4aba2dd59936c6935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00081">81</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ffbb73a923235591361d60160eebe13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00089">89</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac0018930ee9f18afda25b695b9a4ec16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00091">91</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1d5d5fd55761ae778a83e66b4ea4b676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00094">94</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a313090671a4d12d573db4e81d48e8b69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00104">104</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5e6ea0a37a7f654716cd4036ad9d54a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00110">110</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2971747199ddcd381bfadbbf54572c35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x180 (R/W) Reset Source Identification Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00095">95</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1ce87413ef068896608198bd0d4cb9a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RSTCON[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1CC (R/W) RESET Control0/1 Registers </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00122">122</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4452e331669d3717c1805da283822265"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SCS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1A0 (R/W) System Controls and Status Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00103">103</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6d7888e17950092524613695650b7e8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SPIFICLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00112">112</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1826335b3c7073b1ff28fdcbe413f663"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t USBCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x108 (R/W) USB Clock Selection Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00085">85</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d84a860f45a01cbeedb9e5f67d1f07b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t USBIntSt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x1C0 (R/W) USB Interrupt Status Register </p>

<p>Definition at line <a class="el" href="sysctl__17xx__40xx_8h_source.html#l00116">116</a> of file <a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/w/lpcopen_docs/software/lpc_core/lpc_chip/chip_17xx_40xx/<a class="el" href="sysctl__17xx__40xx_8h_source.html">sysctl_17xx_40xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Mar 12 2014 13:32:12 for LPCOpen Platform for LPC17XX/40XX microcontrollers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3.1
</small></address>
</body>
</html>
