--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Sword_v4.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k325t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk200N
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RSTN        |   -0.080(R)|      FAST  |    3.097(R)|      SLOW  |clk_100mhz        |   0.000|
btn_y<0>    |   -1.699(R)|      FAST  |    4.992(R)|      SLOW  |clk_100mhz        |   0.000|
switch<0>   |   -0.335(R)|      FAST  |    3.322(R)|      SLOW  |clk_100mhz        |   0.000|
switch<1>   |    0.328(R)|      FAST  |    2.550(R)|      SLOW  |clk_100mhz        |   0.000|
switch<2>   |    0.257(R)|      FAST  |    2.560(R)|      SLOW  |clk_100mhz        |   0.000|
switch<3>   |   -0.224(R)|      FAST  |    3.047(R)|      SLOW  |clk_100mhz        |   0.000|
switch<4>   |   -0.210(R)|      FAST  |    3.097(R)|      SLOW  |clk_100mhz        |   0.000|
switch<5>   |   -0.065(R)|      FAST  |    2.908(R)|      SLOW  |clk_100mhz        |   0.000|
switch<6>   |   -0.044(R)|      FAST  |    2.909(R)|      SLOW  |clk_100mhz        |   0.000|
switch<7>   |    0.125(R)|      FAST  |    2.668(R)|      SLOW  |clk_100mhz        |   0.000|
switch<8>   |    0.032(R)|      FAST  |    2.832(R)|      SLOW  |clk_100mhz        |   0.000|
switch<9>   |   -0.097(R)|      FAST  |    3.010(R)|      SLOW  |clk_100mhz        |   0.000|
switch<10>  |    0.040(R)|      FAST  |    2.778(R)|      SLOW  |clk_100mhz        |   0.000|
switch<11>  |   -0.307(R)|      FAST  |    3.261(R)|      SLOW  |clk_100mhz        |   0.000|
switch<12>  |   -0.090(R)|      FAST  |    2.896(R)|      SLOW  |clk_100mhz        |   0.000|
switch<13>  |   -0.008(R)|      FAST  |    2.923(R)|      SLOW  |clk_100mhz        |   0.000|
switch<14>  |   -0.243(R)|      FAST  |    3.271(R)|      SLOW  |clk_100mhz        |   0.000|
switch<15>  |    0.088(R)|      FAST  |    2.691(R)|      SLOW  |clk_100mhz        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk200P
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RSTN        |   -0.080(R)|      FAST  |    3.097(R)|      SLOW  |clk_100mhz        |   0.000|
btn_y<0>    |   -1.699(R)|      FAST  |    4.992(R)|      SLOW  |clk_100mhz        |   0.000|
switch<0>   |   -0.335(R)|      FAST  |    3.322(R)|      SLOW  |clk_100mhz        |   0.000|
switch<1>   |    0.328(R)|      FAST  |    2.550(R)|      SLOW  |clk_100mhz        |   0.000|
switch<2>   |    0.257(R)|      FAST  |    2.560(R)|      SLOW  |clk_100mhz        |   0.000|
switch<3>   |   -0.224(R)|      FAST  |    3.047(R)|      SLOW  |clk_100mhz        |   0.000|
switch<4>   |   -0.210(R)|      FAST  |    3.097(R)|      SLOW  |clk_100mhz        |   0.000|
switch<5>   |   -0.065(R)|      FAST  |    2.908(R)|      SLOW  |clk_100mhz        |   0.000|
switch<6>   |   -0.044(R)|      FAST  |    2.909(R)|      SLOW  |clk_100mhz        |   0.000|
switch<7>   |    0.125(R)|      FAST  |    2.668(R)|      SLOW  |clk_100mhz        |   0.000|
switch<8>   |    0.032(R)|      FAST  |    2.832(R)|      SLOW  |clk_100mhz        |   0.000|
switch<9>   |   -0.097(R)|      FAST  |    3.010(R)|      SLOW  |clk_100mhz        |   0.000|
switch<10>  |    0.040(R)|      FAST  |    2.778(R)|      SLOW  |clk_100mhz        |   0.000|
switch<11>  |   -0.307(R)|      FAST  |    3.261(R)|      SLOW  |clk_100mhz        |   0.000|
switch<12>  |   -0.090(R)|      FAST  |    2.896(R)|      SLOW  |clk_100mhz        |   0.000|
switch<13>  |   -0.008(R)|      FAST  |    2.923(R)|      SLOW  |clk_100mhz        |   0.000|
switch<14>  |   -0.243(R)|      FAST  |    3.271(R)|      SLOW  |clk_100mhz        |   0.000|
switch<15>  |    0.088(R)|      FAST  |    2.691(R)|      SLOW  |clk_100mhz        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk200N to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
btn_x<0>    |        10.107(R)|      SLOW  |         4.571(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<1>    |        10.119(R)|      SLOW  |         4.582(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<2>    |        10.157(R)|      SLOW  |         4.598(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<3>    |        10.125(R)|      SLOW  |         4.583(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<4>    |        10.148(R)|      SLOW  |         4.591(R)|      FAST  |clk_100mhz        |   0.000|
seg_clk     |        13.136(R)|      SLOW  |         5.616(R)|      FAST  |clk_100mhz        |   0.000|
seg_pen     |        13.456(R)|      SLOW  |         5.918(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<0> |        20.529(R)|      SLOW  |         6.316(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<1> |        20.051(R)|      SLOW  |         6.322(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<2> |        19.816(R)|      SLOW  |         6.084(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<3> |        21.380(R)|      SLOW  |         6.180(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<0>|        21.139(R)|      SLOW  |         5.933(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<1>|        20.974(R)|      SLOW  |         6.108(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<2>|        21.275(R)|      SLOW  |         5.920(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<3>|        21.472(R)|      SLOW  |         6.116(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<0>  |        20.866(R)|      SLOW  |         5.918(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<1>  |        21.452(R)|      SLOW  |         6.036(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<2>  |        21.626(R)|      SLOW  |         6.024(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<3>  |        21.486(R)|      SLOW  |         6.394(R)|      FAST  |clk_100mhz        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk200P to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
btn_x<0>    |        10.107(R)|      SLOW  |         4.571(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<1>    |        10.119(R)|      SLOW  |         4.582(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<2>    |        10.157(R)|      SLOW  |         4.598(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<3>    |        10.125(R)|      SLOW  |         4.583(R)|      FAST  |clk_100mhz        |   0.000|
btn_x<4>    |        10.148(R)|      SLOW  |         4.591(R)|      FAST  |clk_100mhz        |   0.000|
seg_clk     |        13.136(R)|      SLOW  |         5.616(R)|      FAST  |clk_100mhz        |   0.000|
seg_pen     |        13.456(R)|      SLOW  |         5.918(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<0> |        20.529(R)|      SLOW  |         6.316(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<1> |        20.051(R)|      SLOW  |         6.322(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<2> |        19.816(R)|      SLOW  |         6.084(R)|      FAST  |clk_100mhz        |   0.000|
vga_blue<3> |        21.380(R)|      SLOW  |         6.180(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<0>|        21.139(R)|      SLOW  |         5.933(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<1>|        20.974(R)|      SLOW  |         6.108(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<2>|        21.275(R)|      SLOW  |         5.920(R)|      FAST  |clk_100mhz        |   0.000|
vga_green<3>|        21.472(R)|      SLOW  |         6.116(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<0>  |        20.866(R)|      SLOW  |         5.918(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<1>  |        21.452(R)|      SLOW  |         6.036(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<2>  |        21.626(R)|      SLOW  |         6.024(R)|      FAST  |clk_100mhz        |   0.000|
vga_red<3>  |        21.486(R)|      SLOW  |         6.394(R)|      FAST  |clk_100mhz        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk200N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200N        |    4.284|         |         |         |
clk200P        |    4.284|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200N        |    4.284|         |         |         |
clk200P        |    4.284|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 11 00:38:50 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 976 MB



