                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:21 2015
                              5 ;--------------------------------------------------------
                              6 	.module _divslong
                              7 	.optsdcc -mhc08
                              8 	
                              9 	.area HOME (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG (CODE)
                             14 	.area XINIT
                             15 	.area CONST   (CODE)
                             16 	.area DSEG
                             17 	.area OSEG    (OVR)
                             18 	.area BSEG
                             19 	.area XSEG
                             20 	.area XISEG
                             21 ;--------------------------------------------------------
                             22 ; Public variables in this module
                             23 ;--------------------------------------------------------
                             24 	.globl __divslong_PARM_2
                             25 	.globl __divslong_PARM_1
                             26 	.globl __divslong
                             27 ;--------------------------------------------------------
                             28 ;  ram data
                             29 ;--------------------------------------------------------
                             30 	.area DSEG
   0000                      31 __divslong_sloc0_1_0:
   0000                      32 	.ds 4
   0004                      33 __divslong_sloc1_1_0:
   0004                      34 	.ds 4
                             35 ;--------------------------------------------------------
                             36 ; overlayable items in  ram 
                             37 ;--------------------------------------------------------
                             38 	.area OSEG    (OVR)
                             39 ;--------------------------------------------------------
                             40 ; absolute external ram data
                             41 ;--------------------------------------------------------
                             42 	.area XABS    (ABS)
                             43 ;--------------------------------------------------------
                             44 ; external initialized ram data
                             45 ;--------------------------------------------------------
                             46 	.area XISEG
                             47 ;--------------------------------------------------------
                             48 ; extended address mode data
                             49 ;--------------------------------------------------------
                             50 	.area XSEG
   0000                      51 __divslong_PARM_1:
   0000                      52 	.ds 4
   0004                      53 __divslong_PARM_2:
   0004                      54 	.ds 4
   0008                      55 __divslong_r_1_1:
   0008                      56 	.ds 4
                             57 ;--------------------------------------------------------
                             58 ; global & static initialisations
                             59 ;--------------------------------------------------------
                             60 	.area HOME (CODE)
                             61 	.area GSINIT (CODE)
                             62 	.area GSFINAL (CODE)
                             63 	.area GSINIT (CODE)
                             64 ;--------------------------------------------------------
                             65 ; Home
                             66 ;--------------------------------------------------------
                             67 	.area HOME (CODE)
                             68 	.area HOME (CODE)
                             69 ;--------------------------------------------------------
                             70 ; code
                             71 ;--------------------------------------------------------
                             72 	.area CSEG (CODE)
                             73 ;------------------------------------------------------------
                             74 ;Allocation info for local variables in function '_divslong'
                             75 ;------------------------------------------------------------
                             76 ;sloc0                     Allocated with name '__divslong_sloc0_1_0'
                             77 ;sloc1                     Allocated with name '__divslong_sloc1_1_0'
                             78 ;x                         Allocated with name '__divslong_PARM_1'
                             79 ;y                         Allocated with name '__divslong_PARM_2'
                             80 ;r                         Allocated with name '__divslong_r_1_1'
                             81 ;------------------------------------------------------------
                             82 ;../_divslong.c:259: _divslong (long x, long y)
                             83 ;	-----------------------------------------
                             84 ;	 function _divslong
                             85 ;	-----------------------------------------
   0000                      86 __divslong:
                             87 ;../_divslong.c:263: r = _divulong((x < 0 ? -x : x),
   0000 C6s00r00             88 	lda	__divslong_PARM_1
   0003 A0 00                89 	sub	#0x00
   0005 90 1A                90 	bge	00106$
   0007                      91 00113$:
   0007 4F                   92 	clra
   0008 C0s00r03             93 	sub	(__divslong_PARM_1 + 3)
   000B B7*03                94 	sta	*(__divslong_sloc0_1_0 + 3)
   000D 4F                   95 	clra
   000E C2s00r02             96 	sbc	(__divslong_PARM_1 + 2)
   0011 B7*02                97 	sta	*(__divslong_sloc0_1_0 + 2)
   0013 4F                   98 	clra
   0014 C2s00r01             99 	sbc	(__divslong_PARM_1 + 1)
   0017 B7*01               100 	sta	*(__divslong_sloc0_1_0 + 1)
   0019 4F                  101 	clra
   001A C2s00r00            102 	sbc	__divslong_PARM_1
   001D B7*00               103 	sta	*__divslong_sloc0_1_0
   001F 20 14               104 	bra	00107$
   0021                     105 00106$:
   0021 C6s00r00            106 	lda	__divslong_PARM_1
   0024 B7*00               107 	sta	*__divslong_sloc0_1_0
   0026 C6s00r01            108 	lda	(__divslong_PARM_1 + 1)
   0029 B7*01               109 	sta	*(__divslong_sloc0_1_0 + 1)
   002B C6s00r02            110 	lda	(__divslong_PARM_1 + 2)
   002E B7*02               111 	sta	*(__divslong_sloc0_1_0 + 2)
   0030 C6s00r03            112 	lda	(__divslong_PARM_1 + 3)
   0033 B7*03               113 	sta	*(__divslong_sloc0_1_0 + 3)
   0035                     114 00107$:
                            115 ;../_divslong.c:264: (y < 0 ? -y : y));
   0035 C6s00r04            116 	lda	__divslong_PARM_2
   0038 A0 00               117 	sub	#0x00
   003A 90 1A               118 	bge	00108$
   003C                     119 00114$:
   003C 4F                  120 	clra
   003D C0s00r07            121 	sub	(__divslong_PARM_2 + 3)
   0040 B7*07               122 	sta	*(__divslong_sloc1_1_0 + 3)
   0042 4F                  123 	clra
   0043 C2s00r06            124 	sbc	(__divslong_PARM_2 + 2)
   0046 B7*06               125 	sta	*(__divslong_sloc1_1_0 + 2)
   0048 4F                  126 	clra
   0049 C2s00r05            127 	sbc	(__divslong_PARM_2 + 1)
   004C B7*05               128 	sta	*(__divslong_sloc1_1_0 + 1)
   004E 4F                  129 	clra
   004F C2s00r04            130 	sbc	__divslong_PARM_2
   0052 B7*04               131 	sta	*__divslong_sloc1_1_0
   0054 20 14               132 	bra	00109$
   0056                     133 00108$:
   0056 C6s00r04            134 	lda	__divslong_PARM_2
   0059 B7*04               135 	sta	*__divslong_sloc1_1_0
   005B C6s00r05            136 	lda	(__divslong_PARM_2 + 1)
   005E B7*05               137 	sta	*(__divslong_sloc1_1_0 + 1)
   0060 C6s00r06            138 	lda	(__divslong_PARM_2 + 2)
   0063 B7*06               139 	sta	*(__divslong_sloc1_1_0 + 2)
   0065 C6s00r07            140 	lda	(__divslong_PARM_2 + 3)
   0068 B7*07               141 	sta	*(__divslong_sloc1_1_0 + 3)
   006A                     142 00109$:
   006A B6*00               143 	lda	*__divslong_sloc0_1_0
   006C C7s00r00            144 	sta	__divulong_PARM_1
   006F B6*01               145 	lda	*(__divslong_sloc0_1_0 + 1)
   0071 C7s00r01            146 	sta	(__divulong_PARM_1 + 1)
   0074 B6*02               147 	lda	*(__divslong_sloc0_1_0 + 2)
   0076 C7s00r02            148 	sta	(__divulong_PARM_1 + 2)
   0079 B6*03               149 	lda	*(__divslong_sloc0_1_0 + 3)
   007B C7s00r03            150 	sta	(__divulong_PARM_1 + 3)
   007E B6*04               151 	lda	*__divslong_sloc1_1_0
   0080 C7s00r00            152 	sta	__divulong_PARM_2
   0083 B6*05               153 	lda	*(__divslong_sloc1_1_0 + 1)
   0085 C7s00r01            154 	sta	(__divulong_PARM_2 + 1)
   0088 B6*06               155 	lda	*(__divslong_sloc1_1_0 + 2)
   008A C7s00r02            156 	sta	(__divulong_PARM_2 + 2)
   008D B6*07               157 	lda	*(__divslong_sloc1_1_0 + 3)
   008F C7s00r03            158 	sta	(__divulong_PARM_2 + 3)
   0092 CDs00r00            159 	jsr	__divulong
   0095 C7s00r0B            160 	sta	(__divslong_r_1_1 + 3)
   0098 CFs00r0A            161 	stx	(__divslong_r_1_1 + 2)
   009B B6*00               162 	lda	*__ret2
   009D C7s00r09            163 	sta	(__divslong_r_1_1 + 1)
   00A0 B6*00               164 	lda	*__ret3
   00A2 C7s00r08            165 	sta	__divslong_r_1_1
                            166 ;../_divslong.c:265: if ( (x < 0) ^ (y < 0))
   00A5 C6s00r00            167 	lda	__divslong_PARM_1
   00A8 A0 00               168 	sub	#0x00
   00AA 91 03               169 	blt	00115$
   00AC 4F                  170 	clra
   00AD 20 02               171 	bra	00116$
   00AF                     172 00115$:
   00AF A6 01               173 	lda	#0x01
   00B1                     174 00116$:
   00B1 B7*04               175 	sta	*__divslong_sloc1_1_0
   00B3 C6s00r04            176 	lda	__divslong_PARM_2
   00B6 A0 00               177 	sub	#0x00
   00B8 91 03               178 	blt	00117$
   00BA 4F                  179 	clra
   00BB 20 02               180 	bra	00118$
   00BD                     181 00117$:
   00BD A6 01               182 	lda	#0x01
   00BF                     183 00118$:
   00BF B8*04               184 	eor	*__divslong_sloc1_1_0
   00C1 4D                  185 	tsta
   00C2 27 23               186 	beq	00102$
   00C4                     187 00119$:
                            188 ;../_divslong.c:266: return -r;
   00C4 4F                  189 	clra
   00C5 C0s00r0B            190 	sub	(__divslong_r_1_1 + 3)
   00C8 B7*07               191 	sta	*(__divslong_sloc1_1_0 + 3)
   00CA 4F                  192 	clra
   00CB C2s00r0A            193 	sbc	(__divslong_r_1_1 + 2)
   00CE B7*06               194 	sta	*(__divslong_sloc1_1_0 + 2)
   00D0 4F                  195 	clra
   00D1 C2s00r09            196 	sbc	(__divslong_r_1_1 + 1)
   00D4 B7*05               197 	sta	*(__divslong_sloc1_1_0 + 1)
   00D6 4F                  198 	clra
   00D7 C2s00r08            199 	sbc	__divslong_r_1_1
   00DA B7*04               200 	sta	*__divslong_sloc1_1_0
   00DC 4E*04*00            201 	mov	*__divslong_sloc1_1_0,*__ret3
   00DF 4E*05*00            202 	mov	*(__divslong_sloc1_1_0 + 1),*__ret2
   00E2 BE*06               203 	ldx	*(__divslong_sloc1_1_0 + 2)
   00E4 B6*07               204 	lda	*(__divslong_sloc1_1_0 + 3)
   00E6 81                  205 	rts
   00E7                     206 00102$:
                            207 ;../_divslong.c:268: return r;
   00E7 C6s00r08            208 	lda	__divslong_r_1_1
   00EA B7*00               209 	sta	*__ret3
   00EC C6s00r09            210 	lda	(__divslong_r_1_1 + 1)
   00EF B7*00               211 	sta	*__ret2
   00F1 CEs00r0A            212 	ldx	(__divslong_r_1_1 + 2)
   00F4 C6s00r0B            213 	lda	(__divslong_r_1_1 + 3)
   00F7                     214 00104$:
   00F7 81                  215 	rts
                            216 	.area CSEG (CODE)
                            217 	.area CONST   (CODE)
                            218 	.area XINIT
                            219 	.area CABS    (ABS,CODE)
