--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s200,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CCK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A           |    0.436(R)|    0.927(R)|CCK_BUFGP         |   0.000|
B           |    1.932(R)|   -0.157(R)|CCK_BUFGP         |   0.000|
C           |    1.148(R)|    0.629(R)|CCK_BUFGP         |   0.000|
D           |    2.092(R)|   -0.397(R)|CCK_BUFGP         |   0.000|
ENP         |    3.906(R)|   -0.179(R)|CCK_BUFGP         |   0.000|
ENT         |    3.614(R)|   -0.028(R)|CCK_BUFGP         |   0.000|
LOAD        |    3.455(R)|   -0.402(R)|CCK_BUFGP         |   0.000|
UP          |    3.134(R)|   -0.518(R)|CCK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CCK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Qa          |    8.952(R)|CCK_BUFGP         |   0.000|
Qb          |    8.998(R)|CCK_BUFGP         |   0.000|
Qc          |    8.225(R)|CCK_BUFGP         |   0.000|
Qd          |    9.026(R)|CCK_BUFGP         |   0.000|
RCO         |    9.606(R)|CCK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock RCK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Qa          |    8.193(R)|RCK_BUFGP         |   0.000|
Qb          |    8.333(R)|RCK_BUFGP         |   0.000|
Qc          |    8.324(R)|RCK_BUFGP         |   0.000|
Qd          |    8.765(R)|RCK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCK            |    2.936|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCK            |    2.526|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ENT            |RCO            |    8.337|
G              |Qa             |    6.292|
G              |Qb             |    6.284|
G              |Qc             |    6.751|
G              |Qd             |    6.284|
R              |Qa             |    6.756|
R              |Qb             |    6.596|
R              |Qc             |    7.130|
R              |Qd             |    7.667|
UP             |RCO            |    9.622|
---------------+---------------+---------+


Analysis completed Wed Oct 07 16:25:38 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



