Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


********************************************************************************
At Local date and time: Sun Feb 19 00:45:02 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/Xilinx/project/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/Xilinx/project/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6slx150t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 144 -
processing license
Completion time: 5.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 72 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 98 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 112 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 119 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 128 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 137 -
Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 144 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 176 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 189 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 202 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 260 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 317 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 329 -
Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 342 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 352 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 362 -
Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 373 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 137 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 277 -
elaborating IP
ERROR:EDK:3900 - issued from TCL procedure "syslevel_update" line 48
   clock_generator_0 (clock_generator) - Clock generator failed to generate a
   clock circuit for the design clock_generator_0. For error analysis and hints
   to successfully generate the clock circuit, please refer to the file
   clock_generator_0.log in the project directory,
   /home/shebalin/Xilinx/project/LOM/simplified/system/clock_generator_0.log

ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun Feb 19 00:46:41 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/Xilinx/project/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/Xilinx/project/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6slx150t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 144 -
processing license
Completion time: 9.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 72 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 98 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 112 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 119 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 128 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 137 -
Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 144 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 176 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 189 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 202 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 260 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 317 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 329 -
Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 342 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 352 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 362 -
Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 373 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 137 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 277 -
elaborating IP
ERROR:EDK:3900 - issued from TCL procedure "syslevel_update" line 48
   clock_generator_0 (clock_generator) - Clock generator failed to generate a
   clock circuit for the design clock_generator_0. For error analysis and hints
   to successfully generate the clock circuit, please refer to the file
   clock_generator_0.log in the project directory,
   /home/shebalin/Xilinx/project/LOM/simplified/system/clock_generator_0.log

ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.gui

********************************************************************************
At Local date and time: Sun Feb 19 00:49:18 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/Xilinx/project/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/Xilinx/project/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6slx150t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 144 -
processing license
Completion time: 5.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 72 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 98 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 112 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 119 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 128 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 137 -
Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 144 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 176 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 189 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 202 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 260 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 317 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 329 -
Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 342 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 352 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 362 -
Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 373 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 137 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 277 -
elaborating IP
ERROR:EDK:3900 - issued from TCL procedure "syslevel_update" line 48
   clock_generator_0 (clock_generator) - Clock generator failed to generate a
   clock circuit for the design clock_generator_0. For error analysis and hints
   to successfully generate the clock circuit, please refer to the file
   clock_generator_0.log in the project directory,
   /home/shebalin/Xilinx/project/LOM/simplified/system/clock_generator_0.log

ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/clock_generator_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun Feb 19 00:50:12 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/Xilinx/project/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/Xilinx/project/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6slx150t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 144 -
processing license
Completion time: 7.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 72 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 98 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 112 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 119 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 128 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 137 -
Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 144 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 176 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 189 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 202 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 260 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 317 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 329 -
Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 342 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 352 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 362 -
Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 373 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 137 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 277 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 277 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_eth_ifc_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 373 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 277 -
Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/shebalin/Xilinx/project/LOM/simplified/system/implementation/clock_genera
tor_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 54.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


********************************************************************************
At Local date and time: Sun Feb 19 01:03:55 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/Xilinx/project/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/Xilinx/project/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6slx150t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 144 -
processing license
Completion time: 5.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 72 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 98 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 112 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 119 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 128 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 137 -
Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 144 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 176 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 189 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 202 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 260 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 317 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 329 -
Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 342 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 352 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 362 -
Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 373 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 137 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 277 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 277 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_eth_ifc_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 373 -
Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 277 -
Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/shebalin/Xilinx/project/LOM/simplified/system/implementation/clock_genera
tor_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 48.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make simmodel".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
Command = memgen -p xc6slx150tfgg900-3   -pe microblaze_0
/opt/Xilinx/13.4/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf -od
/home/shebalin/Xilinx/project/LOM/simplified
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs   -lp
/home/shebalin/Xilinx/project/IPRepository/  

Release 13.4 - Mem Generator Xilinx EDK 13.4 Build EDK_O.87xd
 (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: memgen -p xc6slx150tfgg900-3 -pe microblaze_0
/opt/Xilinx/13.4/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf -od
/home/shebalin/Xilinx/project/LOM/simplified -lp
/home/shebalin/Xilinx/project/IPRepository/
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs 

MHS file              : /.../project/LOM/simplified/system/system.mhs
Part (-p) [ family ]  : xc6slx150tfgg900-3 [ spartan6 ]
Output directory (-od): /home/shebalin/Xilinx/project/LOM/simplified/

Library Path (-lp): /home/shebalin/Xilinx/project/IPRepository/


Mem Generator started ...

Reading MHS file ...
lp : /home/shebalin/Xilinx/project/IPRepository/

Reading MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".


Running UPDATE Tcl procedures for OPTION TESTBENCHGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 137 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified/system/system.mhs line 277 -
elaborating IP

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm system_sim.bmm  -bd
/opt/Xilinx/13.4/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf tag microblaze_0 
-bx /home/shebalin/Xilinx/project/LOM/simplified -u   -p xc6slx150tfgg900-3 
Mem Generator done!

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make simmodel".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.gui
INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

ERROR:EDK - C_MEM_PART_DATA_DEPTH (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_DATA_DEPTH using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 263 
ERROR:EDK - C_MEM_PART_DATA_WIDTH (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_DATA_WIDTH using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 264 
ERROR:EDK - C_MEM_PART_NUM_BANK_BITS (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_NUM_BANK_BITS using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 265 
ERROR:EDK - C_MEM_PART_NUM_ROW_BITS (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_NUM_ROW_BITS using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 266 
ERROR:EDK - C_MEM_PART_NUM_COL_BITS (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_NUM_COL_BITS using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 267 
ERROR:EDK - C_MEM_PART_TRAS (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_TRAS using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 268 
ERROR:EDK - C_MEM_PART_TRASMAX (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_TRASMAX using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 269 
ERROR:EDK - C_MEM_PART_TRC (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_TRC using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 270 
ERROR:EDK - C_MEM_PART_TRCD (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_TRCD using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 271 
ERROR:EDK - C_MEM_PART_TWR (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_TWR using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 273 
ERROR:EDK - C_MEM_PART_TRP (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_TRP using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 274 
ERROR:EDK - C_MEM_PART_TMRD (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_TMRD using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 275 
ERROR:EDK - C_MEM_PART_TRRD (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_TRRD using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 276 
ERROR:EDK - C_MEM_PART_TRFC (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_TRFC using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 277 
ERROR:EDK - C_MEM_PART_TREFI (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_TREFI using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 278 
ERROR:EDK - C_MEM_PART_TCCD (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_TCCD using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 280 
ERROR:EDK - C_MEM_PART_TWTR (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_TWTR using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 281 
ERROR:EDK - C_MEM_PART_CAS_A_FMAX (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_CAS_A_FMAX using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 287 
ERROR:EDK - C_MEM_PART_CAS_A (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_CAS_A using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 288 
ERROR:EDK - C_MEM_PART_CAS_B_FMAX (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_CAS_B_FMAX using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 289 
ERROR:EDK - C_MEM_PART_CAS_B (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_CAS_B using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 290 
ERROR:EDK - C_MEM_PART_CAS_C_FMAX (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_CAS_C_FMAX using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 291 
ERROR:EDK - C_MEM_PART_CAS_C (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_CAS_C using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 292 
ERROR:EDK - C_MEM_PART_CAS_D_FMAX (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_CAS_D_FMAX using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 293 
ERROR:EDK - C_MEM_PART_CAS_D (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_PART_CAS_D using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 294 
ERROR:EDK - C_MEM_REG_DIMM (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_REG_DIMM using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 300 
ERROR:EDK - C_MEM_CLK_WIDTH (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_CLK_WIDTH using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 301 
ERROR:EDK - C_MEM_ODT_WIDTH (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_ODT_WIDTH using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 302 
ERROR:EDK - C_MEM_CE_WIDTH (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_CE_WIDTH using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 303 
ERROR:EDK - C_MEM_CS_N_WIDTH (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_CS_N_WIDTH using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 304 
ERROR:EDK - C_MEM_NUM_RANKS (IPNAME:mpmc, INSTANCE:MCB_DDR3) - can't use non-numeric string as operand of "*" 
ERROR:EDK:4114 - IPNAME: mpmc, INSTANCE: MCB_DDR3 - error computing override value for C_MEM_NUM_RANKS using tcl - /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 312 
INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


********************************************************************************
At Local date and time: Fri Mar 17 14:47:31 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/belle2/lom/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/belle2/lom/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING: vhdl is not supported as a language.  Using usenglish.
Parse /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line
   29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 144
- processing license
Completion time: 5.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 72 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 98 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 105
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 112
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 119
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 128
- Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 137
- Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 144
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 176
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 189
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 202
- Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 260
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 317
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 329
- Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 342
- Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 352
- Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 362
- Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 373
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 137
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 277
- elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 277
- Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 373
- Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 277
- Running NGCBUILD
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/shebalin/belle2/lom/project/simplified_bufplay/system/implementation/cloc
k_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 52.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make netlist".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make netlist".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make simmodel".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


********************************************************************************
At Local date and time: Mon Mar 27 20:24:00 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/belle2/lom/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/belle2/lom/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line
   29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 144
- processing license
Completion time: 5.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 72 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 98 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 105
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 112
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 119
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 128
- Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 137
- Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 144
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 176
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 189
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 202
- Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 260
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 317
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 329
- Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 342
- Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 352
- Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 362
- Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 373
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 137
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 277
- elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 277
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 373
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 277
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/shebalin/belle2/lom/project/simplified_bufplay/system/implementation/cloc
k_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 56.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!
INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


********************************************************************************
At Local date and time: Tue Mar 28 16:14:04 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/belle2/lom/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/belle2/lom/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line
   29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 144
- processing license
Completion time: 5.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 72 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 98 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 105
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 112
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 119
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 128
- Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 137
- Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 144
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 176
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 189
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 202
- Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 260
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 312
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 324
- Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 337
- Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 347
- Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 357
- Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 368
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 137
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 277
- elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 277
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 368
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 277
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/shebalin/belle2/lom/project/simplified_bufplay/system/implementation/cloc
k_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 48.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!
INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


********************************************************************************
At Local date and time: Wed Mar 29 11:14:24 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/belle2/lom/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/belle2/lom/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line
   29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 145
- processing license
Completion time: 4.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 73 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 99 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 106
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 113
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 120
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 129
- Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 138
- Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 145
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 177
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 190
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 203
- Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 261
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 313
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 325
- Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 338
- Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 348
- Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 358
- Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 369
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 138
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 278
- elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 278
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 369
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 278
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/shebalin/belle2/lom/project/simplified_bufplay/system/implementation/cloc
k_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 48.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Make instance clock_generator_0 port CLKOUT5 external with net as port name
Instance clock_generator_0 port CLKOUT5 connector undefined, using clock_generator_0_CLKOUT5

********************************************************************************
At Local date and time: Wed Mar 29 12:03:44 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/belle2/lom/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/belle2/lom/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: clock_generator_0_CLKOUT5_pin, CONNECTOR:
   clock_generator_0_CLKOUT5 - No driver found. Port will be driven to GND -
   /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line
   71 
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line
   29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 146
- processing license
Completion time: 5.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 74 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 100
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 107
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 114
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 121
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 130
- Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 139
- Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 146
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 178
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 191
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 204
- Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 262
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 316
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 328
- Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 341
- Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 351
- Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 361
- Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 372
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 139
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 279
- elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 279
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 372
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 279
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/shebalin/belle2/lom/project/simplified_bufplay/system/implementation/cloc
k_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 48.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
Command = testbenchgen  -tm testbench -p xc6slx150tfgg900-3 -lang vhdl -od
/home/shebalin/belle2/lom/project/simplified_bufplay -external_mem_sim no
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs   -lp
/home/shebalin/belle2/lom/IPRepository/  

Release 13.4 - TestBench Generator Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: testbenchgen -tm testbench -p xc6slx150tfgg900-3 -lang vhdl -od
/home/shebalin/belle2/lom/project/simplified_bufplay -external_mem_sim no -lp
/home/shebalin/belle2/lom/IPRepository/
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs 

MHS file              : /.../project/simplified_bufplay/system/system.mhs
Language (-lang)      : VHDL
Part (-p) [ family ]  : xc6slx150tfgg900-3 [ spartan6 ]
Output directory (-od): /home/shebalin/belle2/lom/project/simplified_bufplay/

Library Path (-lp): /home/shebalin/belle2/lom/IPRepository/

External memory simulation (-external_mem_sim) : FALSE 


TestBench Generator started ...

Reading MHS file ...
lp : /home/shebalin/belle2/lom/IPRepository/

Reading MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: clock_generator_0_CLKOUT5_pin, CONNECTOR:
   clock_generator_0_CLKOUT5 - No driver found. Port will be driven to GND -
   /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line
   71 
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line
   29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".


Running UPDATE Tcl procedures for OPTION TESTBENCHGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 139
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 279
- elaborating IP
TestBench Generator done!

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


********************************************************************************
At Local date and time: Wed Mar 29 15:23:42 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/belle2/lom/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/belle2/lom/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line
   29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 145
- processing license
Completion time: 4.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 73 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 99 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 106
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 113
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 120
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 129
- Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 138
- Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 145
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 177
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 190
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 203
- Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 261
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 313
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 325
- Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 338
- Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 348
- Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 358
- Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 369
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 138
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 278
- elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 278
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 369
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 278
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/shebalin/belle2/lom/project/simplified_bufplay/system/implementation/cloc
k_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 51.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


********************************************************************************
At Local date and time: Wed Mar 29 18:18:54 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/belle2/lom/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/belle2/lom/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/belle2/lom/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_
   00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line
   29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 145
- processing license
Completion time: 5.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 73 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 99 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 106
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 113
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 120
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 129
- Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 138
- Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 145
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 177
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 190
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 203
- Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 261
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 318
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 330
- Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 343
- Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 353
- Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 363
- Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 374
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 138
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 278
- elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 278
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_eth_ifc_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 374
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/shebalin/belle2/lom/project/simplified_bufplay/system/system.mhs line 278
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/shebalin/belle2/lom/project/simplified_bufplay/system/implementation/cloc
k_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 51.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/belle2/lom/project/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
WARNING:EDK - elf file specified with tag ElfSim:
   /home/shebalin/Xilinx/project/workspace/ws/lwip_echo_server_0/Debug/lwip_echo
   _server_0.elf not found
INFO:EDK - Resetting ElfSim tag in the project file... 
ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


********************************************************************************
At Local date and time: Wed Jul 12 13:54:41 2017
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp /home/shebalin/Xilinx/project/IPRepository/  -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs
WARNING: vhdl is not supported as a language.  Using usenglish.

Command Line: platgen -p xc6slx150tfgg900-3 -lang vhdl -intstyle ise -lp
/home/shebalin/Xilinx/project/IPRepository/ -toplevel no -ti system_i -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6slx150t' is
   available, it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line
   29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to
   use this component. This license does not give you access to source code
   implementing this component.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Soft_TEMAC core has constraints automatically generated by XPS in
implementation/soft_temac_wrapper/soft_temac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The MCB_DDR3 core has constraints automatically generated by XPS in
implementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:xps_ll_temac INSTANCE:Soft_TEMAC -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 146
- processing license
Completion time: 17.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 74 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 100
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 107
- Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 114
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 121
- Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 130
- Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 139
- Copying cache implementation netlist
IPNAME:xps_ll_temac INSTANCE:soft_temac -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 146
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 178
- Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 191
- Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb_ddr3 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 204
- Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:generic_spi -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 262
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 319
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 331
- Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 344
- Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 354
- Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:xps_iic_0 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 364
- Copying cache implementation netlist
IPNAME:mb_eth_ifc INSTANCE:mb_eth_ifc_0 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 375
- Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 139
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 279
- elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 279
- Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_eth_ifc_0 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 375
- Running XST synthesis
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 279
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
WARNING: vhdl is not supported as a language.  Using usenglish.

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild -p
xc6slx150tfgg900-3 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/implementation/cloc
k_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   8 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 140.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


********************************************************************************
At Local date and time: Thu Jul 13 23:46:05 2017
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Thu Jul 13 23:46:18 2017
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
touch __xps/ise/system.xpssyn
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu Jul 13 23:47:26 2017
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
touch __xps/ise/system.xpssyn
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu Jul 13 23:47:29 2017
 make -f system.make netlist started...
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Thu Jul 13 23:49:04 2017
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
Command = memgen -p xc6slx150tfgg900-3   -pe microblaze_0
/opt/Xilinx/13.4/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf -od
/home/shebalin/Xilinx/project/LOM/simplified_bufplay
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs   -lp
/home/shebalin/Xilinx/project/IPRepository/  

Release 13.4 - Mem Generator Xilinx EDK 13.4 Build EDK_O.87xd
 (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: memgen -p xc6slx150tfgg900-3 -pe microblaze_0
/opt/Xilinx/13.4/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf -od
/home/shebalin/Xilinx/project/LOM/simplified_bufplay -lp
/home/shebalin/Xilinx/project/IPRepository/
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs 

MHS file              : /.../LOM/simplified_bufplay/system/system.mhs
Part (-p) [ family ]  : xc6slx150tfgg900-3 [ spartan6 ]
Output directory (-od): /home/shebalin/Xilinx/project/LOM/simplified_bufplay/

Library Path (-lp): /home/shebalin/Xilinx/project/IPRepository/


Mem Generator started ...

Reading MHS file ...
lp : /home/shebalin/Xilinx/project/IPRepository/

Reading MPD definitions ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 10 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: HostMiimRdy, CONNECTOR: host_mii_rdy - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 272 
WARNING:EDK:4180 - PORT: HostRdData, CONNECTOR: host_rd_data - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 273 
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ETH_MDINT, CONNECTOR: ETH_MDINT - floating connection -
   /home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line
   29 
WARNING:EDK:4181 - PORT: HostMiimSel, CONNECTOR: host_mii_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 274 
WARNING:EDK:4181 - PORT: HostReq, CONNECTOR: host_req - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 275 
WARNING:EDK:4181 - PORT: HostAddr, CONNECTOR: host_addr - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 276 
WARNING:EDK:4181 - PORT: HostEmac1Sel, CONNECTOR: host_emac1_sel - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 277 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b
   /data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x88000000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 297 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_SUBTYPE value to IXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 353 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to DXCL -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 404 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_PIM1_B_SUBTYPE value to SDMA -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 409 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111000100 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK - : MCB_DDR3::MPMC period of 3334 ps is not inside range 2500-2499
   ps for memory "MT41J64M16XX-187E".


Running UPDATE Tcl procedures for OPTION TESTBENCHGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 139
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/system.mhs line 279
- elaborating IP

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
orig_family is spartan6
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tcl is overriding
   PARAMETER C_FAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_BASEFAMILY value to spartan6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 152 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to MCB_DDR3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_USE_MCB_S6_PHY value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 265 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 306 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 310 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'clock' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_DXCL
  (0x48000000-0x4fffffff) MCB_DDR3	microblaze_0_IXCL
  (0x81400000-0x8140ffff) LEDS	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches	mb_plb
  (0x81440000-0x8144ffff) xps_timer_0	mb_plb
  (0x83400000-0x8340ffff) Generic_SPI	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x84600000-0x8460ffff) MCB_DDR3	mb_plb
  (0x84800000-0x8480ffff) xps_intc_0	mb_plb
  (0x84a00000-0x84a0ffff) xps_iic_0	mb_plb
  (0x87000000-0x8707ffff) Soft_TEMAC	mb_plb
  (0x88000000-0x8800ffff) mb_eth_ifc_0	mb_plb
  (0x88800000-0x8880ffff) mb_eth_ifc_0	mb_plb
  (0x88810000-0x8881ffff) mb_eth_ifc_0	mb_plb
  (0x88820000-0x8882ffff) mb_eth_ifc_0	mb_plb
  (0x88830000-0x8883ffff) mb_eth_ifc_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_P2P value to 0 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 427 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 10 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: xps_ll_temac, INSTANCE:Soft_TEMAC - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03
   _a/data/xps_ll_temac_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDS - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_DWIDTH value to 32 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 423 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:MCB_DDR3 - tool is overriding PARAMETER
   C_SDMA_CTRL1_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/
   mpmc_v2_1_0.mpd line 425 
INFO:EDK:4130 - IPNAME: xps_spi, INSTANCE:Generic_SPI - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_02_a/da
   ta/xps_spi_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/m
   dm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_iic, INSTANCE:xps_iic_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_03_a/da
   ta/xps_iic_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: mb_eth_ifc, INSTANCE:mb_eth_ifc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/shebalin/Xilinx/project/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc
   _v1_00_a/data/mb_eth_ifc_v2_1_0.mpd line 29 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm system_sim.bmm  -bd
/opt/Xilinx/13.4/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf tag microblaze_0 
-bx /home/shebalin/Xilinx/project/LOM/simplified_bufplay -u   -p
xc6slx150tfgg900-3 
Mem Generator done!

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - Invalid path specified for ModuleSearchPath in XMP file. Please
   make sure that the directory specified exists.
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


********************************************************************************
At Local date and time: Fri Jul 14 03:08:04 2017
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.


********************************************************************************
At Local date and time: Thu Jul 20 15:09:07 2017
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
touch __xps/ise/system.xpssyn
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Thu Jul 20 15:09:13 2017
 make -f system.make netlist started...
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
WARNING: vhdl is not supported as a language.  Using usenglish.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/13.4/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
</opt/Xilinx/13.4/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

ERROR:EDK -  
   Error while running "gmake -f system.make init_bram".
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:coreutil - Full license for component <soft_temac_wrap_v2> allows you to use this component. This license does not give you access to source code implementing this component.

Writing filter settings....
Done writing filter settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.filters
Done writing Tab View settings to:
	/home/shebalin/Xilinx/project/LOM/simplified_bufplay/system/etc/system.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

