// Seed: 3995021297
`timescale 1 ps / 1 ps
module module_0 (
    input id_0
    , id_1
);
  always @(negedge id_0)
    if (1) id_1 <= id_1;
    else id_1 <= id_0;
  assign id_1 = 1 - 1;
  logic id_2;
  logic id_3 = (1), id_4;
  assign id_3 = "" ^ id_3;
endmodule
