Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/" --output-directory="C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios/" --report-file="bsf:C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios.bsf" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios.qsys"
Progress: Loading PBL 2 DO KARAIO VOADOR/Nios.qsys
Progress: Reading input file
Progress: Adding Clk [clock_source 13.1]
Progress: Parameterizing module Clk
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding Nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module Nios
Progress: Adding Jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module Jtag
Progress: Adding pushbutton_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbutton_2
Progress: Adding led_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module led_1
Progress: Adding led_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module led_2
Progress: Adding led_3 [altera_avalon_pio 13.1]
Progress: Parameterizing module led_3
Progress: Adding led_4 [altera_avalon_pio 13.1]
Progress: Parameterizing module led_4
Progress: Adding led_5 [altera_avalon_pio 13.1]
Progress: Parameterizing module led_5
Progress: Adding pushbutton_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbutton_1
Progress: Adding dip_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module dip_0
Progress: Adding dip_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module dip_1
Progress: Adding dip_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module dip_2
Progress: Adding dip_3 [altera_avalon_pio 13.1]
Progress: Parameterizing module dip_3
Progress: Adding LCD_0 [LCD 1.0]
Progress: Parameterizing module LCD_0
Progress: Adding eth_tse_0 [altera_eth_tse 13.1]
Progress: Parameterizing module eth_tse_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.pushbutton_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.pushbutton_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.dip_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.dip_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.dip_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.dip_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.eth_tse_0.receive/eth_tse_0.transmit: The source has a ready latency of 2, while the sink has 0. Avalon Streaming Transform will be executed.
Info: Nios.eth_tse_0.receive/eth_tse_0.transmit: The width of the error signal from the source is 6 bits, but is 1 bits to the sink. Avalon Streaming Transform will be executed.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/" --output-directory="C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios/synthesis/" --file-set=QUARTUS_SYNTH --report-file="html:C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios.html" --report-file="sopcinfo:C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios.sopcinfo" --report-file="cmp:C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios.cmp" --report-file="qip:C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios/synthesis/Nios.qip" --report-file=svd --report-file="regmap:C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios/synthesis/Nios.regmap" --report-file="debuginfo:C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios/synthesis/Nios.debuginfo" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file="C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios.qsys" --language=VERILOG
Progress: Loading PBL 2 DO KARAIO VOADOR/Nios.qsys
Progress: Reading input file
Progress: Adding Clk [clock_source 13.1]
Progress: Parameterizing module Clk
Progress: Adding memory [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module memory
Progress: Adding Nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module Nios
Progress: Adding Jtag [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module Jtag
Progress: Adding pushbutton_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbutton_2
Progress: Adding led_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module led_1
Progress: Adding led_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module led_2
Progress: Adding led_3 [altera_avalon_pio 13.1]
Progress: Parameterizing module led_3
Progress: Adding led_4 [altera_avalon_pio 13.1]
Progress: Parameterizing module led_4
Progress: Adding led_5 [altera_avalon_pio 13.1]
Progress: Parameterizing module led_5
Progress: Adding pushbutton_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pushbutton_1
Progress: Adding dip_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module dip_0
Progress: Adding dip_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module dip_1
Progress: Adding dip_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module dip_2
Progress: Adding dip_3 [altera_avalon_pio 13.1]
Progress: Parameterizing module dip_3
Progress: Adding LCD_0 [LCD 1.0]
Progress: Parameterizing module LCD_0
Progress: Adding eth_tse_0 [altera_eth_tse 13.1]
Progress: Parameterizing module eth_tse_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios.pushbutton_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.pushbutton_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.dip_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.dip_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.dip_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.dip_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios.eth_tse_0.receive/eth_tse_0.transmit: The source has a ready latency of 2, while the sink has 0. Avalon Streaming Transform will be executed.
Info: Nios.eth_tse_0.receive/eth_tse_0.transmit: The width of the error signal from the source is 6 bits, but is 1 bits to the sink. Avalon Streaming Transform will be executed.
Info: Nios: Generating Nios "Nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 17 modules, 69 connections
Info: merlin_custom_instruction_transform: After transform: 20 modules, 72 connections
Info: merlin_initial_interconnect_transform: After transform: 16 modules, 61 connections
Info: merlin_translator_transform: After transform: 33 modules, 128 connections
Info: merlin_domain_transform: After transform: 66 modules, 351 connections
Info: merlin_router_transform: After transform: 83 modules, 418 connections
Info: merlin_network_to_switch_transform: After transform: 116 modules, 502 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 119 modules, 620 connections
Info: merlin_hierarchy_transform: After transform: 21 modules, 76 connections
Info: merlin_mm_transform: After transform: 21 modules, 76 connections
Info: merlin_interrupt_mapper_transform: After transform: 22 modules, 80 connections
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform: After transform: 23 modules, 83 connections
Info: reset_adaptation_transform: After transform: 26 modules, 87 connections
Warning: Nios: "No matching role found for Nios_custom_instruction_master_translator:ci_slave:ci_slave_ipending (ipending)"
Warning: Nios: "No matching role found for Nios_custom_instruction_master_translator:ci_slave:ci_slave_estatus (estatus)"
Warning: Nios: "No matching role found for Nios_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: Nios: "No matching role found for Nios_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: memory: Starting RTL generation for module 'Nios_memory'
Info: memory:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_memory --dir=C:/Users/Gabriel/AppData/Local/Temp/alt7826_2896500540892912768.dir/0002_memory_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt7826_2896500540892912768.dir/0002_memory_gen//Nios_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'Nios_memory'
Info: memory: "Nios" instantiated altera_avalon_onchip_memory2 "memory"
Info: Nios: Starting RTL generation for module 'Nios_Nios'
Info: Nios:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Nios_Nios --dir=C:/Users/Gabriel/AppData/Local/Temp/alt7826_2896500540892912768.dir/0003_Nios_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt7826_2896500540892912768.dir/0003_Nios_gen//Nios_Nios_processor_configuration.pl  --do_build_sim=0  ]
Info: Nios: # 2018.10.22 14:29:12 (*) Starting Nios II generation
Info: Nios: # 2018.10.22 14:29:12 (*)   Checking for plaintext license.
Info: Nios: # 2018.10.22 14:29:16 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: Nios: # 2018.10.22 14:29:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: Nios: # 2018.10.22 14:29:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: Nios: # 2018.10.22 14:29:16 (*)   Plaintext license not found.
Info: Nios: # 2018.10.22 14:29:16 (*)   No license required to generate encrypted Nios II/e.
Info: Nios: # 2018.10.22 14:29:16 (*)   Elaborating CPU configuration settings
Info: Nios: # 2018.10.22 14:29:16 (*)   Creating all objects for CPU
Info: Nios: # 2018.10.22 14:29:18 (*)   Generating RTL from CPU objects
Info: Nios: # 2018.10.22 14:29:18 (*)   Creating plain-text RTL
Info: Nios: # 2018.10.22 14:29:21 (*) Done Nios II generation
Info: Nios: Done RTL generation for module 'Nios_Nios'
Info: Nios: "Nios" instantiated altera_nios2_qsys "Nios"
Info: Jtag: Starting RTL generation for module 'Nios_Jtag'
Info: Jtag:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_Jtag --dir=C:/Users/Gabriel/AppData/Local/Temp/alt7826_2896500540892912768.dir/0004_Jtag_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt7826_2896500540892912768.dir/0004_Jtag_gen//Nios_Jtag_component_configuration.pl  --do_build_sim=0  ]
Info: Jtag: Done RTL generation for module 'Nios_Jtag'
Info: Jtag: "Nios" instantiated altera_avalon_jtag_uart "Jtag"
Info: pushbutton_2: Starting RTL generation for module 'Nios_pushbutton_2'
Info: pushbutton_2:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_pushbutton_2 --dir=C:/Users/Gabriel/AppData/Local/Temp/alt7826_2896500540892912768.dir/0005_pushbutton_2_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt7826_2896500540892912768.dir/0005_pushbutton_2_gen//Nios_pushbutton_2_component_configuration.pl  --do_build_sim=0  ]
Info: pushbutton_2: Done RTL generation for module 'Nios_pushbutton_2'
Info: pushbutton_2: "Nios" instantiated altera_avalon_pio "pushbutton_2"
Info: led_1: Starting RTL generation for module 'Nios_led_1'
Info: led_1:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_led_1 --dir=C:/Users/Gabriel/AppData/Local/Temp/alt7826_2896500540892912768.dir/0006_led_1_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt7826_2896500540892912768.dir/0006_led_1_gen//Nios_led_1_component_configuration.pl  --do_build_sim=0  ]
Info: led_1: Done RTL generation for module 'Nios_led_1'
Info: led_1: "Nios" instantiated altera_avalon_pio "led_1"
Info: dip_0: Starting RTL generation for module 'Nios_dip_0'
Info: dip_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_dip_0 --dir=C:/Users/Gabriel/AppData/Local/Temp/alt7826_2896500540892912768.dir/0007_dip_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Gabriel/AppData/Local/Temp/alt7826_2896500540892912768.dir/0007_dip_0_gen//Nios_dip_0_component_configuration.pl  --do_build_sim=0  ]
Info: dip_0: Done RTL generation for module 'Nios_dip_0'
Info: dip_0: "Nios" instantiated altera_avalon_pio "dip_0"
Info: LCD_0: "Nios" instantiated LCD "LCD_0"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: eth_tse_0: "Nios" instantiated altera_eth_tse "eth_tse_0"
Info: Nios_custom_instruction_master_translator: "Nios" instantiated altera_customins_master_translator "Nios_custom_instruction_master_translator"
Info: Nios_custom_instruction_master_multi_xconnect: "Nios" instantiated altera_customins_xconnect "Nios_custom_instruction_master_multi_xconnect"
Info: Nios_custom_instruction_master_multi_slave_translator0: "Nios" instantiated altera_customins_slave_translator "Nios_custom_instruction_master_multi_slave_translator0"
Info: pipeline_bridge_swap_transform: After transform: 103 modules, 349 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 103 modules, 349 connections
Info: mm_interconnect_0: "Nios" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "Nios" instantiated altera_irq_mapper "irq_mapper"
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 6 connections
Info: No custom instruction connections, skipping transform 
Info: avalon_st_adapter: "Nios" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "Nios" instantiated altera_reset_controller "rst_controller"
Info: i_tse_mac: "eth_tse_0" instantiated altera_eth_tse_mac "i_tse_mac"
Info: Nios_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Nios_instruction_master_translator"
Info: Nios_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Nios_jtag_debug_module_translator"
Info: Nios_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Nios_instruction_master_translator_avalon_universal_master_0_agent"
Info: Nios_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Nios_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: Nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/Gabriel/Documents/GitHub/PBL 2 DO KARAIO VOADOR/Nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: Starting generation. 
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: timing_adapter_0: Starting generation. 
Info: timing_adapter_0_fifo: Starting generation. 
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: Nios: Done "Nios" with 35 modules, 141 files, 3333829 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
