
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.026110                       # Number of seconds simulated
sim_ticks                                 26110323000                       # Number of ticks simulated
final_tick                                26110323000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92329                       # Simulator instruction rate (inst/s)
host_op_rate                                   180272                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               92029513                       # Simulator tick rate (ticks/s)
host_mem_usage                                 710952                       # Number of bytes of host memory used
host_seconds                                   283.72                       # Real time elapsed on the host
sim_insts                                    26195418                       # Number of instructions simulated
sim_ops                                      51146313                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          107648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          137472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              245120                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       107648                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         107648                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1682                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2148                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3830                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4122814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5265044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                9387858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4122814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4122814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4122814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5265044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9387858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1682.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2148.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                10157                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3830                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3830                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  245120                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   245120                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                362                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                381                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                369                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                272                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                293                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                235                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                258                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                257                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                243                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               169                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                97                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               189                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               189                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    26110230000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3830                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3151                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      557                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      102                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2035                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     120.357740                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     85.971120                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    165.247188                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1570     77.15%     77.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          281     13.81%     90.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           51      2.51%     93.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           35      1.72%     95.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           32      1.57%     96.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           18      0.88%     97.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            7      0.34%     97.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           11      0.54%     98.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2035                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       107648                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       137472                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 4122813.800503348466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 5265044.021094645374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1682                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2148                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     64638750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    590604250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38429.70                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    274955.42                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     583430500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                655243000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19150000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                     152331.72                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                171081.72                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          9.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       9.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.07                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1793                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  46.81                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     6817292.43                       # Average gap between requests
system.mem_ctrl.pageHitRate                     46.81                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   9096360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4834830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 16878960                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1005551040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             217421940                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              84689760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       2774703000                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       2355797760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3527041320                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              9996776040                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             382.866809                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           25411580500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     186114500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      425103500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   13191766750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   6134904500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       87524500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   6084909250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   5447820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2887995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10467240                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          564854160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             124748490                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              44053440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1618110870                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       1271281440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        4707681480                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              8349672615                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             319.784348                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           25721677750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      94235000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      238940000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   18862593500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   3310620000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       55420500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   3548514000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 8132462                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8132462                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            787146                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4013554                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2941905                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             373324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4013554                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2295133                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1718421                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       371622                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     9580988                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7744782                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         15932                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2660                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7538779                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           650                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     26110323000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         52220647                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             934780                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       40072623                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8132462                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5237038                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      50421301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1587068                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  363                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4177                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          218                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   7538291                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2577                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           52154397                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.535759                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.789093                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9751495     18.70%     18.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4709240      9.03%     27.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 37693662     72.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             52154397                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.155733                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.767371                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5099893                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7971675                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  33894736                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4394559                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 793534                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               72351477                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               2753111                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 793534                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  9431166                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1342351                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2178                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  33799016                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6786152                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               69496649                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               1377424                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   995                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2652034                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1707                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2368271                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             6215                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            62302247                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             167542608                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        122553043                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             23137                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              45202472                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 17099775                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 46                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             45                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6066983                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             12035105                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8683084                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1264301                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           362310                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   66779116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 611                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  56760558                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1679385                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        15633413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     27678694                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            585                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      52154397                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.088318                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.717322                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11318355     21.70%     21.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            24911526     47.76%     69.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15924516     30.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        52154397                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                17632636     75.92%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    258      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     26      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3813987     16.42%     92.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1776972      7.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            188839      0.33%      0.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              38639988     68.08%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                21633      0.04%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1674      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  885      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  439      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 299      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10049811     17.71%     86.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7835487     13.80%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           12866      0.02%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8619      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               56760558                       # Type of FU issued
system.cpu.iq.rate                           1.086937                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    23223900                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.409156                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          190531487                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          82373653                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     54807672                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               47311                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              46756                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        19591                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               79772180                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   23439                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3971357                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3315442                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        15207                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7559                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1164885                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          505                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5076                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 793534                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  664806                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 57521                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            66779727                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            640212                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              12035105                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8683084                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                235                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  17385                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 27151                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7559                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         386882                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       445027                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               831909                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              55141055                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9579844                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1619503                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     17322676                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5174437                       # Number of branches executed
system.cpu.iew.exec_stores                    7742832                       # Number of stores executed
system.cpu.iew.exec_rate                     1.055924                       # Inst execution rate
system.cpu.iew.wb_sent                       54895784                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      54827263                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  38350589                       # num instructions producing a value
system.cpu.iew.wb_consumers                  70614173                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.049915                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.543100                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        14275174                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            787386                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     50829375                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.006235                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.904061                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20614591     40.56%     40.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9283255     18.26%     58.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     20931529     41.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     50829375                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             26195418                       # Number of instructions committed
system.cpu.commit.committedOps               51146313                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       16237862                       # Number of memory references committed
system.cpu.commit.loads                       8719663                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4989960                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      18080                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  50846401                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1855286                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       137947      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         34746005     67.93%     68.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           21506      0.04%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1645      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8711217     17.03%     85.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        7509921     14.68%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         8446      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8278      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          51146313                       # Class of committed instruction
system.cpu.commit.bw_lim_events              20931529                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     95319333                       # The number of ROB reads
system.cpu.rob.rob_writes                   132170748                       # The number of ROB writes
system.cpu.timesIdled                             770                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           66250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    26195418                       # Number of Instructions Simulated
system.cpu.committedOps                      51146313                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.993503                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.993503                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.501630                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.501630                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 97232405                       # number of integer regfile reads
system.cpu.int_regfile_writes                41534743                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     11486                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10985                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   9125537                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7242811                       # number of cc regfile writes
system.cpu.misc_regfile_reads                26105360                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999614                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12951075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            255497                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.689734                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999614                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105115777                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105115777                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5236641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5236641                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      7458557                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7458557                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data     12695198                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12695198                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12695200                       # number of overall hits
system.cpu.dcache.overall_hits::total        12695200                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       351597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        351597                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        60736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        60736                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data       412333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         412333                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       412335                       # number of overall misses
system.cpu.dcache.overall_misses::total        412335                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4250024500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4250024500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1419371500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1419371500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   5669396000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5669396000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5669396000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5669396000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5588238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5588238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      7519293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7519293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13107531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13107531                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13107535                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13107535                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062917                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008077                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008077                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031458                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031458                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031458                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031458                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12087.772364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12087.772364                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23369.525487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23369.525487                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13749.556790                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13749.556790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13749.490099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13749.490099                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41429                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5176                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.004057                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       250629                       # number of writebacks
system.cpu.dcache.writebacks::total            250629                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       152744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       152744                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3824                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3824                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       156568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       156568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       156568                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       156568                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198853                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198853                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        56912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        56912                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       255765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       255765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       255767                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       255767                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2394172004                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2394172004                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1328405000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1328405000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        23000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        23000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3722577004                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3722577004                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3722600004                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3722600004                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019513                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019513                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12039.908898                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12039.908898                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23341.386702                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23341.386702                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14554.677161                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14554.677161                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14554.653274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14554.653274                       # average overall mshr miss latency
system.cpu.dcache.replacements                 255481                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.479587                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7537685                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5945                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1267.903280                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   498.479587                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.973593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60312265                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60312265                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      7531740                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7531740                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      7531740                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7531740                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7531740                       # number of overall hits
system.cpu.icache.overall_hits::total         7531740                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6550                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6550                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         6550                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6550                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6550                       # number of overall misses
system.cpu.icache.overall_misses::total          6550                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    232008999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    232008999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    232008999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    232008999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    232008999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    232008999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7538290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7538290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      7538290                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7538290                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7538290                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7538290                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000869                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000869                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000869                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000869                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000869                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000869                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35421.221221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35421.221221                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35421.221221                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35421.221221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35421.221221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35421.221221                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          801                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          604                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          604                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          604                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          604                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          604                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          604                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5946                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5946                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         5946                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5946                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5946                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5946                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    197177499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    197177499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    197177499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    197177499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    197177499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    197177499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000789                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000789                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000789                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000789                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33161.368819                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33161.368819                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33161.368819                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33161.368819                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33161.368819                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33161.368819                       # average overall mshr miss latency
system.cpu.icache.replacements                   4987                       # number of replacements
system.l2bus.snoop_filter.tot_requests         522183                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       260528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests        15927                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              204730                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        250667                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             10076                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               272                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               49                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              56712                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             56712                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         204731                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        16484                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       766520                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  783004                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       355456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     32377536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 32732992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               945                       # Total snoops (count)
system.l2bus.snoopTraffic                       41984                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             261990                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.061037                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.239398                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   245999     93.90%     93.90% # Request fanout histogram
system.l2bus.snoop_fanout::1                    15991      6.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               261990                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            762355500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            14979765                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           638768497                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2751.669182                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 511453                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3844                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               133.052289                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1430.310068                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1321.359114                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.349197                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.322597                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.671794                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3569                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          569                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2735                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.871338                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              4095476                       # Number of tag accesses
system.l2cache.tags.data_accesses             4095476                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks       250632                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       250632                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        54768                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            54768                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         3860                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data       198349                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       202209                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            3860                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          253117                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              256977                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3860                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         253117                       # number of overall hits
system.l2cache.overall_hits::total             256977                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data         1935                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1935                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1692                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          218                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1910                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1692                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2153                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3845                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1692                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2153                       # number of overall misses
system.l2cache.overall_misses::total             3845                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    675465000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    675465000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    146029000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18783000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    164812000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    146029000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    694248000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    840277000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    146029000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    694248000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    840277000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks       250632                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       250632                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        56703                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        56703                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         5552                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       198567                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       204119                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         5552                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       255270                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          260822                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         5552                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       255270                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         260822                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.034125                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.034125                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.304755                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.001098                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.009357                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.304755                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.008434                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.014742                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.304755                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.008434                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.014742                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 349077.519380                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 349077.519380                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 86305.555556                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 86160.550459                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86289.005236                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 86305.555556                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 322456.107757                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 218537.581274                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 86305.555556                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 322456.107757                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 218537.581274                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             35                       # number of writebacks
system.l2cache.writebacks::total                   35                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1935                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1935                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1692                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          218                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1910                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1692                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2153                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3845                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1692                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2153                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3845                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    671595000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    671595000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    142647000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18347000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    160994000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    142647000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    689942000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    832589000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    142647000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    689942000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    832589000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.034125                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.034125                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.304755                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001098                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.009357                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.304755                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.008434                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.014742                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.304755                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.008434                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.014742                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 347077.519380                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 347077.519380                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84306.737589                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84160.550459                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84290.052356                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84306.737589                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 320456.107757                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 216538.101430                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84306.737589                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 320456.107757                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 216538.101430                       # average overall mshr miss latency
system.l2cache.replacements                       275                       # number of replacements
system.l3bus.snoop_filter.tot_requests           4113                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests          269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1909                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty            35                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict               234                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1935                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1935                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1909                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         7957                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       248256                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               3844                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     3844    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 3844                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              2126500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             9610000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2807.691032                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   3879                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3830                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.012794                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1470.538720                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1337.152312                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.044877                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.040807                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.085684                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3830                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          570                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         3008                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.116882                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                65894                       # Number of tag accesses
system.l3cache.tags.data_accesses               65894                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks           35                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total           35                       # number of WritebackDirty hits
system.l3cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data            5                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total           14                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data               5                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                  14                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l3cache.overall_hits::.cpu.data              5                       # number of overall hits
system.l3cache.overall_hits::total                 14                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data         1935                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1935                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1682                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          213                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1895                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1682                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2148                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3830                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1682                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2148                       # number of overall misses
system.l3cache.overall_misses::total             3830                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    654180000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    654180000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    127230000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16275000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    143505000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    127230000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    670455000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    797685000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    127230000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    670455000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    797685000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks           35                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total           35                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data         1935                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1935                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1691                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          218                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1909                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1691                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2153                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            3844                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1691                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2153                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           3844                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.994678                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.977064                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.992666                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.994678                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.997678                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.996358                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.994678                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.997678                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.996358                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 338077.519380                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 338077.519380                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 75642.092747                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 76408.450704                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75728.232190                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 75642.092747                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 312129.888268                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 208272.845953                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 75642.092747                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 312129.888268                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 208272.845953                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data         1935                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1935                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1682                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          213                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1895                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1682                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2148                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3830                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1682                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2148                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3830                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    650310000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    650310000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    123866000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15849000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    139715000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    123866000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    666159000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    790025000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    123866000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    666159000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    790025000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.994678                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.977064                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.992666                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.994678                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.997678                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.996358                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.994678                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.997678                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.996358                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 336077.519380                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 336077.519380                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73642.092747                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74408.450704                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73728.232190                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73642.092747                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 310129.888268                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 206272.845953                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73642.092747                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 310129.888268                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 206272.845953                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          3830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  26110323000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1895                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1935                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1895                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       245120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       245120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  245120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3830                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3830    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3830                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1915000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10307000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
