Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/craig robertson/Desktop/i2c/i2c/tb_isim_beh.exe" -prj "C:/Users/craig robertson/Desktop/i2c/i2c/tb_beh.prj" "work.tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/craig robertson/Desktop/i2c/i2c/systemPLL.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/i2c/i2c/i2c_mini.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/i2c/i2c/chrontel_serial_bus_driver.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/i2c/i2c/chrontel_CH7301C_driver.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/i2c/i2c/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IBUFGDS
Compiling module BUFG
Compiling module PLL_ADV(CLKFBOUT_MULT=63,CLKIN1_...
Compiling module systemPLL
Compiling module chrontel_serial_bus_driver
Compiling module ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module OBUFDS
Compiling module chrontel_CH7301C_driver
Compiling module i2c_mini
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 11 Verilog Units
Built simulation executable C:/Users/craig robertson/Desktop/i2c/i2c/tb_isim_beh.exe
Fuse Memory Usage: 43552 KB
Fuse CPU Usage: 826 ms
