/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* d */
#define d_0_DRIVEMODE CY_GPIO_DM_STRONG
#define d_0_INBUF_ENABLED 1u
#define d_0_INIT_DRIVESTATE 1u
#define d_0_INIT_MUXSEL 2u
#define d_0_INPUT_SYNC 2u
#define d_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_0_NUM 0u
#define d_0_PORT GPIO_PRT10
#define d_0_SLEWRATE CY_GPIO_SLEW_FAST
#define d_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_1_DRIVEMODE CY_GPIO_DM_STRONG
#define d_1_INBUF_ENABLED 1u
#define d_1_INIT_DRIVESTATE 1u
#define d_1_INIT_MUXSEL 2u
#define d_1_INPUT_SYNC 2u
#define d_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_1_NUM 1u
#define d_1_PORT GPIO_PRT10
#define d_1_SLEWRATE CY_GPIO_SLEW_FAST
#define d_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_2_DRIVEMODE CY_GPIO_DM_STRONG
#define d_2_INBUF_ENABLED 1u
#define d_2_INIT_DRIVESTATE 1u
#define d_2_INIT_MUXSEL 2u
#define d_2_INPUT_SYNC 2u
#define d_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_2_NUM 2u
#define d_2_PORT GPIO_PRT10
#define d_2_SLEWRATE CY_GPIO_SLEW_FAST
#define d_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_3_DRIVEMODE CY_GPIO_DM_STRONG
#define d_3_INBUF_ENABLED 1u
#define d_3_INIT_DRIVESTATE 1u
#define d_3_INIT_MUXSEL 2u
#define d_3_INPUT_SYNC 2u
#define d_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_3_NUM 3u
#define d_3_PORT GPIO_PRT10
#define d_3_SLEWRATE CY_GPIO_SLEW_FAST
#define d_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_4_DRIVEMODE CY_GPIO_DM_STRONG
#define d_4_INBUF_ENABLED 1u
#define d_4_INIT_DRIVESTATE 1u
#define d_4_INIT_MUXSEL 2u
#define d_4_INPUT_SYNC 2u
#define d_4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_4_NUM 4u
#define d_4_PORT GPIO_PRT10
#define d_4_SLEWRATE CY_GPIO_SLEW_FAST
#define d_4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_5_DRIVEMODE CY_GPIO_DM_STRONG
#define d_5_INBUF_ENABLED 1u
#define d_5_INIT_DRIVESTATE 1u
#define d_5_INIT_MUXSEL 2u
#define d_5_INPUT_SYNC 2u
#define d_5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_5_NUM 5u
#define d_5_PORT GPIO_PRT10
#define d_5_SLEWRATE CY_GPIO_SLEW_FAST
#define d_5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_6_DRIVEMODE CY_GPIO_DM_STRONG
#define d_6_INBUF_ENABLED 1u
#define d_6_INIT_DRIVESTATE 1u
#define d_6_INIT_MUXSEL 2u
#define d_6_INPUT_SYNC 2u
#define d_6_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_6_NUM 6u
#define d_6_PORT GPIO_PRT10
#define d_6_SLEWRATE CY_GPIO_SLEW_FAST
#define d_6_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_7_DRIVEMODE CY_GPIO_DM_STRONG
#define d_7_INBUF_ENABLED 1u
#define d_7_INIT_DRIVESTATE 1u
#define d_7_INIT_MUXSEL 2u
#define d_7_INPUT_SYNC 2u
#define d_7_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_7_NUM 6u
#define d_7_PORT GPIO_PRT5
#define d_7_SLEWRATE CY_GPIO_SLEW_FAST
#define d_7_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_c_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define d_c_0_INBUF_ENABLED 0u
#define d_c_0_INIT_DRIVESTATE 1u
#define d_c_0_INIT_MUXSEL 3u
#define d_c_0_INPUT_SYNC 2u
#define d_c_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_c_0_NUM 3u
#define d_c_0_PORT GPIO_PRT9
#define d_c_0_SLEWRATE CY_GPIO_SLEW_FAST
#define d_c_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define d_c_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define d_c_INBUF_ENABLED 0u
#define d_c_INIT_DRIVESTATE 1u
#define d_c_INIT_MUXSEL 3u
#define d_c_INPUT_SYNC 2u
#define d_c_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define d_c_NUM 3u
#define d_c_PORT GPIO_PRT9
#define d_c_SLEWRATE CY_GPIO_SLEW_FAST
#define d_c_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* ncs */
#define ncs_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define ncs_0_INBUF_ENABLED 0u
#define ncs_0_INIT_DRIVESTATE 1u
#define ncs_0_INIT_MUXSEL 3u
#define ncs_0_INPUT_SYNC 2u
#define ncs_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ncs_0_NUM 4u
#define ncs_0_PORT GPIO_PRT6
#define ncs_0_SLEWRATE CY_GPIO_SLEW_FAST
#define ncs_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define ncs_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define ncs_INBUF_ENABLED 0u
#define ncs_INIT_DRIVESTATE 1u
#define ncs_INIT_MUXSEL 3u
#define ncs_INPUT_SYNC 2u
#define ncs_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ncs_NUM 4u
#define ncs_PORT GPIO_PRT6
#define ncs_SLEWRATE CY_GPIO_SLEW_FAST
#define ncs_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* nrd */
#define nrd_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define nrd_0_INBUF_ENABLED 0u
#define nrd_0_INIT_DRIVESTATE 1u
#define nrd_0_INIT_MUXSEL 3u
#define nrd_0_INPUT_SYNC 2u
#define nrd_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define nrd_0_NUM 2u
#define nrd_0_PORT GPIO_PRT9
#define nrd_0_SLEWRATE CY_GPIO_SLEW_FAST
#define nrd_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define nrd_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define nrd_INBUF_ENABLED 0u
#define nrd_INIT_DRIVESTATE 1u
#define nrd_INIT_MUXSEL 3u
#define nrd_INPUT_SYNC 2u
#define nrd_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define nrd_NUM 2u
#define nrd_PORT GPIO_PRT9
#define nrd_SLEWRATE CY_GPIO_SLEW_FAST
#define nrd_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* nwr */
#define nwr_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define nwr_0_INBUF_ENABLED 0u
#define nwr_0_INIT_DRIVESTATE 1u
#define nwr_0_INIT_MUXSEL 3u
#define nwr_0_INPUT_SYNC 2u
#define nwr_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define nwr_0_NUM 6u
#define nwr_0_PORT GPIO_PRT9
#define nwr_0_SLEWRATE CY_GPIO_SLEW_FAST
#define nwr_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define nwr_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define nwr_INBUF_ENABLED 0u
#define nwr_INIT_DRIVESTATE 1u
#define nwr_INIT_MUXSEL 3u
#define nwr_INPUT_SYNC 2u
#define nwr_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define nwr_NUM 6u
#define nwr_PORT GPIO_PRT9
#define nwr_SLEWRATE CY_GPIO_SLEW_FAST
#define nwr_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPI_CLK */
#define SPI_CLK_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_CLK_0_INBUF_ENABLED 0u
#define SPI_CLK_0_INIT_DRIVESTATE 1u
#define SPI_CLK_0_INIT_MUXSEL 20u
#define SPI_CLK_0_INPUT_SYNC 2u
#define SPI_CLK_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_CLK_0_NUM 2u
#define SPI_CLK_0_PORT GPIO_PRT5
#define SPI_CLK_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_CLK_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPI_CLK_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_CLK_INBUF_ENABLED 0u
#define SPI_CLK_INIT_DRIVESTATE 1u
#define SPI_CLK_INIT_MUXSEL 20u
#define SPI_CLK_INPUT_SYNC 2u
#define SPI_CLK_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_CLK_NUM 2u
#define SPI_CLK_PORT GPIO_PRT5
#define SPI_CLK_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_CLK_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPI_Sel */
#define SPI_Sel_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_Sel_0_INBUF_ENABLED 0u
#define SPI_Sel_0_INIT_DRIVESTATE 1u
#define SPI_Sel_0_INIT_MUXSEL 20u
#define SPI_Sel_0_INPUT_SYNC 2u
#define SPI_Sel_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_Sel_0_NUM 3u
#define SPI_Sel_0_PORT GPIO_PRT5
#define SPI_Sel_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_Sel_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPI_Sel_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_Sel_INBUF_ENABLED 0u
#define SPI_Sel_INIT_DRIVESTATE 1u
#define SPI_Sel_INIT_MUXSEL 20u
#define SPI_Sel_INPUT_SYNC 2u
#define SPI_Sel_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_Sel_NUM 3u
#define SPI_Sel_PORT GPIO_PRT5
#define SPI_Sel_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_Sel_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPI_MISO */
#define SPI_MISO_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPI_MISO_0_INBUF_ENABLED 1u
#define SPI_MISO_0_INIT_DRIVESTATE 0u
#define SPI_MISO_0_INIT_MUXSEL 20u
#define SPI_MISO_0_INPUT_SYNC 2u
#define SPI_MISO_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_MISO_0_NUM 1u
#define SPI_MISO_0_PORT GPIO_PRT5
#define SPI_MISO_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_MISO_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPI_MISO_DRIVEMODE CY_GPIO_DM_HIGHZ
#define SPI_MISO_INBUF_ENABLED 1u
#define SPI_MISO_INIT_DRIVESTATE 0u
#define SPI_MISO_INIT_MUXSEL 20u
#define SPI_MISO_INPUT_SYNC 2u
#define SPI_MISO_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_MISO_NUM 1u
#define SPI_MISO_PORT GPIO_PRT5
#define SPI_MISO_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_MISO_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SPI_MOSI */
#define SPI_MOSI_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_MOSI_0_INBUF_ENABLED 0u
#define SPI_MOSI_0_INIT_DRIVESTATE 1u
#define SPI_MOSI_0_INIT_MUXSEL 20u
#define SPI_MOSI_0_INPUT_SYNC 2u
#define SPI_MOSI_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_MOSI_0_NUM 0u
#define SPI_MOSI_0_PORT GPIO_PRT5
#define SPI_MOSI_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_MOSI_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SPI_MOSI_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define SPI_MOSI_INBUF_ENABLED 0u
#define SPI_MOSI_INIT_DRIVESTATE 1u
#define SPI_MOSI_INIT_MUXSEL 20u
#define SPI_MOSI_INPUT_SYNC 2u
#define SPI_MOSI_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SPI_MOSI_NUM 0u
#define SPI_MOSI_PORT GPIO_PRT5
#define SPI_MOSI_SLEWRATE CY_GPIO_SLEW_FAST
#define SPI_MOSI_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PORT6_PIN2 */
#define PORT6_PIN2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PORT6_PIN2_0_INBUF_ENABLED 0u
#define PORT6_PIN2_0_INIT_DRIVESTATE 0u
#define PORT6_PIN2_0_INIT_MUXSEL 0u
#define PORT6_PIN2_0_INPUT_SYNC 2u
#define PORT6_PIN2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PORT6_PIN2_0_NUM 2u
#define PORT6_PIN2_0_PORT GPIO_PRT6
#define PORT6_PIN2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PORT6_PIN2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PORT6_PIN2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define PORT6_PIN2_INBUF_ENABLED 0u
#define PORT6_PIN2_INIT_DRIVESTATE 0u
#define PORT6_PIN2_INIT_MUXSEL 0u
#define PORT6_PIN2_INPUT_SYNC 2u
#define PORT6_PIN2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PORT6_PIN2_NUM 2u
#define PORT6_PIN2_PORT GPIO_PRT6
#define PORT6_PIN2_SLEWRATE CY_GPIO_SLEW_FAST
#define PORT6_PIN2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PORT9_PIN0 */
#define PORT9_PIN0_0_DRIVEMODE CY_GPIO_DM_PULLUP
#define PORT9_PIN0_0_INBUF_ENABLED 1u
#define PORT9_PIN0_0_INIT_DRIVESTATE 1u
#define PORT9_PIN0_0_INIT_MUXSEL 19u
#define PORT9_PIN0_0_INPUT_SYNC 2u
#define PORT9_PIN0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PORT9_PIN0_0_NUM 0u
#define PORT9_PIN0_0_PORT GPIO_PRT9
#define PORT9_PIN0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PORT9_PIN0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PORT9_PIN0_DRIVEMODE CY_GPIO_DM_PULLUP
#define PORT9_PIN0_INBUF_ENABLED 1u
#define PORT9_PIN0_INIT_DRIVESTATE 1u
#define PORT9_PIN0_INIT_MUXSEL 19u
#define PORT9_PIN0_INPUT_SYNC 2u
#define PORT9_PIN0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PORT9_PIN0_NUM 0u
#define PORT9_PIN0_PORT GPIO_PRT9
#define PORT9_PIN0_SLEWRATE CY_GPIO_SLEW_FAST
#define PORT9_PIN0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* PORT9_PIN1 */
#define PORT9_PIN1_0_DRIVEMODE CY_GPIO_DM_PULLUP
#define PORT9_PIN1_0_INBUF_ENABLED 1u
#define PORT9_PIN1_0_INIT_DRIVESTATE 1u
#define PORT9_PIN1_0_INIT_MUXSEL 19u
#define PORT9_PIN1_0_INPUT_SYNC 2u
#define PORT9_PIN1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PORT9_PIN1_0_NUM 1u
#define PORT9_PIN1_0_PORT GPIO_PRT9
#define PORT9_PIN1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define PORT9_PIN1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define PORT9_PIN1_DRIVEMODE CY_GPIO_DM_PULLUP
#define PORT9_PIN1_INBUF_ENABLED 1u
#define PORT9_PIN1_INIT_DRIVESTATE 1u
#define PORT9_PIN1_INIT_MUXSEL 19u
#define PORT9_PIN1_INPUT_SYNC 2u
#define PORT9_PIN1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define PORT9_PIN1_NUM 1u
#define PORT9_PIN1_PORT GPIO_PRT9
#define PORT9_PIN1_SLEWRATE CY_GPIO_SLEW_FAST
#define PORT9_PIN1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
