{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729442673484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729442673484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 10:44:33 2024 " "Processing started: Sun Oct 20 10:44:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729442673484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442673484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Unicycle -c Unicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off Unicycle -c Unicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442673485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729442674950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729442674950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_tb " "Found entity 1: instruction_memory_tb" {  } { { "instruction_memory_tb.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685162 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.sv(33) " "Verilog HDL warning at register_file.sv(33): extended using \"x\" or \"z\"" {  } { { "register_file.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/register_file.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729442685164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "register_file_tb.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/register_file_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/imm_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen_tb " "Found entity 1: imm_gen_tb" {  } { { "imm_gen_tb.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/imm_gen_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_board " "Found entity 1: draw_board" {  } { { "data_memory.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_tb " "Found entity 1: data_memory_tb" {  } { { "data_memory_tb.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/alu_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685179 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_unit.sv(53) " "Verilog HDL information at datapath_unit.sv(53): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729442685180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMP cmp datapath_unit.sv(15) " "Verilog HDL Declaration information at datapath_unit.sv(15): object \"CMP\" differs only in case from object \"cmp\" in the same scope" {  } { { "datapath_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729442685180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLT blt datapath_unit.sv(15) " "Verilog HDL Declaration information at datapath_unit.sv(15): object \"BLT\" differs only in case from object \"blt\" in the same scope" {  } { { "datapath_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729442685180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BGE bge datapath_unit.sv(15) " "Verilog HDL Declaration information at datapath_unit.sv(15): object \"BGE\" differs only in case from object \"bge\" in the same scope" {  } { { "datapath_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729442685180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JMP jmp datapath_unit.sv(15) " "Verilog HDL Declaration information at datapath_unit.sv(15): object \"JMP\" differs only in case from object \"jmp\" in the same scope" {  } { { "datapath_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729442685180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_unit " "Found entity 1: datapath_unit" {  } { { "datapath_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/compare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_unit_tb " "Found entity 1: datapath_unit_tb" {  } { { "datapath_unit_tb.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unicycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file unicycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unicycle " "Found entity 1: unicycle" {  } { { "unicycle.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unicycle_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file unicycle_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unicycle_tb " "Found entity 1: unicycle_tb" {  } { { "unicycle_tb.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729442685188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685188 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "draw_board data_memory.sv(32) " "Verilog HDL Parameter Declaration warning at data_memory.sv(32): Parameter Declaration in module \"draw_board\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "data_memory.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1729442685189 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "draw_board data_memory.sv(34) " "Verilog HDL Parameter Declaration warning at data_memory.sv(34): Parameter Declaration in module \"draw_board\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "data_memory.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1729442685189 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "draw_board data_memory.sv(35) " "Verilog HDL Parameter Declaration warning at data_memory.sv(35): Parameter Declaration in module \"draw_board\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "data_memory.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/data_memory.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1729442685189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unicycle " "Elaborating entity \"unicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729442685223 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CMP unicycle.sv(15) " "Output port \"CMP\" at unicycle.sv(15) has no driver" {  } { { "unicycle.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729442685224 "|unicycle"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BLT unicycle.sv(15) " "Output port \"BLT\" at unicycle.sv(15) has no driver" {  } { { "unicycle.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729442685224 "|unicycle"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BGE unicycle.sv(15) " "Output port \"BGE\" at unicycle.sv(15) has no driver" {  } { { "unicycle.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729442685224 "|unicycle"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "JMP unicycle.sv(15) " "Output port \"JMP\" at unicycle.sv(15) has no driver" {  } { { "unicycle.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729442685224 "|unicycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_unit datapath_unit:datapath_unit_inst " "Elaborating entity \"datapath_unit\" for hierarchy \"datapath_unit:datapath_unit_inst\"" {  } { { "unicycle.sv" "datapath_unit_inst" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/unicycle.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729442685225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath_unit.sv(42) " "Verilog HDL assignment warning at datapath_unit.sv(42): truncated value with size 32 to match size of target (8)" {  } { { "datapath_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729442685227 "|unicycle|datapath_unit:datapath_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 8 datapath_unit.sv(146) " "Verilog HDL assignment warning at datapath_unit.sv(146): truncated value with size 20 to match size of target (8)" {  } { { "datapath_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729442685227 "|unicycle|datapath_unit:datapath_unit_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CMP datapath_unit.sv(15) " "Output port \"CMP\" at datapath_unit.sv(15) has no driver" {  } { { "datapath_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729442685227 "|unicycle|datapath_unit:datapath_unit_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BLT datapath_unit.sv(15) " "Output port \"BLT\" at datapath_unit.sv(15) has no driver" {  } { { "datapath_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729442685227 "|unicycle|datapath_unit:datapath_unit_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BGE datapath_unit.sv(15) " "Output port \"BGE\" at datapath_unit.sv(15) has no driver" {  } { { "datapath_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729442685227 "|unicycle|datapath_unit:datapath_unit_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "JMP datapath_unit.sv(15) " "Output port \"JMP\" at datapath_unit.sv(15) has no driver" {  } { { "datapath_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729442685227 "|unicycle|datapath_unit:datapath_unit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath_unit:datapath_unit_inst\|mux2:mux_pcn_pcj " "Elaborating entity \"mux2\" for hierarchy \"datapath_unit:datapath_unit_inst\|mux2:mux_pcn_pcj\"" {  } { { "datapath_unit.sv" "mux_pcn_pcj" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729442685227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory datapath_unit:datapath_unit_inst\|instruction_memory:instruction_memory_inst " "Elaborating entity \"instruction_memory\" for hierarchy \"datapath_unit:datapath_unit_inst\|instruction_memory:instruction_memory_inst\"" {  } { { "datapath_unit.sv" "instruction_memory_inst" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729442685228 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "108 0 255 instruction_memory.sv(16) " "Verilog HDL warning at instruction_memory.sv(16): number of words (108) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instruction_memory.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1729442685229 "|unicycle|datapath_unit:datapath_unit_inst|instruction_memory:instruction_memory_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.data_a 0 instruction_memory.sv(12) " "Net \"instruction_memory.data_a\" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729442685229 "|unicycle|datapath_unit:datapath_unit_inst|instruction_memory:instruction_memory_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.waddr_a 0 instruction_memory.sv(12) " "Net \"instruction_memory.waddr_a\" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729442685229 "|unicycle|datapath_unit:datapath_unit_inst|instruction_memory:instruction_memory_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.we_a 0 instruction_memory.sv(12) " "Net \"instruction_memory.we_a\" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/instruction_memory.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1729442685229 "|unicycle|datapath_unit:datapath_unit_inst|instruction_memory:instruction_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit datapath_unit:datapath_unit_inst\|control_unit:control_unit_inst " "Elaborating entity \"control_unit\" for hierarchy \"datapath_unit:datapath_unit_inst\|control_unit:control_unit_inst\"" {  } { { "datapath_unit.sv" "control_unit_inst" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729442685230 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.sv(84) " "Verilog HDL Case Statement warning at control_unit.sv(84): incomplete case statement has no default case item" {  } { { "control_unit.sv" "" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/control_unit.sv" 84 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1729442685230 "|unicycle|datapath_unit:datapath_unit_inst|control_unit:control_unit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath_unit:datapath_unit_inst\|mux2:mux_1_rs2 " "Elaborating entity \"mux2\" for hierarchy \"datapath_unit:datapath_unit_inst\|mux2:mux_1_rs2\"" {  } { { "datapath_unit.sv" "mux_1_rs2" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729442685231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath_unit:datapath_unit_inst\|register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"datapath_unit:datapath_unit_inst\|register_file:register_file_inst\"" {  } { { "datapath_unit.sv" "register_file_inst" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729442685231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen datapath_unit:datapath_unit_inst\|imm_gen:imm_gen_inst " "Elaborating entity \"imm_gen\" for hierarchy \"datapath_unit:datapath_unit_inst\|imm_gen:imm_gen_inst\"" {  } { { "datapath_unit.sv" "imm_gen_inst" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729442685238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare datapath_unit:datapath_unit_inst\|compare:compare_inst " "Elaborating entity \"compare\" for hierarchy \"datapath_unit:datapath_unit_inst\|compare:compare_inst\"" {  } { { "datapath_unit.sv" "compare_inst" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729442685239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath_unit:datapath_unit_inst\|mux2:mux_drs2_imm " "Elaborating entity \"mux2\" for hierarchy \"datapath_unit:datapath_unit_inst\|mux2:mux_drs2_imm\"" {  } { { "datapath_unit.sv" "mux_drs2_imm" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729442685241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control datapath_unit:datapath_unit_inst\|alu_control:alu_control_inst " "Elaborating entity \"alu_control\" for hierarchy \"datapath_unit:datapath_unit_inst\|alu_control:alu_control_inst\"" {  } { { "datapath_unit.sv" "alu_control_inst" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729442685242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath_unit:datapath_unit_inst\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"datapath_unit:datapath_unit_inst\|alu:alu_inst\"" {  } { { "datapath_unit.sv" "alu_inst" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729442685243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath_unit:datapath_unit_inst\|mux4:mux_alu_mem " "Elaborating entity \"mux4\" for hierarchy \"datapath_unit:datapath_unit_inst\|mux4:mux_alu_mem\"" {  } { { "datapath_unit.sv" "mux_alu_mem" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729442685255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "data_memory_inst data_memory " "Node instance \"data_memory_inst\" instantiates undefined entity \"data_memory\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "datapath_unit.sv" "data_memory_inst" { Text "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/datapath_unit.sv" 192 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1729442685257 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/output_files/Unicycle.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/Unicycle/output_files/Unicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685300 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729442685352 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 20 10:44:45 2024 " "Processing ended: Sun Oct 20 10:44:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729442685352 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729442685352 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729442685352 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729442685352 ""}
