Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Thu Nov 28 11:54:40 2024
| Host         : vivobook running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LSTM_ACCELERATOR_float_timing_summary_routed.rpt -pb LSTM_ACCELERATOR_float_timing_summary_routed.pb -rpx LSTM_ACCELERATOR_float_timing_summary_routed.rpx -warn_on_violation
| Design       : LSTM_ACCELERATOR_float
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch                         7           
XDCH-2     Warning   Same min and max delay values on IO port  196         
LATCH-1    Advisory  Existing latches in the design            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u1/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u3/state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.335        0.000                      0                 8128        0.052        0.000                      0                 8128        9.090        0.000                       0                  3205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.335        0.000                      0                 6397        0.052        0.000                      0                 6397        9.090        0.000                       0                  3205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                    6.801        0.000                      0                 1731        0.158        0.000                      0                 1731  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.581ns  (logic 8.124ns (41.488%)  route 11.457ns (58.512%))
  Logic Levels:           32  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=3 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 24.089 - 20.000 ) 
    Source Clock Delay      (SCD):    4.363ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.587     4.363    u3/u0/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.269     4.632 r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/Q
                         net (fo=76, routed)          0.941     5.573    u3/u0/u0/r_2_reg[ready]
    SLICE_X33Y0          LUT5 (Prop_lut5_I3_O)        0.053     5.626 r  u3/u0/u0/i___8_i_15/O
                         net (fo=1, routed)           0.000     5.626    u3/u0/u0/i___8_i_15_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.939 r  u3/u0/u0/i___8_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.939    u3/u0/u0/i___8_i_8_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.997 r  u3/u0/u0/i___8_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.997    u3/u0/u0/i___8_i_10_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.055 r  u3/u0/u0/mantissa_r0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000     6.055    u3/u0/u0/mantissa_r0_i_76__0_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.113 r  u3/u0/u0/mantissa_r0_i_69__0/CO[3]
                         net (fo=1, routed)           0.000     6.113    u3/u0/u0/mantissa_r0_i_69__0_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.171 r  u3/u0/u0/mantissa_r0_i_63__0/CO[3]
                         net (fo=1, routed)           0.000     6.171    u3/u0/u0/mantissa_r0_i_63__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.350 f  u3/u0/u0/mantissa_r0__0_i_41/O[3]
                         net (fo=2, routed)           0.358     6.708    u3/u0/u0/fp_fma_comp/plusOp[23]
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.142     6.850 r  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_66/O
                         net (fo=1, routed)           0.295     7.145    u3/u0/u0/fp_fma_comp_n_485
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.053     7.198 r  u3/u0/u0/mantissa_r0__0_i_57/O
                         net (fo=1, routed)           0.000     7.198    u3/u0/u0/mantissa_r0__0_i_57_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.511 r  u3/u0/u0/mantissa_r0__0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.511    u3/u0/u0/mantissa_r0__0_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.650 r  u3/u0/u0/mantissa_r0__0_i_44/O[0]
                         net (fo=2, routed)           0.458     8.108    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_0[0]
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.155     8.263 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47/O
                         net (fo=1, routed)           0.308     8.571    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I3_O)        0.053     8.624 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36/O
                         net (fo=10, routed)          0.269     8.893    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.053     8.946 r  u3/u0/u0/fp_fma_comp/i___8_i_7/O
                         net (fo=22, routed)          0.520     9.465    u3/u0/u0/fp_fma_comp/i___8_i_7_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.053     9.518 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_20__0/O
                         net (fo=6, routed)           0.594    10.112    u3/u2/u0/cf_df[data][20]
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.064    10.176 f  u3/u2/u0/mantissa_r0_i_93/O
                         net (fo=2, routed)           0.140    10.316    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.170    10.486 f  u3/u2/u0/mantissa_r0_i_84/O
                         net (fo=5, routed)           0.306    10.792    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/V1
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.053    10.845 f  u3/u2/u0/mantissa_r0_i_52/O
                         net (fo=19, routed)          0.575    11.420    u3/u2/u0/lzc1_32_o[c]_0[4]
    SLICE_X29Y1          LUT3 (Prop_lut3_I1_O)        0.053    11.473 r  u3/u2/u0/mantissa_r0_i_53/O
                         net (fo=15, routed)          0.504    11.977    u3/u2/u0/lzc1_32_o[c]_0[3]
    SLICE_X29Y0          LUT2 (Prop_lut2_I1_O)        0.067    12.044 r  u3/u2/u0/mantissa_r0_i_83/O
                         net (fo=24, routed)          0.605    12.649    u3/u2/u0/mantissa_r0_i_53_0
    SLICE_X28Y0          LUT4 (Prop_lut4_I1_O)        0.185    12.834 r  u3/u2/u0/mantissa_r0_i_59/O
                         net (fo=4, routed)           0.331    13.165    u3/u0/u0/fp_fma_comp/mantissa_r0_i_26_1
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.169    13.334 r  u3/u0/u0/fp_fma_comp/mantissa_r0_i_72/O
                         net (fo=1, routed)           0.459    13.793    u3/u2/u0/mantissa_r0_25
    SLICE_X28Y1          LUT5 (Prop_lut5_I4_O)        0.053    13.846 r  u3/u2/u0/mantissa_r0_i_26/O
                         net (fo=2, routed)           0.409    14.254    u3/u2/u0/mantissa_r0_i_26_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.053    14.307 r  u3/u2/u0/mantissa_r0_i_4/O
                         net (fo=1, routed)           0.759    15.067    u3/u2/u0/fp_fma_comp/fp_ext1_o[result][13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    18.331 r  u3/u2/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.000    18.331    u3/u2/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.286    19.617 r  u3/u2/u0/fp_fma_comp/mantissa_r0__0/P[1]
                         net (fo=5, routed)           0.886    20.502    u3/u2/u0/fp_fma_comp/mantissa_r0__0_n_104
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.066    20.568 r  u3/u2/u0/fp_fma_comp/i___66_i_12__0/O
                         net (fo=1, routed)           0.349    20.917    u3/u2/u0/fp_fma_comp/i___66_i_12__0_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.168    21.085 r  u3/u2/u0/fp_fma_comp/i___66_i_7__0/O
                         net (fo=3, routed)           0.593    21.678    u3/u2/u0/fp_fma_comp/i___66_i_7__0_n_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I2_O)        0.065    21.743 r  u3/u2/u0/fp_fma_comp/i___66_i_2__1/O
                         net (fo=3, routed)           0.762    22.505    u3/u2/u0/fp_fma_comp/mantissa_r0_14
    SLICE_X9Y4           LUT5 (Prop_lut5_I4_O)        0.178    22.683 r  u3/u2/u0/fp_fma_comp/i___29_i_1/O
                         net (fo=3, routed)           0.671    23.354    u3/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][41]
    SLICE_X17Y3          LUT5 (Prop_lut5_I4_O)        0.170    23.524 r  u3/u0/u0/fp_fma_comp/i___23_i_1__1/O
                         net (fo=2, routed)           0.368    23.891    u3/u2/u0/r_1_reg[mantissa_add][25]
    SLICE_X16Y3          LUT6 (Prop_lut6_I1_O)        0.053    23.944 r  u3/u2/u0/i___23/O
                         net (fo=1, routed)           0.000    23.944    u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][73]_0[25]
    SLICE_X16Y3          FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.482    24.089    u3/u2/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X16Y3          FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][25]/C
                         clock pessimism              0.253    24.342    
                         clock uncertainty           -0.135    24.207    
    SLICE_X16Y3          FDRE (Setup_fdre_C_D)        0.073    24.280    u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][25]
  -------------------------------------------------------------------
                         required time                         24.280    
                         arrival time                         -23.944    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.538ns  (logic 8.124ns (41.580%)  route 11.414ns (58.420%))
  Logic Levels:           32  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=3 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 24.089 - 20.000 ) 
    Source Clock Delay      (SCD):    4.363ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.587     4.363    u3/u0/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.269     4.632 r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/Q
                         net (fo=76, routed)          0.941     5.573    u3/u0/u0/r_2_reg[ready]
    SLICE_X33Y0          LUT5 (Prop_lut5_I3_O)        0.053     5.626 r  u3/u0/u0/i___8_i_15/O
                         net (fo=1, routed)           0.000     5.626    u3/u0/u0/i___8_i_15_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.939 r  u3/u0/u0/i___8_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.939    u3/u0/u0/i___8_i_8_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.997 r  u3/u0/u0/i___8_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.997    u3/u0/u0/i___8_i_10_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.055 r  u3/u0/u0/mantissa_r0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000     6.055    u3/u0/u0/mantissa_r0_i_76__0_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.113 r  u3/u0/u0/mantissa_r0_i_69__0/CO[3]
                         net (fo=1, routed)           0.000     6.113    u3/u0/u0/mantissa_r0_i_69__0_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.171 r  u3/u0/u0/mantissa_r0_i_63__0/CO[3]
                         net (fo=1, routed)           0.000     6.171    u3/u0/u0/mantissa_r0_i_63__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.350 f  u3/u0/u0/mantissa_r0__0_i_41/O[3]
                         net (fo=2, routed)           0.358     6.708    u3/u0/u0/fp_fma_comp/plusOp[23]
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.142     6.850 r  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_66/O
                         net (fo=1, routed)           0.295     7.145    u3/u0/u0/fp_fma_comp_n_485
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.053     7.198 r  u3/u0/u0/mantissa_r0__0_i_57/O
                         net (fo=1, routed)           0.000     7.198    u3/u0/u0/mantissa_r0__0_i_57_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.511 r  u3/u0/u0/mantissa_r0__0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.511    u3/u0/u0/mantissa_r0__0_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.650 r  u3/u0/u0/mantissa_r0__0_i_44/O[0]
                         net (fo=2, routed)           0.458     8.108    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_0[0]
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.155     8.263 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47/O
                         net (fo=1, routed)           0.308     8.571    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I3_O)        0.053     8.624 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36/O
                         net (fo=10, routed)          0.269     8.893    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.053     8.946 r  u3/u0/u0/fp_fma_comp/i___8_i_7/O
                         net (fo=22, routed)          0.520     9.465    u3/u0/u0/fp_fma_comp/i___8_i_7_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.053     9.518 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_20__0/O
                         net (fo=6, routed)           0.594    10.112    u3/u2/u0/cf_df[data][20]
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.064    10.176 f  u3/u2/u0/mantissa_r0_i_93/O
                         net (fo=2, routed)           0.140    10.316    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.170    10.486 f  u3/u2/u0/mantissa_r0_i_84/O
                         net (fo=5, routed)           0.306    10.792    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/V1
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.053    10.845 f  u3/u2/u0/mantissa_r0_i_52/O
                         net (fo=19, routed)          0.575    11.420    u3/u2/u0/lzc1_32_o[c]_0[4]
    SLICE_X29Y1          LUT3 (Prop_lut3_I1_O)        0.053    11.473 r  u3/u2/u0/mantissa_r0_i_53/O
                         net (fo=15, routed)          0.504    11.977    u3/u2/u0/lzc1_32_o[c]_0[3]
    SLICE_X29Y0          LUT2 (Prop_lut2_I1_O)        0.067    12.044 r  u3/u2/u0/mantissa_r0_i_83/O
                         net (fo=24, routed)          0.605    12.649    u3/u2/u0/mantissa_r0_i_53_0
    SLICE_X28Y0          LUT4 (Prop_lut4_I1_O)        0.185    12.834 r  u3/u2/u0/mantissa_r0_i_59/O
                         net (fo=4, routed)           0.331    13.165    u3/u0/u0/fp_fma_comp/mantissa_r0_i_26_1
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.169    13.334 r  u3/u0/u0/fp_fma_comp/mantissa_r0_i_72/O
                         net (fo=1, routed)           0.459    13.793    u3/u2/u0/mantissa_r0_25
    SLICE_X28Y1          LUT5 (Prop_lut5_I4_O)        0.053    13.846 r  u3/u2/u0/mantissa_r0_i_26/O
                         net (fo=2, routed)           0.409    14.254    u3/u2/u0/mantissa_r0_i_26_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.053    14.307 r  u3/u2/u0/mantissa_r0_i_4/O
                         net (fo=1, routed)           0.759    15.067    u3/u2/u0/fp_fma_comp/fp_ext1_o[result][13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    18.331 r  u3/u2/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.000    18.331    u3/u2/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.286    19.617 r  u3/u2/u0/fp_fma_comp/mantissa_r0__0/P[1]
                         net (fo=5, routed)           0.886    20.502    u3/u2/u0/fp_fma_comp/mantissa_r0__0_n_104
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.066    20.568 r  u3/u2/u0/fp_fma_comp/i___66_i_12__0/O
                         net (fo=1, routed)           0.349    20.917    u3/u2/u0/fp_fma_comp/i___66_i_12__0_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.168    21.085 r  u3/u2/u0/fp_fma_comp/i___66_i_7__0/O
                         net (fo=3, routed)           0.593    21.678    u3/u2/u0/fp_fma_comp/i___66_i_7__0_n_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I2_O)        0.065    21.743 r  u3/u2/u0/fp_fma_comp/i___66_i_2__1/O
                         net (fo=3, routed)           0.762    22.505    u3/u2/u0/fp_fma_comp/mantissa_r0_14
    SLICE_X9Y4           LUT5 (Prop_lut5_I4_O)        0.178    22.683 r  u3/u2/u0/fp_fma_comp/i___29_i_1/O
                         net (fo=3, routed)           0.671    23.354    u3/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][41]
    SLICE_X17Y3          LUT5 (Prop_lut5_I4_O)        0.170    23.524 r  u3/u0/u0/fp_fma_comp/i___23_i_1__1/O
                         net (fo=2, routed)           0.324    23.848    u3/u0/u0/fp_fma_comp/i___29_i_1
    SLICE_X16Y3          LUT6 (Prop_lut6_I1_O)        0.053    23.901 r  u3/u0/u0/fp_fma_comp/r_1[mantissa_mul][25]_i_1__1/O
                         net (fo=1, routed)           0.000    23.901    u3/u2/u0/fp_fma_comp/D[25]
    SLICE_X16Y3          FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.482    24.089    u3/u2/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X16Y3          FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][25]/C
                         clock pessimism              0.253    24.342    
                         clock uncertainty           -0.135    24.207    
    SLICE_X16Y3          FDRE (Setup_fdre_C_D)        0.072    24.279    u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][25]
  -------------------------------------------------------------------
                         required time                         24.279    
                         arrival time                         -23.901    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 u0/wi_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.360ns  (logic 7.167ns (37.020%)  route 12.193ns (62.980%))
  Logic Levels:           26  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=4 LUT3=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.076ns = ( 24.076 - 20.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.387     4.163    u0/clk_IBUF_BUFG
    SLICE_X44Y56         FDCE                                         r  u0/wi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDCE (Prop_fdce_C_Q)         0.308     4.471 f  u0/wi_reg[9]/Q
                         net (fo=6, routed)           0.538     5.008    u0/wi_reg_n_0_[9]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.053     5.061 r  u0/i__i_40/O
                         net (fo=1, routed)           0.000     5.061    u0/i__i_40_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.358 r  u0/i__i_18__1/CO[3]
                         net (fo=1, routed)           0.000     5.358    u0/i__i_18__1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.418 r  u0/i__i_14__1/CO[3]
                         net (fo=1, routed)           0.000     5.418    u0/i__i_14__1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.478 r  u0/i__i_19__1/CO[3]
                         net (fo=1, routed)           0.000     5.478    u0/i__i_19__1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.538 r  u0/i__i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.538    u0/i__i_16__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.598 r  u0/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000     5.598    u0/i__i_15__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     5.735 f  u0/i___8_i_29/O[2]
                         net (fo=7, routed)           0.652     6.387    u0/xi[31]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.152     6.539 r  u0/i___8_i_57/O
                         net (fo=1, routed)           0.000     6.539    u0/i___8_i_57_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.772 r  u0/i___8_i_21/CO[3]
                         net (fo=3, routed)           0.736     7.508    u0/x_se1
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.068     7.576 r  u0/i___8_i_26/O
                         net (fo=32, routed)          1.523     9.099    u0/x_se[0]
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.172     9.271 f  u0/mantissa_r0_i_173/O
                         net (fo=1, routed)           1.291    10.562    u0/mantissa_r0_i_173_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.053    10.615 f  u0/mantissa_r0_i_67__0/O
                         net (fo=11, routed)          0.366    10.981    u1/u0/u0/i___7_i_1[6]
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.053    11.034 f  u1/u0/u0/i___8_i_6/O
                         net (fo=3, routed)           0.682    11.716    u1/u0/u0/lzc1_32_comp/lzc_16_comp_0/lzc_8_comp_1/V1
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.053    11.769 f  u1/u0/u0/mantissa_r0_i_132/O
                         net (fo=22, routed)          0.714    12.483    u1/u0/u0/mantissa_r0_i_226_1
    SLICE_X45Y51         LUT2 (Prop_lut2_I1_O)        0.063    12.546 r  u1/u0/u0/mantissa_r0__0_i_26/O
                         net (fo=6, routed)           0.486    13.032    u1/u0/u0/mantissa_r0_i_132_0
    SLICE_X49Y52         LUT2 (Prop_lut2_I0_O)        0.170    13.202 r  u1/u0/u0/mantissa_r0_i_171/O
                         net (fo=8, routed)           0.452    13.654    u0/mantissa_r0_i_54
    SLICE_X49Y52         LUT6 (Prop_lut6_I4_O)        0.053    13.707 r  u0/mantissa_r0_i_152/O
                         net (fo=1, routed)           0.465    14.172    u1/u0/u0/mantissa_r0_22
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.053    14.225 r  u1/u0/u0/mantissa_r0_i_54/O
                         net (fo=2, routed)           0.473    14.698    u1/u0/u0/mantissa_r0_i_54_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.053    14.751 r  u1/u0/u0/mantissa_r0_i_6/O
                         net (fo=1, routed)           0.554    15.304    u1/u0/u0/fp_fma_comp/fp_ext1_o[result][11]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.264    18.568 r  u1/u0/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.000    18.568    u1/u0/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.286    19.854 r  u1/u0/u0/fp_fma_comp/mantissa_r0__0/P[20]
                         net (fo=3, routed)           0.750    20.604    u1/u0/u0/fp_fma_comp/mantissa_r0__0_0[15]
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.053    20.657 r  u1/u0/u0/fp_fma_comp/i___18_i_4/O
                         net (fo=3, routed)           0.581    21.238    u1/u0/u0/fp_fma_comp/i___18_i_4_n_0
    SLICE_X49Y48         LUT3 (Prop_lut3_I2_O)        0.064    21.302 r  u1/u0/u0/fp_fma_comp/i___18_i_1/O
                         net (fo=4, routed)           0.430    21.732    u1/u0/u0/fp_fma_comp/mantissa_r0__0_19
    SLICE_X49Y49         LUT5 (Prop_lut5_I4_O)        0.170    21.902 r  u1/u0/u0/fp_fma_comp/i___21_i_10/O
                         net (fo=3, routed)           0.436    22.339    u0/r_1_reg[mantissa_mul][28]_1
    SLICE_X48Y48         LUT5 (Prop_lut5_I4_O)        0.053    22.392 r  u0/i___21_i_3/O
                         net (fo=7, routed)           0.602    22.994    u1/u0/u0/r_1_reg[mantissa_add][28]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.066    23.060 r  u1/u0/u0/i___22/O
                         net (fo=1, routed)           0.462    23.522    u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][73]_0[12]
    SLICE_X45Y48         FDRE                                         r  u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.469    24.076    u1/u0/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][12]/C
                         clock pessimism              0.179    24.255    
                         clock uncertainty           -0.135    24.120    
    SLICE_X45Y48         FDRE (Setup_fdre_C_D)       -0.132    23.988    u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][12]
  -------------------------------------------------------------------
                         required time                         23.988    
                         arrival time                         -23.522    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][41]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.360ns  (logic 8.124ns (41.962%)  route 11.236ns (58.038%))
  Logic Levels:           32  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=3 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 24.089 - 20.000 ) 
    Source Clock Delay      (SCD):    4.363ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.587     4.363    u3/u0/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.269     4.632 r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/Q
                         net (fo=76, routed)          0.941     5.573    u3/u0/u0/r_2_reg[ready]
    SLICE_X33Y0          LUT5 (Prop_lut5_I3_O)        0.053     5.626 r  u3/u0/u0/i___8_i_15/O
                         net (fo=1, routed)           0.000     5.626    u3/u0/u0/i___8_i_15_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.939 r  u3/u0/u0/i___8_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.939    u3/u0/u0/i___8_i_8_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.997 r  u3/u0/u0/i___8_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.997    u3/u0/u0/i___8_i_10_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.055 r  u3/u0/u0/mantissa_r0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000     6.055    u3/u0/u0/mantissa_r0_i_76__0_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.113 r  u3/u0/u0/mantissa_r0_i_69__0/CO[3]
                         net (fo=1, routed)           0.000     6.113    u3/u0/u0/mantissa_r0_i_69__0_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.171 r  u3/u0/u0/mantissa_r0_i_63__0/CO[3]
                         net (fo=1, routed)           0.000     6.171    u3/u0/u0/mantissa_r0_i_63__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.350 f  u3/u0/u0/mantissa_r0__0_i_41/O[3]
                         net (fo=2, routed)           0.358     6.708    u3/u0/u0/fp_fma_comp/plusOp[23]
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.142     6.850 r  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_66/O
                         net (fo=1, routed)           0.295     7.145    u3/u0/u0/fp_fma_comp_n_485
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.053     7.198 r  u3/u0/u0/mantissa_r0__0_i_57/O
                         net (fo=1, routed)           0.000     7.198    u3/u0/u0/mantissa_r0__0_i_57_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.511 r  u3/u0/u0/mantissa_r0__0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.511    u3/u0/u0/mantissa_r0__0_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.650 r  u3/u0/u0/mantissa_r0__0_i_44/O[0]
                         net (fo=2, routed)           0.458     8.108    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_0[0]
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.155     8.263 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47/O
                         net (fo=1, routed)           0.308     8.571    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I3_O)        0.053     8.624 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36/O
                         net (fo=10, routed)          0.269     8.893    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.053     8.946 r  u3/u0/u0/fp_fma_comp/i___8_i_7/O
                         net (fo=22, routed)          0.520     9.465    u3/u0/u0/fp_fma_comp/i___8_i_7_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.053     9.518 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_20__0/O
                         net (fo=6, routed)           0.594    10.112    u3/u2/u0/cf_df[data][20]
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.064    10.176 f  u3/u2/u0/mantissa_r0_i_93/O
                         net (fo=2, routed)           0.140    10.316    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.170    10.486 f  u3/u2/u0/mantissa_r0_i_84/O
                         net (fo=5, routed)           0.306    10.792    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/V1
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.053    10.845 f  u3/u2/u0/mantissa_r0_i_52/O
                         net (fo=19, routed)          0.575    11.420    u3/u2/u0/lzc1_32_o[c]_0[4]
    SLICE_X29Y1          LUT3 (Prop_lut3_I1_O)        0.053    11.473 r  u3/u2/u0/mantissa_r0_i_53/O
                         net (fo=15, routed)          0.504    11.977    u3/u2/u0/lzc1_32_o[c]_0[3]
    SLICE_X29Y0          LUT2 (Prop_lut2_I1_O)        0.067    12.044 r  u3/u2/u0/mantissa_r0_i_83/O
                         net (fo=24, routed)          0.605    12.649    u3/u2/u0/mantissa_r0_i_53_0
    SLICE_X28Y0          LUT4 (Prop_lut4_I1_O)        0.185    12.834 r  u3/u2/u0/mantissa_r0_i_59/O
                         net (fo=4, routed)           0.331    13.165    u3/u0/u0/fp_fma_comp/mantissa_r0_i_26_1
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.169    13.334 r  u3/u0/u0/fp_fma_comp/mantissa_r0_i_72/O
                         net (fo=1, routed)           0.459    13.793    u3/u2/u0/mantissa_r0_25
    SLICE_X28Y1          LUT5 (Prop_lut5_I4_O)        0.053    13.846 r  u3/u2/u0/mantissa_r0_i_26/O
                         net (fo=2, routed)           0.409    14.254    u3/u2/u0/mantissa_r0_i_26_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.053    14.307 r  u3/u2/u0/mantissa_r0_i_4/O
                         net (fo=1, routed)           0.759    15.067    u3/u2/u0/fp_fma_comp/fp_ext1_o[result][13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    18.331 r  u3/u2/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.000    18.331    u3/u2/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.286    19.617 r  u3/u2/u0/fp_fma_comp/mantissa_r0__0/P[1]
                         net (fo=5, routed)           0.886    20.502    u3/u2/u0/fp_fma_comp/mantissa_r0__0_n_104
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.066    20.568 r  u3/u2/u0/fp_fma_comp/i___66_i_12__0/O
                         net (fo=1, routed)           0.349    20.917    u3/u2/u0/fp_fma_comp/i___66_i_12__0_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.168    21.085 r  u3/u2/u0/fp_fma_comp/i___66_i_7__0/O
                         net (fo=3, routed)           0.593    21.678    u3/u2/u0/fp_fma_comp/i___66_i_7__0_n_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I2_O)        0.065    21.743 r  u3/u2/u0/fp_fma_comp/i___66_i_2__1/O
                         net (fo=3, routed)           0.762    22.505    u3/u2/u0/fp_fma_comp/mantissa_r0_14
    SLICE_X9Y4           LUT5 (Prop_lut5_I4_O)        0.178    22.683 r  u3/u2/u0/fp_fma_comp/i___29_i_1/O
                         net (fo=3, routed)           0.525    23.208    u3/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][41]
    SLICE_X9Y6           LUT6 (Prop_lut6_I3_O)        0.170    23.378 r  u3/u0/u0/fp_fma_comp/r_1[mantissa_mul][41]_i_2__1/O
                         net (fo=2, routed)           0.292    23.670    u3/u0/u0/fp_fma_comp/r_1[mantissa_mul][41]_i_2__1_n_0
    SLICE_X9Y7           LUT2 (Prop_lut2_I0_O)        0.053    23.723 r  u3/u0/u0/fp_fma_comp/r_1[mantissa_add][41]_i_1__1/O
                         net (fo=1, routed)           0.000    23.723    u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][73]_0[38]
    SLICE_X9Y7           FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.482    24.089    u3/u2/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][41]/C
                         clock pessimism              0.253    24.342    
                         clock uncertainty           -0.135    24.207    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.035    24.242    u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][41]
  -------------------------------------------------------------------
                         required time                         24.242    
                         arrival time                         -23.723    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 u0/wi_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][43]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.386ns  (logic 7.154ns (36.902%)  route 12.232ns (63.098%))
  Logic Levels:           26  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=4 LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 23.942 - 20.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.387     4.163    u0/clk_IBUF_BUFG
    SLICE_X44Y56         FDCE                                         r  u0/wi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDCE (Prop_fdce_C_Q)         0.308     4.471 f  u0/wi_reg[9]/Q
                         net (fo=6, routed)           0.538     5.008    u0/wi_reg_n_0_[9]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.053     5.061 r  u0/i__i_40/O
                         net (fo=1, routed)           0.000     5.061    u0/i__i_40_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.358 r  u0/i__i_18__1/CO[3]
                         net (fo=1, routed)           0.000     5.358    u0/i__i_18__1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.418 r  u0/i__i_14__1/CO[3]
                         net (fo=1, routed)           0.000     5.418    u0/i__i_14__1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.478 r  u0/i__i_19__1/CO[3]
                         net (fo=1, routed)           0.000     5.478    u0/i__i_19__1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.538 r  u0/i__i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.538    u0/i__i_16__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.598 r  u0/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000     5.598    u0/i__i_15__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     5.735 f  u0/i___8_i_29/O[2]
                         net (fo=7, routed)           0.652     6.387    u0/xi[31]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.152     6.539 r  u0/i___8_i_57/O
                         net (fo=1, routed)           0.000     6.539    u0/i___8_i_57_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.772 r  u0/i___8_i_21/CO[3]
                         net (fo=3, routed)           0.736     7.508    u0/x_se1
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.068     7.576 r  u0/i___8_i_26/O
                         net (fo=32, routed)          1.523     9.099    u0/x_se[0]
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.172     9.271 f  u0/mantissa_r0_i_173/O
                         net (fo=1, routed)           1.291    10.562    u0/mantissa_r0_i_173_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.053    10.615 f  u0/mantissa_r0_i_67__0/O
                         net (fo=11, routed)          0.366    10.981    u1/u0/u0/i___7_i_1[6]
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.053    11.034 f  u1/u0/u0/i___8_i_6/O
                         net (fo=3, routed)           0.682    11.716    u1/u0/u0/lzc1_32_comp/lzc_16_comp_0/lzc_8_comp_1/V1
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.053    11.769 f  u1/u0/u0/mantissa_r0_i_132/O
                         net (fo=22, routed)          0.714    12.483    u1/u0/u0/mantissa_r0_i_226_1
    SLICE_X45Y51         LUT2 (Prop_lut2_I1_O)        0.063    12.546 r  u1/u0/u0/mantissa_r0__0_i_26/O
                         net (fo=6, routed)           0.486    13.032    u1/u0/u0/mantissa_r0_i_132_0
    SLICE_X49Y52         LUT2 (Prop_lut2_I0_O)        0.170    13.202 r  u1/u0/u0/mantissa_r0_i_171/O
                         net (fo=8, routed)           0.452    13.654    u0/mantissa_r0_i_54
    SLICE_X49Y52         LUT6 (Prop_lut6_I4_O)        0.053    13.707 r  u0/mantissa_r0_i_152/O
                         net (fo=1, routed)           0.465    14.172    u1/u0/u0/mantissa_r0_22
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.053    14.225 r  u1/u0/u0/mantissa_r0_i_54/O
                         net (fo=2, routed)           0.473    14.698    u1/u0/u0/mantissa_r0_i_54_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.053    14.751 r  u1/u0/u0/mantissa_r0_i_6/O
                         net (fo=1, routed)           0.554    15.304    u1/u0/u0/fp_fma_comp/fp_ext1_o[result][11]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.264    18.568 r  u1/u0/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.000    18.568    u1/u0/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.286    19.854 r  u1/u0/u0/fp_fma_comp/mantissa_r0__0/P[7]
                         net (fo=2, routed)           0.708    20.562    u1/u0/u0/fp_fma_comp/mantissa_r0__0_n_98
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.064    20.626 r  u1/u0/u0/fp_fma_comp/i___44_i_6/O
                         net (fo=3, routed)           0.803    21.429    u1/u0/u0/fp_fma_comp/i___44_i_6_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.170    21.599 r  u1/u0/u0/fp_fma_comp/i___44_i_2/O
                         net (fo=4, routed)           0.585    22.184    u1/u0/u0/fp_fma_comp/mantissa_r0__0_11
    SLICE_X57Y49         LUT5 (Prop_lut5_I0_O)        0.053    22.237 r  u1/u0/u0/fp_fma_comp/i___41_i_2/O
                         net (fo=4, routed)           0.574    22.810    u1/u0/u0/fp_fma_comp/mantissa_r0__0_9
    SLICE_X59Y49         LUT3 (Prop_lut3_I0_O)        0.053    22.863 r  u1/u0/u0/fp_fma_comp/i___27_i_3/O
                         net (fo=4, routed)           0.633    23.496    u1/u0/u0/fp_fma_comp/i___41_i_1_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I2_O)        0.053    23.549 r  u1/u0/u0/fp_fma_comp/r_1[mantissa_mul][43]_i_1/O
                         net (fo=1, routed)           0.000    23.549    u1/u0/u0/fp_fma_comp/rin_1[mantissa_mul][43]
    SLICE_X58Y50         FDRE                                         r  u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.335    23.942    u1/u0/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][43]/C
                         clock pessimism              0.251    24.193    
                         clock uncertainty           -0.135    24.058    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)        0.035    24.093    u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][43]
  -------------------------------------------------------------------
                         required time                         24.093    
                         arrival time                         -23.549    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][41]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.363ns  (logic 8.127ns (41.971%)  route 11.236ns (58.029%))
  Logic Levels:           32  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=4 LUT4=3 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 24.089 - 20.000 ) 
    Source Clock Delay      (SCD):    4.363ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.587     4.363    u3/u0/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.269     4.632 r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/Q
                         net (fo=76, routed)          0.941     5.573    u3/u0/u0/r_2_reg[ready]
    SLICE_X33Y0          LUT5 (Prop_lut5_I3_O)        0.053     5.626 r  u3/u0/u0/i___8_i_15/O
                         net (fo=1, routed)           0.000     5.626    u3/u0/u0/i___8_i_15_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.939 r  u3/u0/u0/i___8_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.939    u3/u0/u0/i___8_i_8_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.997 r  u3/u0/u0/i___8_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.997    u3/u0/u0/i___8_i_10_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.055 r  u3/u0/u0/mantissa_r0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000     6.055    u3/u0/u0/mantissa_r0_i_76__0_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.113 r  u3/u0/u0/mantissa_r0_i_69__0/CO[3]
                         net (fo=1, routed)           0.000     6.113    u3/u0/u0/mantissa_r0_i_69__0_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.171 r  u3/u0/u0/mantissa_r0_i_63__0/CO[3]
                         net (fo=1, routed)           0.000     6.171    u3/u0/u0/mantissa_r0_i_63__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.350 f  u3/u0/u0/mantissa_r0__0_i_41/O[3]
                         net (fo=2, routed)           0.358     6.708    u3/u0/u0/fp_fma_comp/plusOp[23]
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.142     6.850 r  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_66/O
                         net (fo=1, routed)           0.295     7.145    u3/u0/u0/fp_fma_comp_n_485
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.053     7.198 r  u3/u0/u0/mantissa_r0__0_i_57/O
                         net (fo=1, routed)           0.000     7.198    u3/u0/u0/mantissa_r0__0_i_57_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.511 r  u3/u0/u0/mantissa_r0__0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.511    u3/u0/u0/mantissa_r0__0_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.650 r  u3/u0/u0/mantissa_r0__0_i_44/O[0]
                         net (fo=2, routed)           0.458     8.108    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_0[0]
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.155     8.263 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47/O
                         net (fo=1, routed)           0.308     8.571    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I3_O)        0.053     8.624 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36/O
                         net (fo=10, routed)          0.269     8.893    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.053     8.946 r  u3/u0/u0/fp_fma_comp/i___8_i_7/O
                         net (fo=22, routed)          0.520     9.465    u3/u0/u0/fp_fma_comp/i___8_i_7_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.053     9.518 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_20__0/O
                         net (fo=6, routed)           0.594    10.112    u3/u2/u0/cf_df[data][20]
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.064    10.176 f  u3/u2/u0/mantissa_r0_i_93/O
                         net (fo=2, routed)           0.140    10.316    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.170    10.486 f  u3/u2/u0/mantissa_r0_i_84/O
                         net (fo=5, routed)           0.306    10.792    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/V1
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.053    10.845 f  u3/u2/u0/mantissa_r0_i_52/O
                         net (fo=19, routed)          0.575    11.420    u3/u2/u0/lzc1_32_o[c]_0[4]
    SLICE_X29Y1          LUT3 (Prop_lut3_I1_O)        0.053    11.473 r  u3/u2/u0/mantissa_r0_i_53/O
                         net (fo=15, routed)          0.504    11.977    u3/u2/u0/lzc1_32_o[c]_0[3]
    SLICE_X29Y0          LUT2 (Prop_lut2_I1_O)        0.067    12.044 r  u3/u2/u0/mantissa_r0_i_83/O
                         net (fo=24, routed)          0.605    12.649    u3/u2/u0/mantissa_r0_i_53_0
    SLICE_X28Y0          LUT4 (Prop_lut4_I1_O)        0.185    12.834 r  u3/u2/u0/mantissa_r0_i_59/O
                         net (fo=4, routed)           0.331    13.165    u3/u0/u0/fp_fma_comp/mantissa_r0_i_26_1
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.169    13.334 r  u3/u0/u0/fp_fma_comp/mantissa_r0_i_72/O
                         net (fo=1, routed)           0.459    13.793    u3/u2/u0/mantissa_r0_25
    SLICE_X28Y1          LUT5 (Prop_lut5_I4_O)        0.053    13.846 r  u3/u2/u0/mantissa_r0_i_26/O
                         net (fo=2, routed)           0.409    14.254    u3/u2/u0/mantissa_r0_i_26_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.053    14.307 r  u3/u2/u0/mantissa_r0_i_4/O
                         net (fo=1, routed)           0.759    15.067    u3/u2/u0/fp_fma_comp/fp_ext1_o[result][13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    18.331 r  u3/u2/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.000    18.331    u3/u2/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.286    19.617 r  u3/u2/u0/fp_fma_comp/mantissa_r0__0/P[1]
                         net (fo=5, routed)           0.886    20.502    u3/u2/u0/fp_fma_comp/mantissa_r0__0_n_104
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.066    20.568 r  u3/u2/u0/fp_fma_comp/i___66_i_12__0/O
                         net (fo=1, routed)           0.349    20.917    u3/u2/u0/fp_fma_comp/i___66_i_12__0_n_0
    SLICE_X6Y3           LUT6 (Prop_lut6_I5_O)        0.168    21.085 r  u3/u2/u0/fp_fma_comp/i___66_i_7__0/O
                         net (fo=3, routed)           0.593    21.678    u3/u2/u0/fp_fma_comp/i___66_i_7__0_n_0
    SLICE_X8Y4           LUT3 (Prop_lut3_I2_O)        0.065    21.743 r  u3/u2/u0/fp_fma_comp/i___66_i_2__1/O
                         net (fo=3, routed)           0.762    22.505    u3/u2/u0/fp_fma_comp/mantissa_r0_14
    SLICE_X9Y4           LUT5 (Prop_lut5_I4_O)        0.178    22.683 r  u3/u2/u0/fp_fma_comp/i___29_i_1/O
                         net (fo=3, routed)           0.525    23.208    u3/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][41]
    SLICE_X9Y6           LUT6 (Prop_lut6_I3_O)        0.170    23.378 r  u3/u0/u0/fp_fma_comp/r_1[mantissa_mul][41]_i_2__1/O
                         net (fo=2, routed)           0.292    23.670    u3/u0/u0/fp_fma_comp/r_1[mantissa_mul][41]_i_2__1_n_0
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.056    23.726 r  u3/u0/u0/fp_fma_comp/r_1[mantissa_mul][41]_i_1__3/O
                         net (fo=1, routed)           0.000    23.726    u3/u2/u0/fp_fma_comp/D[40]
    SLICE_X9Y7           FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.482    24.089    u3/u2/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][41]/C
                         clock pessimism              0.253    24.342    
                         clock uncertainty           -0.135    24.207    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)        0.063    24.270    u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][41]
  -------------------------------------------------------------------
                         required time                         24.270    
                         arrival time                         -23.726    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.324ns  (logic 8.133ns (42.088%)  route 11.191ns (57.912%))
  Logic Levels:           32  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 24.091 - 20.000 ) 
    Source Clock Delay      (SCD):    4.363ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.587     4.363    u3/u0/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.269     4.632 r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/Q
                         net (fo=76, routed)          0.941     5.573    u3/u0/u0/r_2_reg[ready]
    SLICE_X33Y0          LUT5 (Prop_lut5_I3_O)        0.053     5.626 r  u3/u0/u0/i___8_i_15/O
                         net (fo=1, routed)           0.000     5.626    u3/u0/u0/i___8_i_15_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.939 r  u3/u0/u0/i___8_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.939    u3/u0/u0/i___8_i_8_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.997 r  u3/u0/u0/i___8_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.997    u3/u0/u0/i___8_i_10_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.055 r  u3/u0/u0/mantissa_r0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000     6.055    u3/u0/u0/mantissa_r0_i_76__0_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.113 r  u3/u0/u0/mantissa_r0_i_69__0/CO[3]
                         net (fo=1, routed)           0.000     6.113    u3/u0/u0/mantissa_r0_i_69__0_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.171 r  u3/u0/u0/mantissa_r0_i_63__0/CO[3]
                         net (fo=1, routed)           0.000     6.171    u3/u0/u0/mantissa_r0_i_63__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.350 f  u3/u0/u0/mantissa_r0__0_i_41/O[3]
                         net (fo=2, routed)           0.358     6.708    u3/u0/u0/fp_fma_comp/plusOp[23]
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.142     6.850 r  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_66/O
                         net (fo=1, routed)           0.295     7.145    u3/u0/u0/fp_fma_comp_n_485
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.053     7.198 r  u3/u0/u0/mantissa_r0__0_i_57/O
                         net (fo=1, routed)           0.000     7.198    u3/u0/u0/mantissa_r0__0_i_57_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.511 r  u3/u0/u0/mantissa_r0__0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.511    u3/u0/u0/mantissa_r0__0_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.650 r  u3/u0/u0/mantissa_r0__0_i_44/O[0]
                         net (fo=2, routed)           0.458     8.108    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_0[0]
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.155     8.263 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47/O
                         net (fo=1, routed)           0.308     8.571    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I3_O)        0.053     8.624 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36/O
                         net (fo=10, routed)          0.269     8.893    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.053     8.946 r  u3/u0/u0/fp_fma_comp/i___8_i_7/O
                         net (fo=22, routed)          0.520     9.465    u3/u0/u0/fp_fma_comp/i___8_i_7_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.053     9.518 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_20__0/O
                         net (fo=6, routed)           0.594    10.112    u3/u2/u0/cf_df[data][20]
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.064    10.176 f  u3/u2/u0/mantissa_r0_i_93/O
                         net (fo=2, routed)           0.140    10.316    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.170    10.486 f  u3/u2/u0/mantissa_r0_i_84/O
                         net (fo=5, routed)           0.306    10.792    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/V1
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.053    10.845 f  u3/u2/u0/mantissa_r0_i_52/O
                         net (fo=19, routed)          0.575    11.420    u3/u2/u0/lzc1_32_o[c]_0[4]
    SLICE_X29Y1          LUT3 (Prop_lut3_I1_O)        0.053    11.473 r  u3/u2/u0/mantissa_r0_i_53/O
                         net (fo=15, routed)          0.504    11.977    u3/u2/u0/lzc1_32_o[c]_0[3]
    SLICE_X29Y0          LUT2 (Prop_lut2_I1_O)        0.067    12.044 r  u3/u2/u0/mantissa_r0_i_83/O
                         net (fo=24, routed)          0.605    12.649    u3/u2/u0/mantissa_r0_i_53_0
    SLICE_X28Y0          LUT4 (Prop_lut4_I1_O)        0.185    12.834 r  u3/u2/u0/mantissa_r0_i_59/O
                         net (fo=4, routed)           0.331    13.165    u3/u0/u0/fp_fma_comp/mantissa_r0_i_26_1
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.169    13.334 r  u3/u0/u0/fp_fma_comp/mantissa_r0_i_72/O
                         net (fo=1, routed)           0.459    13.793    u3/u2/u0/mantissa_r0_25
    SLICE_X28Y1          LUT5 (Prop_lut5_I4_O)        0.053    13.846 r  u3/u2/u0/mantissa_r0_i_26/O
                         net (fo=2, routed)           0.409    14.254    u3/u2/u0/mantissa_r0_i_26_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.053    14.307 r  u3/u2/u0/mantissa_r0_i_4/O
                         net (fo=1, routed)           0.759    15.067    u3/u2/u0/fp_fma_comp/fp_ext1_o[result][13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    18.331 r  u3/u2/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.000    18.331    u3/u2/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.286    19.617 r  u3/u2/u0/fp_fma_comp/mantissa_r0__0/P[11]
                         net (fo=2, routed)           0.861    20.478    u3/u2/u0/fp_fma_comp/mantissa_r0__0_0[8]
    SLICE_X11Y5          LUT3 (Prop_lut3_I0_O)        0.068    20.546 r  u3/u2/u0/fp_fma_comp/i___29_i_8/O
                         net (fo=3, routed)           0.430    20.976    u3/u2/u0/fp_fma_comp/i___29_i_8_n_0
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.181    21.157 r  u3/u2/u0/fp_fma_comp/i___9_i_22__1/O
                         net (fo=3, routed)           0.420    21.577    u3/u2/u0/fp_fma_comp/i___9_i_22__1_n_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I3_O)        0.168    21.745 r  u3/u2/u0/fp_fma_comp/i___14_i_5__0/O
                         net (fo=3, routed)           0.517    22.262    u3/u2/u0/fp_fma_comp/i___14_i_5__0_n_0
    SLICE_X10Y3          LUT3 (Prop_lut3_I2_O)        0.056    22.318 r  u3/u2/u0/fp_fma_comp/i___15_i_6__0/O
                         net (fo=2, routed)           0.454    22.772    u3/u2/u0/fp_fma_comp/i___15_i_6__0_n_0
    SLICE_X11Y3          LUT3 (Prop_lut3_I2_O)        0.168    22.940 r  u3/u2/u0/fp_fma_comp/i___15_i_2__0/O
                         net (fo=3, routed)           0.679    23.619    u3/u2/u0/i___15_i_6__0
    SLICE_X13Y2          LUT4 (Prop_lut4_I2_O)        0.068    23.687 r  u3/u2/u0/i___15/O
                         net (fo=1, routed)           0.000    23.687    u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][73]_0[16]
    SLICE_X13Y2          FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.484    24.091    u3/u2/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][16]/C
                         clock pessimism              0.253    24.344    
                         clock uncertainty           -0.135    24.209    
    SLICE_X13Y2          FDRE (Setup_fdre_C_D)        0.063    24.272    u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][16]
  -------------------------------------------------------------------
                         required time                         24.272    
                         arrival time                         -23.687    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 u0/wi_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][39]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.341ns  (logic 7.287ns (37.677%)  route 12.054ns (62.323%))
  Logic Levels:           26  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 23.941 - 20.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.387     4.163    u0/clk_IBUF_BUFG
    SLICE_X44Y56         FDCE                                         r  u0/wi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDCE (Prop_fdce_C_Q)         0.308     4.471 f  u0/wi_reg[9]/Q
                         net (fo=6, routed)           0.538     5.008    u0/wi_reg_n_0_[9]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.053     5.061 r  u0/i__i_40/O
                         net (fo=1, routed)           0.000     5.061    u0/i__i_40_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.358 r  u0/i__i_18__1/CO[3]
                         net (fo=1, routed)           0.000     5.358    u0/i__i_18__1_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.418 r  u0/i__i_14__1/CO[3]
                         net (fo=1, routed)           0.000     5.418    u0/i__i_14__1_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.478 r  u0/i__i_19__1/CO[3]
                         net (fo=1, routed)           0.000     5.478    u0/i__i_19__1_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.538 r  u0/i__i_16__1/CO[3]
                         net (fo=1, routed)           0.000     5.538    u0/i__i_16__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.598 r  u0/i__i_15__0/CO[3]
                         net (fo=1, routed)           0.000     5.598    u0/i__i_15__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     5.735 f  u0/i___8_i_29/O[2]
                         net (fo=7, routed)           0.652     6.387    u0/xi[31]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.152     6.539 r  u0/i___8_i_57/O
                         net (fo=1, routed)           0.000     6.539    u0/i___8_i_57_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.772 r  u0/i___8_i_21/CO[3]
                         net (fo=3, routed)           0.736     7.508    u0/x_se1
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.068     7.576 r  u0/i___8_i_26/O
                         net (fo=32, routed)          1.523     9.099    u0/x_se[0]
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.172     9.271 f  u0/mantissa_r0_i_173/O
                         net (fo=1, routed)           1.291    10.562    u0/mantissa_r0_i_173_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.053    10.615 f  u0/mantissa_r0_i_67__0/O
                         net (fo=11, routed)          0.366    10.981    u1/u0/u0/i___7_i_1[6]
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.053    11.034 f  u1/u0/u0/i___8_i_6/O
                         net (fo=3, routed)           0.682    11.716    u1/u0/u0/lzc1_32_comp/lzc_16_comp_0/lzc_8_comp_1/V1
    SLICE_X45Y53         LUT6 (Prop_lut6_I4_O)        0.053    11.769 f  u1/u0/u0/mantissa_r0_i_132/O
                         net (fo=22, routed)          0.714    12.483    u1/u0/u0/mantissa_r0_i_226_1
    SLICE_X45Y51         LUT2 (Prop_lut2_I1_O)        0.063    12.546 r  u1/u0/u0/mantissa_r0__0_i_26/O
                         net (fo=6, routed)           0.486    13.032    u1/u0/u0/mantissa_r0_i_132_0
    SLICE_X49Y52         LUT2 (Prop_lut2_I0_O)        0.170    13.202 r  u1/u0/u0/mantissa_r0_i_171/O
                         net (fo=8, routed)           0.452    13.654    u0/mantissa_r0_i_54
    SLICE_X49Y52         LUT6 (Prop_lut6_I4_O)        0.053    13.707 r  u0/mantissa_r0_i_152/O
                         net (fo=1, routed)           0.465    14.172    u1/u0/u0/mantissa_r0_22
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.053    14.225 r  u1/u0/u0/mantissa_r0_i_54/O
                         net (fo=2, routed)           0.473    14.698    u1/u0/u0/mantissa_r0_i_54_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I3_O)        0.053    14.751 r  u1/u0/u0/mantissa_r0_i_6/O
                         net (fo=1, routed)           0.554    15.304    u1/u0/u0/fp_fma_comp/fp_ext1_o[result][11]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.264    18.568 r  u1/u0/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.000    18.568    u1/u0/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.286    19.854 r  u1/u0/u0/fp_fma_comp/mantissa_r0__0/P[7]
                         net (fo=2, routed)           0.708    20.562    u1/u0/u0/fp_fma_comp/mantissa_r0__0_n_98
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.064    20.626 r  u1/u0/u0/fp_fma_comp/i___44_i_6/O
                         net (fo=3, routed)           0.803    21.429    u1/u0/u0/fp_fma_comp/i___44_i_6_n_0
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.170    21.599 r  u1/u0/u0/fp_fma_comp/i___44_i_2/O
                         net (fo=4, routed)           0.624    22.222    u1/u0/u0/fp_fma_comp/mantissa_r0__0_11
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.053    22.275 r  u1/u0/u0/fp_fma_comp/i___24_i_4/O
                         net (fo=2, routed)           0.585    22.860    u1/u0/u0/fp_fma_comp/mantissa_r0_3
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.070    22.930 r  u1/u0/u0/fp_fma_comp/i___43_i_1/O
                         net (fo=3, routed)           0.404    23.335    m0/r_1_reg[mantissa_add][39]
    SLICE_X57Y52         LUT5 (Prop_lut5_I0_O)        0.169    23.504 r  m0/r_1[mantissa_add][39]_i_1/O
                         net (fo=1, routed)           0.000    23.504    u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][73]_0[37]
    SLICE_X57Y52         FDRE                                         r  u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.334    23.941    u1/u0/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][39]/C
                         clock pessimism              0.251    24.192    
                         clock uncertainty           -0.135    24.057    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)        0.035    24.092    u1/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][39]
  -------------------------------------------------------------------
                         required time                         24.092    
                         arrival time                         -23.504    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.235ns  (logic 8.125ns (42.240%)  route 11.110ns (57.760%))
  Logic Levels:           32  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 24.090 - 20.000 ) 
    Source Clock Delay      (SCD):    4.363ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.587     4.363    u3/u0/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.269     4.632 r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/Q
                         net (fo=76, routed)          0.941     5.573    u3/u0/u0/r_2_reg[ready]
    SLICE_X33Y0          LUT5 (Prop_lut5_I3_O)        0.053     5.626 r  u3/u0/u0/i___8_i_15/O
                         net (fo=1, routed)           0.000     5.626    u3/u0/u0/i___8_i_15_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.939 r  u3/u0/u0/i___8_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.939    u3/u0/u0/i___8_i_8_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.997 r  u3/u0/u0/i___8_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.997    u3/u0/u0/i___8_i_10_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.055 r  u3/u0/u0/mantissa_r0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000     6.055    u3/u0/u0/mantissa_r0_i_76__0_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.113 r  u3/u0/u0/mantissa_r0_i_69__0/CO[3]
                         net (fo=1, routed)           0.000     6.113    u3/u0/u0/mantissa_r0_i_69__0_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.171 r  u3/u0/u0/mantissa_r0_i_63__0/CO[3]
                         net (fo=1, routed)           0.000     6.171    u3/u0/u0/mantissa_r0_i_63__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.350 f  u3/u0/u0/mantissa_r0__0_i_41/O[3]
                         net (fo=2, routed)           0.358     6.708    u3/u0/u0/fp_fma_comp/plusOp[23]
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.142     6.850 r  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_66/O
                         net (fo=1, routed)           0.295     7.145    u3/u0/u0/fp_fma_comp_n_485
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.053     7.198 r  u3/u0/u0/mantissa_r0__0_i_57/O
                         net (fo=1, routed)           0.000     7.198    u3/u0/u0/mantissa_r0__0_i_57_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.511 r  u3/u0/u0/mantissa_r0__0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.511    u3/u0/u0/mantissa_r0__0_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.650 r  u3/u0/u0/mantissa_r0__0_i_44/O[0]
                         net (fo=2, routed)           0.458     8.108    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_0[0]
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.155     8.263 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47/O
                         net (fo=1, routed)           0.308     8.571    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I3_O)        0.053     8.624 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36/O
                         net (fo=10, routed)          0.269     8.893    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.053     8.946 r  u3/u0/u0/fp_fma_comp/i___8_i_7/O
                         net (fo=22, routed)          0.520     9.465    u3/u0/u0/fp_fma_comp/i___8_i_7_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.053     9.518 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_20__0/O
                         net (fo=6, routed)           0.594    10.112    u3/u2/u0/cf_df[data][20]
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.064    10.176 f  u3/u2/u0/mantissa_r0_i_93/O
                         net (fo=2, routed)           0.140    10.316    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.170    10.486 f  u3/u2/u0/mantissa_r0_i_84/O
                         net (fo=5, routed)           0.306    10.792    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/V1
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.053    10.845 f  u3/u2/u0/mantissa_r0_i_52/O
                         net (fo=19, routed)          0.575    11.420    u3/u2/u0/lzc1_32_o[c]_0[4]
    SLICE_X29Y1          LUT3 (Prop_lut3_I1_O)        0.053    11.473 r  u3/u2/u0/mantissa_r0_i_53/O
                         net (fo=15, routed)          0.504    11.977    u3/u2/u0/lzc1_32_o[c]_0[3]
    SLICE_X29Y0          LUT2 (Prop_lut2_I1_O)        0.067    12.044 r  u3/u2/u0/mantissa_r0_i_83/O
                         net (fo=24, routed)          0.605    12.649    u3/u2/u0/mantissa_r0_i_53_0
    SLICE_X28Y0          LUT4 (Prop_lut4_I1_O)        0.185    12.834 r  u3/u2/u0/mantissa_r0_i_59/O
                         net (fo=4, routed)           0.331    13.165    u3/u0/u0/fp_fma_comp/mantissa_r0_i_26_1
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.169    13.334 r  u3/u0/u0/fp_fma_comp/mantissa_r0_i_72/O
                         net (fo=1, routed)           0.459    13.793    u3/u2/u0/mantissa_r0_25
    SLICE_X28Y1          LUT5 (Prop_lut5_I4_O)        0.053    13.846 r  u3/u2/u0/mantissa_r0_i_26/O
                         net (fo=2, routed)           0.409    14.254    u3/u2/u0/mantissa_r0_i_26_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.053    14.307 r  u3/u2/u0/mantissa_r0_i_4/O
                         net (fo=1, routed)           0.759    15.067    u3/u2/u0/fp_fma_comp/fp_ext1_o[result][13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    18.331 r  u3/u2/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.000    18.331    u3/u2/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.286    19.617 r  u3/u2/u0/fp_fma_comp/mantissa_r0__0/P[11]
                         net (fo=2, routed)           0.861    20.478    u3/u2/u0/fp_fma_comp/mantissa_r0__0_0[8]
    SLICE_X11Y5          LUT3 (Prop_lut3_I0_O)        0.068    20.546 r  u3/u2/u0/fp_fma_comp/i___29_i_8/O
                         net (fo=3, routed)           0.430    20.976    u3/u2/u0/fp_fma_comp/i___29_i_8_n_0
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.181    21.157 r  u3/u2/u0/fp_fma_comp/i___9_i_22__1/O
                         net (fo=3, routed)           0.420    21.577    u3/u2/u0/fp_fma_comp/i___9_i_22__1_n_0
    SLICE_X11Y5          LUT5 (Prop_lut5_I3_O)        0.168    21.745 r  u3/u2/u0/fp_fma_comp/i___14_i_5__0/O
                         net (fo=3, routed)           0.450    22.195    u3/u2/u0/fp_fma_comp/i___14_i_5__0_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I3_O)        0.053    22.248 r  u3/u2/u0/fp_fma_comp/i___17_i_5__3/O
                         net (fo=4, routed)           0.534    22.782    u3/u2/u0/fp_fma_comp/i___17_i_5__3_n_0
    SLICE_X11Y3          LUT3 (Prop_lut3_I2_O)        0.066    22.848 r  u3/u2/u0/fp_fma_comp/i___18_i_3__3/O
                         net (fo=4, routed)           0.585    23.433    u3/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][20]_1
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.165    23.598 r  u3/u0/u0/fp_fma_comp/r_1[mantissa_mul][20]_i_1__1/O
                         net (fo=1, routed)           0.000    23.598    u3/u2/u0/fp_fma_comp/D[20]
    SLICE_X13Y5          FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.483    24.090    u3/u2/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][20]/C
                         clock pessimism              0.253    24.343    
                         clock uncertainty           -0.135    24.208    
    SLICE_X13Y5          FDRE (Setup_fdre_C_D)        0.035    24.243    u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_mul][20]
  -------------------------------------------------------------------
                         required time                         24.243    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        19.225ns  (logic 8.140ns (42.340%)  route 11.085ns (57.660%))
  Logic Levels:           32  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=5 LUT4=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 24.090 - 20.000 ) 
    Source Clock Delay      (SCD):    4.363ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.587     4.363    u3/u0/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.269     4.632 r  u3/u0/u0/fp_fma_comp/r_2_reg[ready]/Q
                         net (fo=76, routed)          0.941     5.573    u3/u0/u0/r_2_reg[ready]
    SLICE_X33Y0          LUT5 (Prop_lut5_I3_O)        0.053     5.626 r  u3/u0/u0/i___8_i_15/O
                         net (fo=1, routed)           0.000     5.626    u3/u0/u0/i___8_i_15_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.939 r  u3/u0/u0/i___8_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.939    u3/u0/u0/i___8_i_8_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.997 r  u3/u0/u0/i___8_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.997    u3/u0/u0/i___8_i_10_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.055 r  u3/u0/u0/mantissa_r0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000     6.055    u3/u0/u0/mantissa_r0_i_76__0_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.113 r  u3/u0/u0/mantissa_r0_i_69__0/CO[3]
                         net (fo=1, routed)           0.000     6.113    u3/u0/u0/mantissa_r0_i_69__0_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.171 r  u3/u0/u0/mantissa_r0_i_63__0/CO[3]
                         net (fo=1, routed)           0.000     6.171    u3/u0/u0/mantissa_r0_i_63__0_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.350 f  u3/u0/u0/mantissa_r0__0_i_41/O[3]
                         net (fo=2, routed)           0.358     6.708    u3/u0/u0/fp_fma_comp/plusOp[23]
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.142     6.850 r  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_66/O
                         net (fo=1, routed)           0.295     7.145    u3/u0/u0/fp_fma_comp_n_485
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.053     7.198 r  u3/u0/u0/mantissa_r0__0_i_57/O
                         net (fo=1, routed)           0.000     7.198    u3/u0/u0/mantissa_r0__0_i_57_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.511 r  u3/u0/u0/mantissa_r0__0_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.511    u3/u0/u0/mantissa_r0__0_i_42_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.650 r  u3/u0/u0/mantissa_r0__0_i_44/O[0]
                         net (fo=2, routed)           0.458     8.108    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_0[0]
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.155     8.263 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47/O
                         net (fo=1, routed)           0.308     8.571    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_47_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I3_O)        0.053     8.624 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36/O
                         net (fo=10, routed)          0.269     8.893    u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_36_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I0_O)        0.053     8.946 r  u3/u0/u0/fp_fma_comp/i___8_i_7/O
                         net (fo=22, routed)          0.520     9.465    u3/u0/u0/fp_fma_comp/i___8_i_7_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.053     9.518 f  u3/u0/u0/fp_fma_comp/mantissa_r0__0_i_20__0/O
                         net (fo=6, routed)           0.594    10.112    u3/u2/u0/cf_df[data][20]
    SLICE_X31Y3          LUT3 (Prop_lut3_I1_O)        0.064    10.176 f  u3/u2/u0/mantissa_r0_i_93/O
                         net (fo=2, routed)           0.140    10.316    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/lzc_8_comp_1/V1
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.170    10.486 f  u3/u2/u0/mantissa_r0_i_84/O
                         net (fo=5, routed)           0.306    10.792    u3/u2/u0/lzc1_32_comp/lzc_16_comp_1/V1
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.053    10.845 f  u3/u2/u0/mantissa_r0_i_52/O
                         net (fo=19, routed)          0.575    11.420    u3/u2/u0/lzc1_32_o[c]_0[4]
    SLICE_X29Y1          LUT3 (Prop_lut3_I1_O)        0.053    11.473 r  u3/u2/u0/mantissa_r0_i_53/O
                         net (fo=15, routed)          0.504    11.977    u3/u2/u0/lzc1_32_o[c]_0[3]
    SLICE_X29Y0          LUT2 (Prop_lut2_I1_O)        0.067    12.044 r  u3/u2/u0/mantissa_r0_i_83/O
                         net (fo=24, routed)          0.605    12.649    u3/u2/u0/mantissa_r0_i_53_0
    SLICE_X28Y0          LUT4 (Prop_lut4_I1_O)        0.185    12.834 r  u3/u2/u0/mantissa_r0_i_59/O
                         net (fo=4, routed)           0.331    13.165    u3/u0/u0/fp_fma_comp/mantissa_r0_i_26_1
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.169    13.334 r  u3/u0/u0/fp_fma_comp/mantissa_r0_i_72/O
                         net (fo=1, routed)           0.459    13.793    u3/u2/u0/mantissa_r0_25
    SLICE_X28Y1          LUT5 (Prop_lut5_I4_O)        0.053    13.846 r  u3/u2/u0/mantissa_r0_i_26/O
                         net (fo=2, routed)           0.409    14.254    u3/u2/u0/mantissa_r0_i_26_n_0
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.053    14.307 r  u3/u2/u0/mantissa_r0_i_4/O
                         net (fo=1, routed)           0.759    15.067    u3/u2/u0/fp_fma_comp/fp_ext1_o[result][13]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    18.331 r  u3/u2/u0/fp_fma_comp/mantissa_r0/PCOUT[47]
                         net (fo=1, routed)           0.000    18.331    u3/u2/u0/fp_fma_comp/mantissa_r0_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.286    19.617 r  u3/u2/u0/fp_fma_comp/mantissa_r0__0/P[24]
                         net (fo=2, routed)           0.887    20.504    u3/u2/u0/fp_fma_comp/mantissa_r0__0_0[21]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.068    20.572 r  u3/u2/u0/fp_fma_comp/i___9_i_12__1/O
                         net (fo=3, routed)           0.577    21.149    u3/u2/u0/fp_fma_comp/i___9_i_12__1_n_0
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.187    21.336 r  u3/u2/u0/fp_fma_comp/i___19_i_13/O
                         net (fo=3, routed)           0.462    21.798    u3/u2/u0/fp_fma_comp/i___19_i_13_n_0
    SLICE_X9Y5           LUT3 (Prop_lut3_I0_O)        0.186    21.984 r  u3/u2/u0/fp_fma_comp/i___23_i_4/O
                         net (fo=3, routed)           0.213    22.197    u3/u2/u0/fp_fma_comp/mantissa_r0__0_7
    SLICE_X9Y5           LUT5 (Prop_lut5_I4_O)        0.169    22.366 r  u3/u2/u0/fp_fma_comp/i___26_i_3__1/O
                         net (fo=3, routed)           0.407    22.772    u3/u2/u0/fp_fma_comp/i___26_i_3__1_n_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.053    22.825 r  u3/u2/u0/fp_fma_comp/i___26_i_1__0/O
                         net (fo=7, routed)           0.710    23.535    u3/u2/u0/mantissa_r0__0_6
    SLICE_X13Y3          LUT4 (Prop_lut4_I0_O)        0.053    23.588 r  u3/u2/u0/i___26/O
                         net (fo=1, routed)           0.000    23.588    u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][73]_0[13]
    SLICE_X13Y3          FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.483    24.090    u3/u2/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][13]/C
                         clock pessimism              0.253    24.343    
                         clock uncertainty           -0.135    24.208    
    SLICE_X13Y3          FDRE (Setup_fdre_C_D)        0.035    24.243    u3/u2/u0/fp_fma_comp/r_1_reg[mantissa_add][13]
  -------------------------------------------------------------------
                         required time                         24.243    
                         arrival time                         -23.588    
  -------------------------------------------------------------------
                         slack                                  0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 shiftreg_gen[1].m_i/shift_reg_reg[2][21]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[1].m_i/shift_reg_reg[3][21]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.750%)  route 0.105ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.576     1.433    shiftreg_gen[1].m_i/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  shiftreg_gen[1].m_i/shift_reg_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.100     1.533 r  shiftreg_gen[1].m_i/shift_reg_reg[2][21]/Q
                         net (fo=2, routed)           0.105     1.638    shiftreg_gen[1].m_i/shift_reg_reg[2]_2[21]
    SLICE_X7Y63          FDCE                                         r  shiftreg_gen[1].m_i/shift_reg_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.777     1.950    shiftreg_gen[1].m_i/clk_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  shiftreg_gen[1].m_i/shift_reg_reg[3][21]/C
                         clock pessimism             -0.504     1.446    
                         clock uncertainty            0.100     1.546    
    SLICE_X7Y63          FDCE (Hold_fdce_C_D)         0.040     1.586    shiftreg_gen[1].m_i/shift_reg_reg[3][21]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 shiftreg_gen[1].m_i/shift_reg_reg[5][2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[1].m_i/shift_reg_reg[6][2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.047%)  route 0.108ns (51.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.580     1.437    shiftreg_gen[1].m_i/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  shiftreg_gen[1].m_i/shift_reg_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.100     1.537 r  shiftreg_gen[1].m_i/shift_reg_reg[5][2]/Q
                         net (fo=2, routed)           0.108     1.645    shiftreg_gen[1].m_i/shift_reg_reg[5]_5[2]
    SLICE_X5Y57          FDCE                                         r  shiftreg_gen[1].m_i/shift_reg_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.781     1.954    shiftreg_gen[1].m_i/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  shiftreg_gen[1].m_i/shift_reg_reg[6][2]/C
                         clock pessimism             -0.504     1.450    
                         clock uncertainty            0.100     1.550    
    SLICE_X5Y57          FDCE (Hold_fdce_C_D)         0.043     1.593    shiftreg_gen[1].m_i/shift_reg_reg[6][2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 shiftreg_gen[3].m_i/shift_reg_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.513%)  route 0.106ns (51.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.577     1.434    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X5Y62          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.100     1.534 r  shiftreg_gen[3].m_i/shift_reg_reg[2][3]/Q
                         net (fo=2, routed)           0.106     1.640    shiftreg_gen[3].m_i/shift_reg_reg[2]_2[3]
    SLICE_X5Y61          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.780     1.953    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X5Y61          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[3][3]/C
                         clock pessimism             -0.504     1.449    
                         clock uncertainty            0.100     1.549    
    SLICE_X5Y61          FDCE (Hold_fdce_C_D)         0.038     1.587    shiftreg_gen[3].m_i/shift_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 shiftreg_gen[2].m_i/shift_reg_reg[2][9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[2].m_i/shift_reg_reg[3][9]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.750%)  route 0.105ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.575     1.432    shiftreg_gen[2].m_i/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  shiftreg_gen[2].m_i/shift_reg_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.100     1.532 r  shiftreg_gen[2].m_i/shift_reg_reg[2][9]/Q
                         net (fo=2, routed)           0.105     1.637    shiftreg_gen[2].m_i/shift_reg_reg[2]_2[9]
    SLICE_X7Y66          FDCE                                         r  shiftreg_gen[2].m_i/shift_reg_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.775     1.948    shiftreg_gen[2].m_i/clk_IBUF_BUFG
    SLICE_X7Y66          FDCE                                         r  shiftreg_gen[2].m_i/shift_reg_reg[3][9]/C
                         clock pessimism             -0.504     1.444    
                         clock uncertainty            0.100     1.544    
    SLICE_X7Y66          FDCE (Hold_fdce_C_D)         0.040     1.584    shiftreg_gen[2].m_i/shift_reg_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 shiftreg_gen[0].m_i/shift_reg_reg[2][16]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[0].m_i/shift_reg_reg[3][16]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.750%)  route 0.105ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.546     1.403    shiftreg_gen[0].m_i/clk_IBUF_BUFG
    SLICE_X17Y65         FDCE                                         r  shiftreg_gen[0].m_i/shift_reg_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDCE (Prop_fdce_C_Q)         0.100     1.503 r  shiftreg_gen[0].m_i/shift_reg_reg[2][16]/Q
                         net (fo=2, routed)           0.105     1.608    shiftreg_gen[0].m_i/shift_reg_reg[2]_2[16]
    SLICE_X19Y65         FDCE                                         r  shiftreg_gen[0].m_i/shift_reg_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.744     1.917    shiftreg_gen[0].m_i/clk_IBUF_BUFG
    SLICE_X19Y65         FDCE                                         r  shiftreg_gen[0].m_i/shift_reg_reg[3][16]/C
                         clock pessimism             -0.502     1.415    
                         clock uncertainty            0.100     1.515    
    SLICE_X19Y65         FDCE (Hold_fdce_C_D)         0.040     1.555    shiftreg_gen[0].m_i/shift_reg_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 shiftreg_gen[3].m_i/shift_reg_reg[2][23]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[3][23]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.750%)  route 0.105ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.570     1.427    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X1Y72          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[2][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.100     1.527 r  shiftreg_gen[3].m_i/shift_reg_reg[2][23]/Q
                         net (fo=2, routed)           0.105     1.632    shiftreg_gen[3].m_i/shift_reg_reg[2]_2[23]
    SLICE_X3Y72          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.770     1.943    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[3][23]/C
                         clock pessimism             -0.504     1.439    
                         clock uncertainty            0.100     1.539    
    SLICE_X3Y72          FDCE (Hold_fdce_C_D)         0.040     1.579    shiftreg_gen[3].m_i/shift_reg_reg[3][23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 shiftreg_gen[3].m_i/shift_reg_reg[2][22]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[3][22]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.750%)  route 0.105ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.538     1.395    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X13Y73         FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDCE (Prop_fdce_C_Q)         0.100     1.495 r  shiftreg_gen[3].m_i/shift_reg_reg[2][22]/Q
                         net (fo=2, routed)           0.105     1.600    shiftreg_gen[3].m_i/shift_reg_reg[2]_2[22]
    SLICE_X15Y73         FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.736     1.909    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X15Y73         FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[3][22]/C
                         clock pessimism             -0.503     1.406    
                         clock uncertainty            0.100     1.506    
    SLICE_X15Y73         FDCE (Hold_fdce_C_D)         0.040     1.546    shiftreg_gen[3].m_i/shift_reg_reg[3][22]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 shiftreg_gen[4].m_i/shift_reg_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.279%)  route 0.107ns (51.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.535     1.392    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X39Y60         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.100     1.492 r  shiftreg_gen[4].m_i/shift_reg_reg[2][5]/Q
                         net (fo=2, routed)           0.107     1.599    shiftreg_gen[4].m_i/shift_reg_reg[2]_2[5]
    SLICE_X39Y61         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.736     1.909    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X39Y61         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[3][5]/C
                         clock pessimism             -0.503     1.406    
                         clock uncertainty            0.100     1.506    
    SLICE_X39Y61         FDCE (Hold_fdce_C_D)         0.038     1.544    shiftreg_gen[4].m_i/shift_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 shiftreg_gen[4].m_i/shift_reg_reg[5][4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[6][4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.118ns (50.377%)  route 0.116ns (49.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.541     1.398    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X46Y59         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.118     1.516 r  shiftreg_gen[4].m_i/shift_reg_reg[5][4]/Q
                         net (fo=2, routed)           0.116     1.633    shiftreg_gen[4].m_i/shift_reg_reg[5]_5[4]
    SLICE_X45Y59         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.741     1.914    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X45Y59         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[6][4]/C
                         clock pessimism             -0.484     1.430    
                         clock uncertainty            0.100     1.530    
    SLICE_X45Y59         FDCE (Hold_fdce_C_D)         0.047     1.577    shiftreg_gen[4].m_i/shift_reg_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 shiftreg_gen[4].m_i/shift_reg_reg[0][28]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[1][28]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.513%)  route 0.106ns (51.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.530     1.387    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X53Y76         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDCE (Prop_fdce_C_Q)         0.100     1.487 r  shiftreg_gen[4].m_i/shift_reg_reg[0][28]/Q
                         net (fo=2, routed)           0.106     1.593    shiftreg_gen[4].m_i/shift_reg_reg[0]_0[28]
    SLICE_X53Y75         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.727     1.900    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X53Y75         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[1][28]/C
                         clock pessimism             -0.503     1.397    
                         clock uncertainty            0.100     1.497    
    SLICE_X53Y75         FDCE (Hold_fdce_C_D)         0.040     1.537    shiftreg_gen[4].m_i/shift_reg_reg[1][28]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB18_X1Y18   m0/temp_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         20.000      17.817     RAMB18_X1Y18   m0/temp_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         20.000      17.817     RAMB18_X0Y18   u2/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         20.000      17.817     RAMB18_X0Y18   u2/q_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         20.000      18.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X20Y68   f0/gen_ff[4].dff/q_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X26Y47   m1/temp_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X29Y49   m1/temp_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X29Y47   m1/temp_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X32Y49   m1/temp_reg[18]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         10.000      9.090      SLICE_X46Y51   m3/ram_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[0][30]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        16.243ns  (logic 0.902ns (5.555%)  route 15.341ns (94.445%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 23.871 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.902     1.402 f  rst_IBUF_inst/O
                         net (fo=2823, routed)       15.341    16.743    shiftreg_gen[4].m_i/rst_IBUF
    SLICE_X48Y78         FDCE                                         f  shiftreg_gen[4].m_i/shift_reg_reg[0][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.264    23.871    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X48Y78         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[0][30]/C
                         clock pessimism              0.000    23.871    
                         clock uncertainty           -0.135    23.736    
    SLICE_X48Y78         FDCE (Recov_fdce_C_CLR)     -0.192    23.544    shiftreg_gen[4].m_i/shift_reg_reg[0][30]
  -------------------------------------------------------------------
                         required time                         23.544    
                         arrival time                         -16.743    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[1][30]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        16.243ns  (logic 0.902ns (5.555%)  route 15.341ns (94.445%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 23.871 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.902     1.402 f  rst_IBUF_inst/O
                         net (fo=2823, routed)       15.341    16.743    shiftreg_gen[4].m_i/rst_IBUF
    SLICE_X48Y78         FDCE                                         f  shiftreg_gen[4].m_i/shift_reg_reg[1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.264    23.871    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X48Y78         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[1][30]/C
                         clock pessimism              0.000    23.871    
                         clock uncertainty           -0.135    23.736    
    SLICE_X48Y78         FDCE (Recov_fdce_C_CLR)     -0.192    23.544    shiftreg_gen[4].m_i/shift_reg_reg[1][30]
  -------------------------------------------------------------------
                         required time                         23.544    
                         arrival time                         -16.743    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[2][30]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        16.243ns  (logic 0.902ns (5.555%)  route 15.341ns (94.445%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 23.871 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.902     1.402 f  rst_IBUF_inst/O
                         net (fo=2823, routed)       15.341    16.743    shiftreg_gen[4].m_i/rst_IBUF
    SLICE_X48Y78         FDCE                                         f  shiftreg_gen[4].m_i/shift_reg_reg[2][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.264    23.871    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X48Y78         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[2][30]/C
                         clock pessimism              0.000    23.871    
                         clock uncertainty           -0.135    23.736    
    SLICE_X48Y78         FDCE (Recov_fdce_C_CLR)     -0.192    23.544    shiftreg_gen[4].m_i/shift_reg_reg[2][30]
  -------------------------------------------------------------------
                         required time                         23.544    
                         arrival time                         -16.743    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.836ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[3][30]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        16.144ns  (logic 0.902ns (5.589%)  route 15.242ns (94.411%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 23.870 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.902     1.402 f  rst_IBUF_inst/O
                         net (fo=2823, routed)       15.242    16.644    shiftreg_gen[4].m_i/rst_IBUF
    SLICE_X49Y77         FDCE                                         f  shiftreg_gen[4].m_i/shift_reg_reg[3][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.263    23.870    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X49Y77         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[3][30]/C
                         clock pessimism              0.000    23.870    
                         clock uncertainty           -0.135    23.735    
    SLICE_X49Y77         FDCE (Recov_fdce_C_CLR)     -0.255    23.480    shiftreg_gen[4].m_i/shift_reg_reg[3][30]
  -------------------------------------------------------------------
                         required time                         23.480    
                         arrival time                         -16.644    
  -------------------------------------------------------------------
                         slack                                  6.836    

Slack (MET) :             6.863ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[7][30]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        16.144ns  (logic 0.902ns (5.589%)  route 15.242ns (94.411%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 23.870 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.902     1.402 f  rst_IBUF_inst/O
                         net (fo=2823, routed)       15.242    16.644    shiftreg_gen[4].m_i/rst_IBUF
    SLICE_X48Y77         FDCE                                         f  shiftreg_gen[4].m_i/shift_reg_reg[7][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.263    23.870    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X48Y77         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[7][30]/C
                         clock pessimism              0.000    23.870    
                         clock uncertainty           -0.135    23.735    
    SLICE_X48Y77         FDCE (Recov_fdce_C_CLR)     -0.228    23.507    shiftreg_gen[4].m_i/shift_reg_reg[7][30]
  -------------------------------------------------------------------
                         required time                         23.507    
                         arrival time                         -16.644    
  -------------------------------------------------------------------
                         slack                                  6.863    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[4][30]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        16.144ns  (logic 0.902ns (5.589%)  route 15.242ns (94.411%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 23.870 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.902     1.402 f  rst_IBUF_inst/O
                         net (fo=2823, routed)       15.242    16.644    shiftreg_gen[4].m_i/rst_IBUF
    SLICE_X48Y77         FDCE                                         f  shiftreg_gen[4].m_i/shift_reg_reg[4][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.263    23.870    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X48Y77         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[4][30]/C
                         clock pessimism              0.000    23.870    
                         clock uncertainty           -0.135    23.735    
    SLICE_X48Y77         FDCE (Recov_fdce_C_CLR)     -0.192    23.543    shiftreg_gen[4].m_i/shift_reg_reg[4][30]
  -------------------------------------------------------------------
                         required time                         23.543    
                         arrival time                         -16.644    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[5][30]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        16.144ns  (logic 0.902ns (5.589%)  route 15.242ns (94.411%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 23.870 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.902     1.402 f  rst_IBUF_inst/O
                         net (fo=2823, routed)       15.242    16.644    shiftreg_gen[4].m_i/rst_IBUF
    SLICE_X48Y77         FDCE                                         f  shiftreg_gen[4].m_i/shift_reg_reg[5][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.263    23.870    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X48Y77         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[5][30]/C
                         clock pessimism              0.000    23.870    
                         clock uncertainty           -0.135    23.735    
    SLICE_X48Y77         FDCE (Recov_fdce_C_CLR)     -0.192    23.543    shiftreg_gen[4].m_i/shift_reg_reg[5][30]
  -------------------------------------------------------------------
                         required time                         23.543    
                         arrival time                         -16.644    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[6][30]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        16.144ns  (logic 0.902ns (5.589%)  route 15.242ns (94.411%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns = ( 23.870 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.902     1.402 f  rst_IBUF_inst/O
                         net (fo=2823, routed)       15.242    16.644    shiftreg_gen[4].m_i/rst_IBUF
    SLICE_X48Y77         FDCE                                         f  shiftreg_gen[4].m_i/shift_reg_reg[6][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.263    23.870    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X48Y77         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[6][30]/C
                         clock pessimism              0.000    23.870    
                         clock uncertainty           -0.135    23.735    
    SLICE_X48Y77         FDCE (Recov_fdce_C_CLR)     -0.192    23.543    shiftreg_gen[4].m_i/shift_reg_reg[6][30]
  -------------------------------------------------------------------
                         required time                         23.543    
                         arrival time                         -16.644    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[0][28]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        15.827ns  (logic 0.902ns (5.701%)  route 14.924ns (94.299%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 23.869 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.902     1.402 f  rst_IBUF_inst/O
                         net (fo=2823, routed)       14.924    16.327    shiftreg_gen[4].m_i/rst_IBUF
    SLICE_X53Y76         FDCE                                         f  shiftreg_gen[4].m_i/shift_reg_reg[0][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.262    23.869    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X53Y76         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[0][28]/C
                         clock pessimism              0.000    23.869    
                         clock uncertainty           -0.135    23.734    
    SLICE_X53Y76         FDCE (Recov_fdce_C_CLR)     -0.255    23.479    shiftreg_gen[4].m_i/shift_reg_reg[0][28]
  -------------------------------------------------------------------
                         required time                         23.479    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[4].m_i/shift_reg_reg[4][28]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        15.606ns  (logic 0.902ns (5.782%)  route 14.704ns (94.218%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.867ns = ( 23.867 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.902     1.402 f  rst_IBUF_inst/O
                         net (fo=2823, routed)       14.704    16.106    shiftreg_gen[4].m_i/rst_IBUF
    SLICE_X52Y75         FDCE                                         f  shiftreg_gen[4].m_i/shift_reg_reg[4][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    D23                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815    20.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679    22.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    22.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.260    23.867    shiftreg_gen[4].m_i/clk_IBUF_BUFG
    SLICE_X52Y75         FDCE                                         r  shiftreg_gen[4].m_i/shift_reg_reg[4][28]/C
                         clock pessimism              0.000    23.867    
                         clock uncertainty           -0.135    23.732    
    SLICE_X52Y75         FDCE (Recov_fdce_C_CLR)     -0.255    23.477    shiftreg_gen[4].m_i/shift_reg_reg[4][28]
  -------------------------------------------------------------------
                         required time                         23.477    
                         arrival time                         -16.106    
  -------------------------------------------------------------------
                         slack                                  7.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[3][27]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.826ns (21.162%)  route 3.076ns (78.838%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.826     1.326 f  rst_IBUF_inst/O
                         net (fo=2823, routed)        3.076     4.401    shiftreg_gen[3].m_i/rst_IBUF
    SLICE_X2Y79          FDCE                                         f  shiftreg_gen[3].m_i/shift_reg_reg[3][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.447     4.223    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[3][27]/C
                         clock pessimism              0.000     4.223    
                         clock uncertainty            0.135     4.358    
    SLICE_X2Y79          FDCE (Remov_fdce_C_CLR)     -0.115     4.243    shiftreg_gen[3].m_i/shift_reg_reg[3][27]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[4][27]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.826ns (21.162%)  route 3.076ns (78.838%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.826     1.326 f  rst_IBUF_inst/O
                         net (fo=2823, routed)        3.076     4.401    shiftreg_gen[3].m_i/rst_IBUF
    SLICE_X2Y79          FDCE                                         f  shiftreg_gen[3].m_i/shift_reg_reg[4][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.447     4.223    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[4][27]/C
                         clock pessimism              0.000     4.223    
                         clock uncertainty            0.135     4.358    
    SLICE_X2Y79          FDCE (Remov_fdce_C_CLR)     -0.115     4.243    shiftreg_gen[3].m_i/shift_reg_reg[4][27]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[5][27]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.826ns (21.162%)  route 3.076ns (78.838%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.826     1.326 f  rst_IBUF_inst/O
                         net (fo=2823, routed)        3.076     4.401    shiftreg_gen[3].m_i/rst_IBUF
    SLICE_X2Y79          FDCE                                         f  shiftreg_gen[3].m_i/shift_reg_reg[5][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.447     4.223    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[5][27]/C
                         clock pessimism              0.000     4.223    
                         clock uncertainty            0.135     4.358    
    SLICE_X2Y79          FDCE (Remov_fdce_C_CLR)     -0.115     4.243    shiftreg_gen[3].m_i/shift_reg_reg[5][27]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[6][27]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.826ns (21.162%)  route 3.076ns (78.838%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.826     1.326 f  rst_IBUF_inst/O
                         net (fo=2823, routed)        3.076     4.401    shiftreg_gen[3].m_i/rst_IBUF
    SLICE_X2Y79          FDCE                                         f  shiftreg_gen[3].m_i/shift_reg_reg[6][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.447     4.223    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[6][27]/C
                         clock pessimism              0.000     4.223    
                         clock uncertainty            0.135     4.358    
    SLICE_X2Y79          FDCE (Remov_fdce_C_CLR)     -0.115     4.243    shiftreg_gen[3].m_i/shift_reg_reg[6][27]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[7][27]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.826ns (21.162%)  route 3.076ns (78.838%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.826     1.326 f  rst_IBUF_inst/O
                         net (fo=2823, routed)        3.076     4.401    shiftreg_gen[3].m_i/rst_IBUF
    SLICE_X2Y79          FDCE                                         f  shiftreg_gen[3].m_i/shift_reg_reg[7][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.447     4.223    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[7][27]/C
                         clock pessimism              0.000     4.223    
                         clock uncertainty            0.135     4.358    
    SLICE_X2Y79          FDCE (Remov_fdce_C_CLR)     -0.115     4.243    shiftreg_gen[3].m_i/shift_reg_reg[7][27]
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[0][23]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.826ns (21.329%)  route 3.045ns (78.671%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.826     1.326 f  rst_IBUF_inst/O
                         net (fo=2823, routed)        3.045     4.371    shiftreg_gen[3].m_i/rst_IBUF
    SLICE_X1Y80          FDCE                                         f  shiftreg_gen[3].m_i/shift_reg_reg[0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.448     4.224    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[0][23]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty            0.135     4.359    
    SLICE_X1Y80          FDCE (Remov_fdce_C_CLR)     -0.149     4.210    shiftreg_gen[3].m_i/shift_reg_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.371    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[0][27]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.826ns (21.329%)  route 3.045ns (78.671%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.826     1.326 f  rst_IBUF_inst/O
                         net (fo=2823, routed)        3.045     4.371    shiftreg_gen[3].m_i/rst_IBUF
    SLICE_X1Y80          FDCE                                         f  shiftreg_gen[3].m_i/shift_reg_reg[0][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.448     4.224    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[0][27]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty            0.135     4.359    
    SLICE_X1Y80          FDCE (Remov_fdce_C_CLR)     -0.149     4.210    shiftreg_gen[3].m_i/shift_reg_reg[0][27]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.371    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[0][31]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.826ns (21.329%)  route 3.045ns (78.671%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.826     1.326 f  rst_IBUF_inst/O
                         net (fo=2823, routed)        3.045     4.371    shiftreg_gen[3].m_i/rst_IBUF
    SLICE_X1Y80          FDCE                                         f  shiftreg_gen[3].m_i/shift_reg_reg[0][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.448     4.224    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[0][31]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty            0.135     4.359    
    SLICE_X1Y80          FDCE (Remov_fdce_C_CLR)     -0.149     4.210    shiftreg_gen[3].m_i/shift_reg_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.371    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[0][7]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.826ns (21.329%)  route 3.045ns (78.671%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.826     1.326 f  rst_IBUF_inst/O
                         net (fo=2823, routed)        3.045     4.371    shiftreg_gen[3].m_i/rst_IBUF
    SLICE_X1Y80          FDCE                                         f  shiftreg_gen[3].m_i/shift_reg_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.448     4.224    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X1Y80          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[0][7]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty            0.135     4.359    
    SLICE_X1Y80          FDCE (Remov_fdce_C_CLR)     -0.149     4.210    shiftreg_gen[3].m_i/shift_reg_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.371    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shiftreg_gen[3].m_i/shift_reg_reg[0][10]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 0.826ns (21.316%)  route 3.048ns (78.684%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.826     1.326 f  rst_IBUF_inst/O
                         net (fo=2823, routed)        3.048     4.373    shiftreg_gen[3].m_i/rst_IBUF
    SLICE_X0Y80          FDCE                                         f  shiftreg_gen[3].m_i/shift_reg_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.448     4.224    shiftreg_gen[3].m_i/clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  shiftreg_gen[3].m_i/shift_reg_reg[0][10]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty            0.135     4.359    
    SLICE_X0Y80          FDCE (Remov_fdce_C_CLR)     -0.149     4.210    shiftreg_gen[3].m_i/shift_reg_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  0.163    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/sum_reg_reg[flag]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.369ns  (logic 0.955ns (8.403%)  route 10.413ns (91.597%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.500ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    A20                                               0.000     0.500 f  rst (IN)
                         net (fo=0)                   0.000     0.500    rst
    A20                  IBUF (Prop_ibuf_I_O)         0.902     1.402 f  rst_IBUF_inst/O
                         net (fo=2823, routed)        9.829    11.232    u3/u2/u0/fp_fma_comp/rst_IBUF
    SLICE_X28Y19         LUT3 (Prop_lut3_I1_O)        0.053    11.285 r  u3/u2/u0/fp_fma_comp/sum_reg_reg[flag]_i_1/O
                         net (fo=45, routed)          0.584    11.869    u3/d_out[flag]
    SLICE_X33Y29         LDCE                                         r  u3/sum_reg_reg[flag]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.472ns  (logic 0.520ns (14.975%)  route 2.952ns (85.025%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.395     4.171    clk_IBUF_BUFG
    SLICE_X16Y64         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y64         FDRE (Prop_fdre_C_Q)         0.308     4.479 f  cnt_reg[11]/Q
                         net (fo=2, routed)           0.467     4.945    cnt_reg[11]
    SLICE_X17Y64         LUT4 (Prop_lut4_I0_O)        0.053     4.998 f  FSM_sequential_next_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.441     5.440    FSM_sequential_next_state_reg[0]_i_8_n_0
    SLICE_X17Y65         LUT5 (Prop_lut5_I4_O)        0.053     5.493 f  FSM_sequential_next_state_reg[0]_i_5/O
                         net (fo=1, routed)           0.799     6.292    FSM_sequential_next_state_reg[0]_i_5_n_0
    SLICE_X17Y62         LUT6 (Prop_lut6_I5_O)        0.053     6.345 r  FSM_sequential_next_state_reg[0]_i_2/O
                         net (fo=34, routed)          0.954     7.299    FSM_sequential_next_state_reg[0]_i_2_n_0
    SLICE_X18Y67         LUT6 (Prop_lut6_I2_O)        0.053     7.352 r  FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.292     7.643    next_state__0[0]
    SLICE_X17Y67         LDCE                                         r  FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.003ns  (logic 0.335ns (16.724%)  route 1.668ns (83.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.392     4.168    clk_IBUF_BUFG
    SLICE_X17Y66         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDCE (Prop_fdce_C_Q)         0.269     4.437 r  FSM_sequential_state_reg[0]/Q
                         net (fo=109, routed)         1.382     5.819    u1/mac_st_reg_0[0]
    SLICE_X22Y67         LUT5 (Prop_lut5_I2_O)        0.066     5.885 r  u1/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.286     6.171    u1/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X22Y67         LDCE                                         r  u1/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.916ns  (logic 0.322ns (16.805%)  route 1.594ns (83.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.392     4.168    clk_IBUF_BUFG
    SLICE_X17Y66         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDCE (Prop_fdce_C_Q)         0.269     4.437 f  FSM_sequential_state_reg[1]/Q
                         net (fo=108, routed)         1.129     5.566    u1/mac_st_reg_0[1]
    SLICE_X22Y67         LUT5 (Prop_lut5_I1_O)        0.053     5.619 r  u1/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.465     6.084    u1/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X22Y67         LDCE                                         r  u1/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.791ns  (logic 0.335ns (18.699%)  route 1.456ns (81.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.392     4.168    clk_IBUF_BUFG
    SLICE_X17Y66         FDCE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDCE (Prop_fdce_C_Q)         0.269     4.437 r  FSM_sequential_state_reg[2]/Q
                         net (fo=109, routed)         0.754     5.191    state[2]
    SLICE_X18Y67         LUT3 (Prop_lut3_I0_O)        0.066     5.257 r  FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.702     5.959    next_state__0[2]
    SLICE_X17Y67         LDCE                                         r  FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.788ns  (logic 0.332ns (18.567%)  route 1.456ns (81.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.392     4.168    clk_IBUF_BUFG
    SLICE_X17Y66         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDCE (Prop_fdce_C_Q)         0.269     4.437 r  FSM_sequential_state_reg[0]/Q
                         net (fo=109, routed)         1.027     5.464    state[0]
    SLICE_X19Y68         LUT4 (Prop_lut4_I2_O)        0.063     5.527 r  FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.429     5.956    next_state__0[1]
    SLICE_X17Y67         LDCE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.134ns  (logic 0.185ns (16.350%)  route 0.949ns (83.650%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    B20                                               0.000     0.500 f  start (IN)
                         net (fo=0)                   0.000     0.500    start
    B20                  IBUF (Prop_ibuf_I_O)         0.157     0.657 f  start_IBUF_inst/O
                         net (fo=2, routed)           0.829     1.487    start_IBUF
    SLICE_X18Y67         LUT6 (Prop_lut6_I5_O)        0.028     1.515 r  FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.120     1.634    next_state__0[0]
    SLICE_X17Y67         LDCE                                         r  FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.187ns (15.710%)  route 1.006ns (84.290%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    B20                                               0.000     0.500 r  start (IN)
                         net (fo=0)                   0.000     0.500    start
    B20                  IBUF (Prop_ibuf_I_O)         0.157     0.657 r  start_IBUF_inst/O
                         net (fo=2, routed)           0.845     1.502    start_IBUF
    SLICE_X19Y68         LUT4 (Prop_lut4_I0_O)        0.030     1.532 r  FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.161     1.693    next_state__0[1]
    SLICE_X17Y67         LDCE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.127ns (29.237%)  route 0.307ns (70.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.543     1.400    u1/clk_IBUF_BUFG
    SLICE_X21Y67         FDCE                                         r  u1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         FDCE (Prop_fdce_C_Q)         0.100     1.500 r  u1/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.200     1.700    u1/FSM_onehot_state_reg_n_0_[1]
    SLICE_X22Y67         LUT5 (Prop_lut5_I3_O)        0.027     1.727 r  u1/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.108     1.835    u1/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X22Y67         LDCE                                         r  u1/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.128ns (27.261%)  route 0.342ns (72.739%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.543     1.400    u1/clk_IBUF_BUFG
    SLICE_X21Y67         FDPE                                         r  u1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         FDPE (Prop_fdpe_C_Q)         0.100     1.500 r  u1/FSM_onehot_state_reg[0]/Q
                         net (fo=38, routed)          0.156     1.656    u1/reg_rs
    SLICE_X22Y67         LUT5 (Prop_lut5_I3_O)        0.028     1.684 r  u1/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.186     1.870    u1/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X22Y67         LDCE                                         r  u1/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/u2/u1/gen_ff[1].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/sum_reg_reg[flag]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.128ns (21.834%)  route 0.458ns (78.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.587     1.444    u3/u2/u1/gen_ff[1].dff/clk_IBUF_BUFG
    SLICE_X29Y19         FDCE                                         r  u3/u2/u1/gen_ff[1].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDCE (Prop_fdce_C_Q)         0.100     1.544 r  u3/u2/u1/gen_ff[1].dff/q_reg/Q
                         net (fo=1, routed)           0.186     1.731    u3/u2/u0/fp_fma_comp/p_0_in[0]
    SLICE_X28Y19         LUT3 (Prop_lut3_I2_O)        0.028     1.759 r  u3/u2/u0/fp_fma_comp/sum_reg_reg[flag]_i_1/O
                         net (fo=45, routed)          0.272     2.031    u3/d_out[flag]
    SLICE_X33Y29         LDCE                                         r  u3/sum_reg_reg[flag]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.642ns  (logic 0.130ns (20.253%)  route 0.512ns (79.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.545     1.402    clk_IBUF_BUFG
    SLICE_X17Y66         FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y66         FDCE (Prop_fdce_C_Q)         0.100     1.502 r  FSM_sequential_state_reg[1]/Q
                         net (fo=108, routed)         0.232     1.734    state[1]
    SLICE_X18Y67         LUT3 (Prop_lut3_I2_O)        0.030     1.764 r  FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.280     2.044    next_state__0[2]
    SLICE_X17Y67         LDCE                                         r  FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           279 Endpoints
Min Delay           279 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_mul][40]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.276ns  (logic 3.671ns (44.359%)  route 4.605ns (55.641%))
  Logic Levels:           7  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u2/u1/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.084     3.084 r  u2/u1/u0/fp_fma_comp/mantissa_r0__0/P[0]
                         net (fo=5, routed)           0.979     4.063    u2/u1/u0/fp_fma_comp/mantissa_r0__0_n_105
    SLICE_X10Y43         LUT4 (Prop_lut4_I0_O)        0.066     4.129 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][16]_i_9__0/O
                         net (fo=1, routed)           0.317     4.446    u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][16]_i_9__0_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I5_O)        0.168     4.614 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][16]_i_6__0/O
                         net (fo=2, routed)           0.656     5.270    u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][16]_i_6__0_n_0
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.066     5.336 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][16]_i_2__0/O
                         net (fo=3, routed)           0.743     6.079    u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][16]_i_2__0_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.168     6.247 r  u2/u1/u0/fp_fma_comp/i___11_i_3/O
                         net (fo=4, routed)           0.492     6.739    u2/u1/u0/fp_fma_comp/mantissa_r0__0_11
    SLICE_X2Y48          LUT6 (Prop_lut6_I3_O)        0.053     6.792 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][40]_i_2__0/O
                         net (fo=2, routed)           0.830     7.622    u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][40]_i_2__0_n_0
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.066     7.688 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][40]_i_1__0/O
                         net (fo=1, routed)           0.588     8.276    u2/u1/u0/fp_fma_comp/rin_1[mantissa_mul][40]
    SLICE_X6Y48          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_mul][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.544     4.151    u2/u1/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_mul][40]/C

Slack:                    inf
  Source:                 u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][40]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 3.670ns (49.303%)  route 3.774ns (50.697%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u2/u1/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[0])
                                                      3.084     3.084 r  u2/u1/u0/fp_fma_comp/mantissa_r0__0/P[0]
                         net (fo=5, routed)           0.979     4.063    u2/u1/u0/fp_fma_comp/mantissa_r0__0_n_105
    SLICE_X10Y43         LUT4 (Prop_lut4_I0_O)        0.066     4.129 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][16]_i_9__0/O
                         net (fo=1, routed)           0.317     4.446    u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][16]_i_9__0_n_0
    SLICE_X10Y43         LUT6 (Prop_lut6_I5_O)        0.168     4.614 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][16]_i_6__0/O
                         net (fo=2, routed)           0.656     5.270    u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][16]_i_6__0_n_0
    SLICE_X10Y45         LUT3 (Prop_lut3_I2_O)        0.066     5.336 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][16]_i_2__0/O
                         net (fo=3, routed)           0.743     6.079    u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][16]_i_2__0_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.168     6.247 r  u2/u1/u0/fp_fma_comp/i___11_i_3/O
                         net (fo=4, routed)           0.492     6.739    u2/u1/u0/fp_fma_comp/mantissa_r0__0_11
    SLICE_X2Y48          LUT6 (Prop_lut6_I3_O)        0.053     6.792 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][40]_i_2__0/O
                         net (fo=2, routed)           0.587     7.379    u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][40]_i_2__0_n_0
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.065     7.444 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_add][40]_i_1__0/O
                         net (fo=1, routed)           0.000     7.444    u2/u1/u0/fp_fma_comp/rin_1[mantissa_add][40]
    SLICE_X2Y50          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.350     3.957    u2/u1/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][40]/C

Slack:                    inf
  Source:                 u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][41]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.399ns  (logic 3.364ns (45.464%)  route 4.035ns (54.536%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u2/u1/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      3.084     3.084 r  u2/u1/u0/fp_fma_comp/mantissa_r0__0/P[28]
                         net (fo=4, routed)           1.219     4.303    u2/u1/u0/fp_fma_comp/P[0]
    SLICE_X2Y50          LUT4 (Prop_lut4_I0_O)        0.053     4.356 r  u2/u1/u0/fp_fma_comp/i___31_i_7/O
                         net (fo=1, routed)           0.801     5.158    u2/u1/u0/fp_fma_comp/i___31_i_7_n_0
    SLICE_X6Y52          LUT6 (Prop_lut6_I1_O)        0.053     5.211 r  u2/u1/u0/fp_fma_comp/i___31_i_5/O
                         net (fo=2, routed)           0.475     5.685    u2/u1/u0/fp_fma_comp/i___31_i_5_n_0
    SLICE_X6Y51          LUT5 (Prop_lut5_I2_O)        0.053     5.738 r  u2/u1/u0/fp_fma_comp/i___31_i_3__0/O
                         net (fo=6, routed)           0.581     6.319    u2/u1/u0/fp_fma_comp/i___31_i_6_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I5_O)        0.053     6.372 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][41]_i_2__0/O
                         net (fo=2, routed)           0.711     7.083    u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][41]_i_2__0_n_0
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.068     7.151 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_add][41]_i_1__0/O
                         net (fo=1, routed)           0.248     7.399    u2/u1/u0/fp_fma_comp/rin_1[mantissa_add][41]
    SLICE_X8Y47          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.483     4.090    u2/u1/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X8Y47          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][41]/C

Slack:                    inf
  Source:                 u3/u4/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_add][16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 3.548ns (48.749%)  route 3.730ns (51.251%))
  Logic Levels:           7  (DSP48E1=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1                      0.000     0.000 r  u3/u4/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u3/u4/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[7])
                                                      3.084     3.084 r  u3/u4/u0/fp_fma_comp/mantissa_r0__0/P[7]
                         net (fo=2, routed)           0.856     3.940    u3/u4/u0/fp_fma_comp/mantissa_r0__0_n_98
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.053     3.993 r  u3/u4/u0/fp_fma_comp/i___17_i_14/O
                         net (fo=3, routed)           0.692     4.686    u3/u4/u0/fp_fma_comp/i___17_i_14_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I4_O)        0.053     4.739 r  u3/u4/u0/fp_fma_comp/i___42_i_5/O
                         net (fo=3, routed)           0.435     5.173    u3/u4/u0/fp_fma_comp/i___42_i_5_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.053     5.226 r  u3/u4/u0/fp_fma_comp/i___28_i_7__0/O
                         net (fo=2, routed)           0.460     5.686    u3/u4/u0/fp_fma_comp/i___28_i_7__0_n_0
    SLICE_X53Y20         LUT3 (Prop_lut3_I0_O)        0.067     5.753 r  u3/u4/u0/fp_fma_comp/i___29_i_3__0/O
                         net (fo=2, routed)           0.449     6.203    u3/u4/u0/fp_fma_comp/i___29_i_3__0_n_0
    SLICE_X53Y22         LUT3 (Prop_lut3_I2_O)        0.170     6.373 r  u3/u4/u0/fp_fma_comp/i___29_i_2__0/O
                         net (fo=3, routed)           0.837     7.210    u3/u4/u0/fp_fma_comp_n_294
    SLICE_X56Y22         LUT4 (Prop_lut4_I2_O)        0.068     7.278 r  u3/u4/u0/i___29/O
                         net (fo=1, routed)           0.000     7.278    u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_add][70]_1[16]
    SLICE_X56Y22         FDRE                                         r  u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_add][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.515     4.122    u3/u4/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_add][16]/C

Slack:                    inf
  Source:                 u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][49]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.246ns  (logic 3.613ns (49.862%)  route 3.633ns (50.138%))
  Logic Levels:           6  (DSP48E1=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u2/u1/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[21])
                                                      3.084     3.084 r  u2/u1/u0/fp_fma_comp/mantissa_r0__0/P[21]
                         net (fo=3, routed)           0.999     4.083    u2/u1/u0/fp_fma_comp/mantissa_r0__0_n_84
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.053     4.136 r  u2/u1/u0/fp_fma_comp/i___25_i_13/O
                         net (fo=3, routed)           0.840     4.976    u2/u1/u0/fp_fma_comp/i___25_i_13_n_0
    SLICE_X7Y51          LUT3 (Prop_lut3_I2_O)        0.067     5.043 r  u2/u1/u0/fp_fma_comp/i___31_i_4/O
                         net (fo=3, routed)           0.327     5.370    u2/u1/u0/fp_fma_comp/i___31_i_4_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.170     5.540 r  u2/u1/u0/fp_fma_comp/i___32_i_1__0/O
                         net (fo=2, routed)           0.926     6.466    u2/u1/u0/fp_fma_comp/mantissa_r0__0_20
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.070     6.536 r  u2/u1/u0/fp_fma_comp/i___33_i_1/O
                         net (fo=3, routed)           0.541     7.077    u2/u1/u0/fp_fma_comp/i___32_i_1__0_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I3_O)        0.169     7.246 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_add][49]_i_1__0/O
                         net (fo=1, routed)           0.000     7.246    u2/u1/u0/fp_fma_comp/rin_1[mantissa_add][49]
    SLICE_X1Y44          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.544     4.151    u2/u1/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][49]/C

Slack:                    inf
  Source:                 u3/u4/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_mul][34]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.242ns  (logic 3.672ns (50.705%)  route 3.570ns (49.295%))
  Logic Levels:           7  (DSP48E1=1 LUT3=2 LUT5=4)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1                      0.000     0.000 r  u3/u4/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u3/u4/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[7])
                                                      3.084     3.084 r  u3/u4/u0/fp_fma_comp/mantissa_r0__0/P[7]
                         net (fo=2, routed)           0.856     3.940    u3/u4/u0/fp_fma_comp/mantissa_r0__0_n_98
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.053     3.993 r  u3/u4/u0/fp_fma_comp/i___17_i_14/O
                         net (fo=3, routed)           0.692     4.686    u3/u4/u0/fp_fma_comp/i___17_i_14_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I4_O)        0.053     4.739 r  u3/u4/u0/fp_fma_comp/i___42_i_5/O
                         net (fo=3, routed)           0.233     4.972    u3/u4/u0/fp_fma_comp/i___42_i_5_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I4_O)        0.053     5.025 r  u3/u4/u0/fp_fma_comp/i___42_i_2/O
                         net (fo=5, routed)           0.892     5.917    u3/u4/u0/fp_fma_comp/mantissa_r0__0_6
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.063     5.980 r  u3/u4/u0/fp_fma_comp/i___37_i_3__0/O
                         net (fo=2, routed)           0.315     6.295    u3/u4/u0/fp_fma_comp/i___37_i_3__0_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.179     6.474 r  u3/u4/u0/fp_fma_comp/i___38_i_1__1/O
                         net (fo=3, routed)           0.581     7.055    u3/u4/u0/fp_fma_comp/i___37_i_3__0_1
    SLICE_X56Y23         LUT5 (Prop_lut5_I2_O)        0.187     7.242 r  u3/u4/u0/fp_fma_comp/r_1[mantissa_mul][34]_i_1__4/O
                         net (fo=1, routed)           0.000     7.242    u3/u4/u0/fp_fma_comp/rin_1[mantissa_mul][34]
    SLICE_X56Y23         FDRE                                         r  u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_mul][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.514     4.121    u3/u4/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_mul][34]/C

Slack:                    inf
  Source:                 u3/u4/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_add][34]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.227ns  (logic 3.657ns (50.603%)  route 3.570ns (49.397%))
  Logic Levels:           7  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1                      0.000     0.000 r  u3/u4/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u3/u4/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[7])
                                                      3.084     3.084 r  u3/u4/u0/fp_fma_comp/mantissa_r0__0/P[7]
                         net (fo=2, routed)           0.856     3.940    u3/u4/u0/fp_fma_comp/mantissa_r0__0_n_98
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.053     3.993 r  u3/u4/u0/fp_fma_comp/i___17_i_14/O
                         net (fo=3, routed)           0.692     4.686    u3/u4/u0/fp_fma_comp/i___17_i_14_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I4_O)        0.053     4.739 r  u3/u4/u0/fp_fma_comp/i___42_i_5/O
                         net (fo=3, routed)           0.233     4.972    u3/u4/u0/fp_fma_comp/i___42_i_5_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I4_O)        0.053     5.025 r  u3/u4/u0/fp_fma_comp/i___42_i_2/O
                         net (fo=5, routed)           0.892     5.917    u3/u4/u0/fp_fma_comp/mantissa_r0__0_6
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.063     5.980 r  u3/u4/u0/fp_fma_comp/i___37_i_3__0/O
                         net (fo=2, routed)           0.315     6.295    u3/u4/u0/fp_fma_comp/i___37_i_3__0_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I4_O)        0.179     6.474 r  u3/u4/u0/fp_fma_comp/i___38_i_1__1/O
                         net (fo=3, routed)           0.581     7.055    u3/u4/u0/fp_fma_comp/i___37_i_3__0_1
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.172     7.227 r  u3/u4/u0/fp_fma_comp/r_1[mantissa_add][34]_i_1__2/O
                         net (fo=1, routed)           0.000     7.227    u3/u4/u0/fp_fma_comp/rin_1[mantissa_add][34]
    SLICE_X56Y23         FDRE                                         r  u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_add][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.514     4.121    u3/u4/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_add][34]/C

Slack:                    inf
  Source:                 u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.217ns  (logic 3.617ns (50.116%)  route 3.600ns (49.884%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u2/u1/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[8])
                                                      3.084     3.084 r  u2/u1/u0/fp_fma_comp/mantissa_r0__0/P[8]
                         net (fo=2, routed)           0.893     3.977    u2/u1/u0/fp_fma_comp/mantissa_r0__0_n_97
    SLICE_X5Y46          LUT3 (Prop_lut3_I0_O)        0.063     4.040 r  u2/u1/u0/fp_fma_comp/i___44_i_8__0/O
                         net (fo=4, routed)           0.803     4.843    u2/u1/u0/fp_fma_comp/i___44_i_8__0_n_0
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.170     5.013 r  u2/u1/u0/fp_fma_comp/i___39_i_2/O
                         net (fo=4, routed)           0.545     5.558    u2/u1/u0/fp_fma_comp/i___39_i_2_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I4_O)        0.053     5.611 r  u2/u1/u0/fp_fma_comp/i___37_i_4/O
                         net (fo=2, routed)           0.799     6.409    u2/u1/u0/fp_fma_comp/i___37_i_4_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I0_O)        0.064     6.473 r  u2/u1/u0/fp_fma_comp/i___41_i_1__0/O
                         net (fo=3, routed)           0.561     7.034    u2/u1/u0/fp_fma_comp_n_240
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.183     7.217 r  u2/u1/u0/i___41/O
                         net (fo=1, routed)           0.000     7.217    u2/u1/u0/fp_fma_comp/D[5]
    SLICE_X5Y44          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.543     4.150    u2/u1/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][5]/C

Slack:                    inf
  Source:                 u3/u4/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_mul][42]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.205ns  (logic 3.414ns (47.382%)  route 3.791ns (52.618%))
  Logic Levels:           7  (DSP48E1=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1                      0.000     0.000 r  u3/u4/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u3/u4/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_ACIN[23]_P[7])
                                                      3.084     3.084 r  u3/u4/u0/fp_fma_comp/mantissa_r0__0/P[7]
                         net (fo=2, routed)           0.856     3.940    u3/u4/u0/fp_fma_comp/mantissa_r0__0_n_98
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.053     3.993 r  u3/u4/u0/fp_fma_comp/i___17_i_14/O
                         net (fo=3, routed)           0.692     4.686    u3/u4/u0/fp_fma_comp/i___17_i_14_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I4_O)        0.053     4.739 r  u3/u4/u0/fp_fma_comp/i___42_i_5/O
                         net (fo=3, routed)           0.233     4.972    u3/u4/u0/fp_fma_comp/i___42_i_5_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I4_O)        0.053     5.025 r  u3/u4/u0/fp_fma_comp/i___42_i_2/O
                         net (fo=5, routed)           0.698     5.723    u3/u4/u0/fp_fma_comp/mantissa_r0__0_6
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.053     5.776 r  u3/u4/u0/fp_fma_comp/i___36_i_2__0/O
                         net (fo=4, routed)           0.589     6.365    u3/u4/u0/fp_fma_comp/mantissa_r0__0_16
    SLICE_X52Y22         LUT6 (Prop_lut6_I4_O)        0.053     6.418 r  u3/u4/u0/fp_fma_comp/r_1[mantissa_mul][42]_i_2/O
                         net (fo=2, routed)           0.480     6.898    u3/u4/u0/fp_fma_comp/r_1[mantissa_mul][42]_i_2_n_0
    SLICE_X50Y23         LUT3 (Prop_lut3_I0_O)        0.065     6.963 r  u3/u4/u0/fp_fma_comp/r_1[mantissa_mul][42]_i_1__4/O
                         net (fo=1, routed)           0.242     7.205    u3/u4/u0/fp_fma_comp/rin_1[mantissa_mul][42]
    SLICE_X50Y24         FDRE                                         r  u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_mul][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.454     4.061    u3/u4/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X50Y24         FDRE                                         r  u3/u4/u0/fp_fma_comp/r_1_reg[mantissa_mul][42]/C

Slack:                    inf
  Source:                 u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][62]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.202ns  (logic 3.488ns (48.430%)  route 3.714ns (51.570%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u2/u1/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[25])
                                                      3.084     3.084 r  u2/u1/u0/fp_fma_comp/mantissa_r0__0/P[25]
                         net (fo=3, routed)           1.155     4.239    u2/u1/u0/fp_fma_comp/mantissa_r0__0_n_80
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.053     4.292 r  u2/u1/u0/fp_fma_comp/i___15_i_10/O
                         net (fo=2, routed)           0.712     5.004    u2/u1/u0/fp_fma_comp/i___15_i_10_n_0
    SLICE_X8Y49          LUT3 (Prop_lut3_I0_O)        0.066     5.070 r  u2/u1/u0/fp_fma_comp/i___18_i_4__0/O
                         net (fo=3, routed)           0.441     5.510    u2/u1/u0/fp_fma_comp/i___18_i_4__0_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.168     5.678 r  u2/u1/u0/fp_fma_comp/i___21_i_3__1/O
                         net (fo=3, routed)           0.438     6.117    u2/u1/u0/fp_fma_comp/i___21_i_3__1_n_0
    SLICE_X8Y48          LUT5 (Prop_lut5_I4_O)        0.053     6.170 r  u2/u1/u0/fp_fma_comp/i___21_i_1/O
                         net (fo=7, routed)           0.620     6.790    u2/u1/u0/fp_fma_comp/mantissa_r0__0_17
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.064     6.854 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_add][62]_i_1__0/O
                         net (fo=1, routed)           0.349     7.202    u2/u1/u0/fp_fma_comp/rin_1[mantissa_add][62]
    SLICE_X5Y48          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        1.544     4.151    u2/u1/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_add][62]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.143ns (57.156%)  route 0.107ns (42.844%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         LDCE                         0.000     0.000 r  u1/FSM_onehot_next_state_reg[1]/G
    SLICE_X22Y67         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  u1/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.107     0.250    u1/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X21Y67         FDCE                                         r  u1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.741     1.914    u1/clk_IBUF_BUFG
    SLICE_X21Y67         FDCE                                         r  u1/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.553%)  route 0.141ns (52.447%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y67         LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[1]/G
    SLICE_X17Y67         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.141     0.269    next_state[1]
    SLICE_X17Y66         FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.743     1.916    clk_IBUF_BUFG
    SLICE_X17Y66         FDCE                                         r  FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.377%)  route 0.142ns (52.623%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y67         LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[2]/G
    SLICE_X17Y67         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.142     0.270    next_state[2]
    SLICE_X17Y66         FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.743     1.916    clk_IBUF_BUFG
    SLICE_X17Y66         FDCE                                         r  FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.686%)  route 0.146ns (53.314%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y67         LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[0]/G
    SLICE_X17Y67         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.146     0.274    next_state[0]
    SLICE_X17Y66         FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.743     1.916    clk_IBUF_BUFG
    SLICE_X17Y66         FDCE                                         r  FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 u1/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u1/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.143ns (48.188%)  route 0.154ns (51.812%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         LDCE                         0.000     0.000 r  u1/FSM_onehot_next_state_reg[2]/G
    SLICE_X22Y67         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  u1/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.154     0.297    u1/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X21Y67         FDCE                                         r  u1/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.741     1.914    u1/clk_IBUF_BUFG
    SLICE_X21Y67         FDCE                                         r  u1/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 u1/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.143ns (47.063%)  route 0.161ns (52.937%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         LDCE                         0.000     0.000 r  u1/FSM_onehot_next_state_reg[0]/G
    SLICE_X22Y67         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  u1/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.161     0.304    u1/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X21Y67         FDPE                                         r  u1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.741     1.914    u1/clk_IBUF_BUFG
    SLICE_X21Y67         FDPE                                         r  u1/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 u3/sum_reg_reg[flag]/G
                            (positive level-sensitive latch)
  Destination:            u3/u4/u1/gen_ff[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.543%)  route 0.204ns (61.457%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         LDCE                         0.000     0.000 r  u3/sum_reg_reg[flag]/G
    SLICE_X33Y29         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  u3/sum_reg_reg[flag]/Q
                         net (fo=1, routed)           0.204     0.332    u3/u4/u1/gen_ff[0].dff/start
    SLICE_X33Y30         FDCE                                         r  u3/u4/u1/gen_ff[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.804     1.977    u3/u4/u1/gen_ff[0].dff/clk_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  u3/u4/u1/gen_ff[0].dff/q_reg/C

Slack:                    inf
  Source:                 u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_mul][58]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.470ns (65.291%)  route 0.250ns (34.709%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u2/u1/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[14])
                                                      0.442     0.442 r  u2/u1/u0/fp_fma_comp/mantissa_r0__0/P[14]
                         net (fo=3, routed)           0.250     0.692    u2/u1/u0/fp_fma_comp/mantissa_r0__0_n_91
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.028     0.720 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][58]_i_1__0/O
                         net (fo=1, routed)           0.000     0.720    u2/u1/u0/fp_fma_comp/rin_1[mantissa_mul][58]
    SLICE_X5Y47          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_mul][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.855     2.028    u2/u1/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_mul][58]/C

Slack:                    inf
  Source:                 u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_mul][46]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.470ns (63.171%)  route 0.274ns (36.829%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u2/u1/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[2])
                                                      0.442     0.442 r  u2/u1/u0/fp_fma_comp/mantissa_r0__0/P[2]
                         net (fo=5, routed)           0.274     0.716    u2/u1/u0/fp_fma_comp/mantissa_r0__0_n_103
    SLICE_X9Y44          LUT6 (Prop_lut6_I5_O)        0.028     0.744 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][46]_i_1__0/O
                         net (fo=1, routed)           0.000     0.744    u2/u1/u0/fp_fma_comp/rin_1[mantissa_mul][46]
    SLICE_X9Y44          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_mul][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.823     1.996    u2/u1/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_mul][46]/C

Slack:                    inf
  Source:                 u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                            (internal pin)
  Destination:            u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_mul][61]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.470ns (62.754%)  route 0.279ns (37.246%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1                      0.000     0.000 r  u2/u1/u0/fp_fma_comp/mantissa_r0/ACOUT[23]
                         net (fo=1, routed)           0.000     0.000    u2/u1/u0/fp_fma_comp/mantissa_r0_n_30
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[17])
                                                      0.442     0.442 r  u2/u1/u0/fp_fma_comp/mantissa_r0__0/P[17]
                         net (fo=3, routed)           0.279     0.721    u2/u1/u0/fp_fma_comp/mantissa_r0__0_n_88
    SLICE_X5Y48          LUT5 (Prop_lut5_I4_O)        0.028     0.749 r  u2/u1/u0/fp_fma_comp/r_1[mantissa_mul][61]_i_1__0/O
                         net (fo=1, routed)           0.000     0.749    u2/u1/u0/fp_fma_comp/rin_1[mantissa_mul][61]
    SLICE_X5Y48          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_mul][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3204, routed)        0.855     2.028    u2/u1/u0/fp_fma_comp/clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  u2/u1/u0/fp_fma_comp/r_1_reg[mantissa_mul][61]/C





