
*** Running vivado
    with args -log uart_tx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_tx.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source uart_tx.tcl -notrace
Command: synth_design -top uart_tx -part xc7a200tfbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1502595
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1940.438 ; gain = 415.535 ; free physical = 7801 ; free virtual = 54654
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'sr_piso' [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:1]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter SHIFT_IN bound to: 1'bx 
INFO: [Synth 8-6155] done synthesizing module 'sr_piso' (0#1) [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/sr_piso.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_control' [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_control' (0#1) [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx.v:3]
WARNING: [Synth 8-7137] Register bits_left_reg in module uart_tx_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/gme/guilherme.manske/ip/UARTv2/UARTv2.srcs/sources_1/imports/rtl/uart_tx_control.v:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.375 ; gain = 490.473 ; free physical = 7721 ; free virtual = 54575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2033.188 ; gain = 508.285 ; free physical = 7713 ; free virtual = 54567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-3
INFO: [Device 21-403] Loading part xc7a200tfbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2041.191 ; gain = 516.289 ; free physical = 7713 ; free virtual = 54567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2050.098 ; gain = 525.195 ; free physical = 7699 ; free virtual = 54554
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2214.785 ; gain = 689.883 ; free physical = 7512 ; free virtual = 54370
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2214.785 ; gain = 689.883 ; free physical = 7511 ; free virtual = 54370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.793 ; gain = 697.891 ; free physical = 7503 ; free virtual = 54361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2222.793 ; gain = 697.891 ; free physical = 7503 ; free virtual = 54361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2222.793 ; gain = 697.891 ; free physical = 7503 ; free virtual = 54361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2222.793 ; gain = 697.891 ; free physical = 7503 ; free virtual = 54361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2222.793 ; gain = 697.891 ; free physical = 7503 ; free virtual = 54361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2222.793 ; gain = 697.891 ; free physical = 7503 ; free virtual = 54361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2222.793 ; gain = 697.891 ; free physical = 7503 ; free virtual = 54361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |    10|
|3     |LUT4 |     3|
|4     |LUT5 |     4|
|5     |LUT6 |     2|
|6     |FDCE |     7|
|7     |FDRE |     9|
|8     |IBUF |    11|
|9     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+----------+----------------+------+
|      |Instance  |Module          |Cells |
+------+----------+----------------+------+
|1     |top       |                |    49|
|2     |  control |uart_tx_control |    20|
|3     |  piso    |sr_piso         |     9|
+------+----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2222.793 ; gain = 697.891 ; free physical = 7503 ; free virtual = 54361
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2222.793 ; gain = 697.891 ; free physical = 7503 ; free virtual = 54360
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2222.801 ; gain = 697.891 ; free physical = 7503 ; free virtual = 54360
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.762 ; gain = 0.000 ; free physical = 7792 ; free virtual = 54650
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.352 ; gain = 0.000 ; free physical = 7717 ; free virtual = 54575
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4bd9c281
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2369.387 ; gain = 850.422 ; free physical = 7717 ; free virtual = 54574
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1406.167; main = 1406.167; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2369.355; main = 2369.355; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.363 ; gain = 0.000 ; free physical = 7717 ; free virtual = 54574
INFO: [Common 17-1381] The checkpoint '/home/gme/guilherme.manske/ip/UARTv2/UARTv2.runs/synth_1/uart_tx.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_tx_utilization_synth.rpt -pb uart_tx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 16:34:57 2025...
