module ALU (
				input [15:0] SR1OUT, SR2OUT, IR,
				input [1:0] ALUK,
				input SR2MUX,
				output logic [15:0] ALUOUT

);



endmodule 