INFO:encore:314 - Created non-GUI application for batch mode execution.
WARNING:sim:991 - The project IP instance 'mig' for IP 'MIG Virtex-6 and
   Spartan-6 v3.92' was generated with a different version of the IP than is
   currently in the IP Catalog. It was originally generated using IP with the
   packaged timestamp '2012-10-13+03:35'; the IP in the current catalog has a
   different packaged timestamp '2012-12-18+05:23'. This mismatch is due to
   changes made to the IP in the user repositories. It may affect some
   functionality of the IP, if there are differences between these two versions
   of the IP.
WARNING:sim:991 - The project IP instance 'mig' for IP 'MIG Virtex-6 and
   Spartan-6 v3.92' was generated with a different version of the IP than is
   currently in the IP Catalog. It was originally generated using IP with the
   packaged timestamp '2012-10-13+03:35'; the IP in the current catalog has a
   different packaged timestamp '2012-12-18+05:23'. This mismatch is due to
   changes made to the IP in the user repositories. It may affect some
   functionality of the IP, if there are differences between these two versions
   of the IP.
INFO:sim:172 - Generating IP...
Resolving generic values...
Finished resolving generic values.
Customizing IP...
Finished Customizing.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: mig.xco
XMDF file found: mig_xmdf.tcl
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/arb_mux.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/arb_mux.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/arb_row_col.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/arb_row_col.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/arb_select.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/arb_select.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/bank_cntrl.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/bank_cntrl.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/bank_common.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/bank_common.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/bank_compare.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/bank_compare.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/bank_mach.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/bank_mach.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/bank_queue.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/bank_queue.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/bank_state.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/bank_state.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/col_mach.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/col_mach.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/mc.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/mc.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/rank_cntrl.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/rank_cntrl.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/rank_common.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/rank_common.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/rank_mach.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/rank_mach.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/controller/round_robin_arb.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/controller/round_robin_arb.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ecc/ecc_buf.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ecc/ecc_buf.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ecc/ecc_dec_fix.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ecc/ecc_dec_fix.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ecc/ecc_gen.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ecc/ecc_gen.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ecc/ecc_merge_enc.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ecc/ecc_merge_enc.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ip_top/clk_ibuf.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ip_top/clk_ibuf.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ip_top/ddr2_ddr3_chipscope.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ip_top/ddr2_ddr3_chipscope.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ip_top/infrastructure.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ip_top/infrastructure.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ip_top/iodelay_ctrl.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ip_top/iodelay_ctrl.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ip_top/mem_intfc.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ip_top/mem_intfc.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ip_top/memc_ui_top.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ip_top/memc_ui_top.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ip_top/mig.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ip_top/mig.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/circ_buffer.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/circ_buffer.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_ck_iob.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_ck_iob.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_clock_io.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_clock_io.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_control_io.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_control_io.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_data_io.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_data_io.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_dly_ctrl.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_dly_ctrl.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_dm_iob.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_dm_iob.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_dq_iob.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_dq_iob.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_dqs_iob.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_dqs_iob.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_init.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_init.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_pd.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_pd.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_pd_top.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_pd_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_rdclk_gen.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_rdclk_gen.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_rdctrl_sync.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_rdctrl_sync.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_rddata_sync.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_rddata_sync.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_rdlvl.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_rdlvl.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_read.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_read.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_write.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_write.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_wrlvl.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/phy_wrlvl.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/phy/rd_bitslip.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/phy/rd_bitslip.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ui/ui_cmd.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ui/ui_cmd.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ui/ui_rd_data.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ui/ui_rd_data.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ui/ui_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ui/ui_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/rtl/ui/ui_wr_data.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xi
   linx-ml605/tmp/_cg/mig/user_design/rtl/ui/ui_wr_data.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx
-ml605/tmp/_cg/mig/user_design/par/mig.ucf -view all -origin_type created
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mig"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'mig39'.
