// Seed: 4086522131
module module_0 (
    id_1,
    id_2
);
  output tri0 id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_2 = 1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd46,
    parameter id_5 = 32'd51
) (
    input supply1 _id_0,
    output wand id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri0 id_4,
    input supply0 _id_5,
    input tri id_6,
    output supply1 id_7,
    output logic id_8,
    input tri id_9[id_0 : -1]
);
  wire ["" : id_5] id_11, id_12;
  logic id_13, id_14;
  logic [7:0][1] id_15;
  parameter id_16 = 1;
  wire id_17;
  ;
  wire id_18;
  wire id_19;
  module_0 modCall_1 (
      id_15,
      id_13
  );
  always id_8 = id_14;
endmodule
