[
  {
    "name": "\n  劉俊麟　教師諮商時間(Office Hours) ",
    "email": "junlin@mail.ntut.edu.tw",
    "latestUpdate": "2022-08-04 09:06:45",
    "objective": "最佳化組合邏輯之演算法，可規劃邏輯元件，組合邏輯之 VLSI 設計，使用 MSI 與標準電路元件設計多層邏輯，使用閘陣列設計，循序邏輯之元件，循序邏輯之分析與合成，VLSI 之設計與測試技巧，各種 CALD 軟體工具介紹。\n1.Algorithms for Optimization of combirational logic\n2.VLSI realizations of combination logic\n3.Multilevel logic using complex parts and cells.\n4.Components of sequential systems\n5.Synthesis of clock-mode sequential circuits.",
    "schedule": "Week1:  Review of Logic Design Fundamentals (1/2)\nWeek2:  Review of Logic Design Fundamentals (2/2)\nWeek3:  Introduction to Verilog (1/3)\nWeek4:  Introduction to Verilog (2/3)\nWeek5:  Introduction to Verilog (3/3)\nWeek6:  Introduction to PLD\nWeek7:  Design Examples (1/2)\nWeek8:  Design Examples (2/2)\nWeek9:  Midterm Exam.\nWeek10: SM Charts and Microprogramming\nWeek11: Designing with FPGA (1/2)\nWeek12: Designing with FPGA (2/2)\nWeek13: Floating-point Arithmetic\nWeek14: Additional Topics in Verilog (1/2)\nWeek15: Additional Topics in Verilog (2/2)\nWeek16: Design of a RISC Microprocessor\nWeek17: Hardware Testing and Design for Testability\nWeek18: Final Exam.",
    "scorePolicy": "Attendance: 10% (five roll calls)，\nGroup participation: 5%\nAssignments: 25%，\nMidterm Exam. : 30%，\nFinal Exam.：30%",
    "materials": "Textbook: \nCharles Roth, Lizy Kurian John, and Byeong Kil Lee, Digital Systems Design Using Verilog, International Edition, 2016, Cengage Learning\n\n(Ref. book: 數位系統設計 - 原理、實務與應用，第 5 版，林銘波 編著)",
    "foreignLanguageTextbooks": true,
    "remarks": "(1) Teacher office hours @綜科館 215: \nTue. 14:00 ~ 15:00, Wed. 10:00 ~ 11:00, Fri. 13:00 ~ 15:00\n\n(2) or email to junlin@ntut.edu.tw for arranging other online or face-to-face curricular consultation"
  }
]
