{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572675499570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572675499586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 13:18:19 2019 " "Processing started: Sat Nov 02 13:18:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572675499586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675499586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675499586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572675500648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572675500648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_compliment.v 4 4 " "Found 4 design units, including 4 entities, in source file two_compliment.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_compliment25 " "Found entity 1: two_compliment25" {  } { { "two_compliment.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/two_compliment.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512101 ""} { "Info" "ISGN_ENTITY_NAME" "2 two_compliment10 " "Found entity 2: two_compliment10" {  } { { "two_compliment.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/two_compliment.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512101 ""} { "Info" "ISGN_ENTITY_NAME" "3 two_compliment9 " "Found entity 3: two_compliment9" {  } { { "two_compliment.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/two_compliment.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512101 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_compliment8 " "Found entity 4: two_compliment8" {  } { { "two_compliment.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/two_compliment.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675512101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 6 6 " "Found 6 design units, including 6 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft " "Found entity 1: shiftleft" {  } { { "shiftleft.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512127 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftleftby1 " "Found entity 2: shiftleftby1" {  } { { "shiftleft.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512127 ""} { "Info" "ISGN_ENTITY_NAME" "3 shiftleftby2 " "Found entity 3: shiftleftby2" {  } { { "shiftleft.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512127 ""} { "Info" "ISGN_ENTITY_NAME" "4 shiftleftby4 " "Found entity 4: shiftleftby4" {  } { { "shiftleft.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512127 ""} { "Info" "ISGN_ENTITY_NAME" "5 shiftleftby8 " "Found entity 5: shiftleftby8" {  } { { "shiftleft.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512127 ""} { "Info" "ISGN_ENTITY_NAME" "6 shiftleftby16 " "Found entity 6: shiftleftby16" {  } { { "shiftleft.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/shiftleft.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675512127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalize.v 1 1 " "Found 1 design units, including 1 entities, in source file normalize.v" { { "Info" "ISGN_ENTITY_NAME" "1 normalize " "Found entity 1: normalize" {  } { { "normalize.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/normalize.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675512128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_tb " "Found entity 1: multiplier_tb" {  } { { "multiplier_tb.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675512132 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplier.v(60) " "Verilog HDL Module Instantiation warning at multiplier.v(60): ignored dangling comma in List of Port Connections" {  } { { "multiplier.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1572675512136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/multiplier.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675512136 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" mult.v(57) " "Verilog HDL syntax error at mult.v(57) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1572675512139 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mult12 mult.v(41) " "Ignored design unit \"mult12\" at mult.v(41) due to previous errors" {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 41 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1572675512140 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mult6 mult.v(67) " "Ignored design unit \"mult6\" at mult.v(67) due to previous errors" {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 67 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1572675512141 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" mult.v(118) " "Verilog HDL syntax error at mult.v(118) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 118 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1572675512141 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" mult.v(119) " "Verilog HDL syntax error at mult.v(119) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 119 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1572675512141 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" mult.v(120) " "Verilog HDL syntax error at mult.v(120) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 120 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1572675512141 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" mult.v(121) " "Verilog HDL syntax error at mult.v(121) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 121 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1572675512141 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" mult.v(122) " "Verilog HDL syntax error at mult.v(122) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 122 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1572675512141 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" mult.v(123) " "Verilog HDL syntax error at mult.v(123) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 123 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1572675512141 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mult3 mult.v(93) " "Ignored design unit \"mult3\" at mult.v(93) due to previous errors" {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 93 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1572675512141 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FA mult.v(127) " "Ignored design unit \"FA\" at mult.v(127) due to previous errors" {  } { { "mult.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/mult.v" 127 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1572675512141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 0 0 " "Found 0 design units, including 0 entities, in source file mult.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675512141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "find_1_first.v 1 1 " "Found 1 design units, including 1 entities, in source file find_1_first.v" { { "Info" "ISGN_ENTITY_NAME" "1 find_1_first " "Found entity 1: find_1_first" {  } { { "find_1_first.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/find_1_first.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675512153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "export_result.v 3 3 " "Found 3 design units, including 3 entities, in source file export_result.v" { { "Info" "ISGN_ENTITY_NAME" "1 export_result_addsub " "Found entity 1: export_result_addsub" {  } { { "export_result.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512154 ""} { "Info" "ISGN_ENTITY_NAME" "2 export_result_mult " "Found entity 2: export_result_mult" {  } { { "export_result.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512154 ""} { "Info" "ISGN_ENTITY_NAME" "3 export_result_div " "Found entity 3: export_result_div" {  } { { "export_result.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/export_result.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675512154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb.v 3 3 " "Found 3 design units, including 3 entities, in source file clb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb " "Found entity 1: clb" {  } { { "clb.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/clb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512169 ""} { "Info" "ISGN_ENTITY_NAME" "2 clb3 " "Found entity 2: clb3" {  } { { "clb.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/clb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512169 ""} { "Info" "ISGN_ENTITY_NAME" "3 clb2 " "Found entity 3: clb2" {  } { { "clb.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/clb.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675512169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkspecial.v 1 1 " "Found 1 design units, including 1 entities, in source file checkspecial.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkspecial " "Found entity 1: checkspecial" {  } { { "checkspecial.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/checkspecial.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675512171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 9 9 " "Found 9 design units, including 9 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder3 " "Found entity 1: adder3" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512174 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder6 " "Found entity 2: adder6" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512174 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder8 " "Found entity 3: adder8" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512174 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder9 " "Found entity 4: adder9" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512174 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder10 " "Found entity 5: adder10" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512174 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder12 " "Found entity 6: adder12" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512174 ""} { "Info" "ISGN_ENTITY_NAME" "7 adder24 " "Found entity 7: adder24" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512174 ""} { "Info" "ISGN_ENTITY_NAME" "8 adder25 " "Found entity 8: adder25" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512174 ""} { "Info" "ISGN_ENTITY_NAME" "9 adder26 " "Found entity 9: adder26" {  } { { "adder.v" "" { Text "D:/HK191/KTSNC/Final_Project/multiplier_test/adder.v" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572675512174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675512174 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572675512532 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 02 13:18:32 2019 " "Processing ended: Sat Nov 02 13:18:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572675512532 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572675512532 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572675512532 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675512532 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572675514672 ""}
