# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_fc_time_synth.v" \
"../../../../../../source-code/tb_fc.v" \

# Do not sort compile order
nosort
