CONFIG VCCAUX  = 3.3;

NET "SYSCLK" TNM_NET = "SYSCLK";
TIMESPEC TS_SYSCLK = PERIOD "SYSCLK" 100 MHz HIGH 50 %;

NET "HDI_PCLK" TNM_NET = HDI_PCLK;
TIMESPEC TS_HDI_PCLK = PERIOD "HDI_PCLK" 165 MHz HIGH 50%;
NET "SDI_PCLK" TNM_NET = SDI_PCLK;
TIMESPEC TS_SDI_PCLK = PERIOD "SDI_PCLK" 30 MHz HIGH 50%;

#NET "video_clock" TNM_NET = video_clock;
#TIMESPEC TS_video_clock = PERIOD "video_clock" 165 MHz HIGH 50%;

# Report skew between CK and the DQS lines
NET "CK0_P" TNM = RAM_CLK_GRP;
NET "CK1_P" TNM = RAM_CLK_GRP;
NET "DQSP<*>" TNM = RAM_CLK_GRP;
TIMEGRP "RAM_CLK_GRP" OFFSET = OUT AFTER "SYSCLK" REFERENCE_PIN "CK0_P" RISING;

# Report skew among the command bus lines
NET "RAS" TNM = RAM_CMD_GRP;
NET "CAS" TNM = RAM_CMD_GRP;
NET "WE" TNM = RAM_CMD_GRP;
NET "BA<*>" TNM = RAM_CMD_GRP;
NET "MA<*>" TNM = RAM_CMD_GRP;
TIMEGRP "RAM_CMD_GRP" OFFSET = OUT AFTER "SYSCLK" REFERENCE_PIN "RAS" RISING;

# Report skew in lanes
NET "DQ<0>" TNM = RAM_LANE0;
NET "DQ<1>" TNM = RAM_LANE0;
NET "DQ<2>" TNM = RAM_LANE0;
NET "DQ<3>" TNM = RAM_LANE0;
NET "DQ<4>" TNM = RAM_LANE0;
NET "DQ<5>" TNM = RAM_LANE0;
NET "DQ<6>" TNM = RAM_LANE0;
NET "DQ<7>" TNM = RAM_LANE0;
TIMEGRP "RAM_LANE0" OFFSET = OUT AFTER "SYSCLK" REFERENCE_PIN "DQSP<0>" RISING;

NET "DQ<8>"  TNM = RAM_LANE1;
NET "DQ<9>"  TNM = RAM_LANE1;
NET "DQ<10>" TNM = RAM_LANE1;
NET "DQ<11>" TNM = RAM_LANE1;
NET "DQ<12>" TNM = RAM_LANE1;
NET "DQ<13>" TNM = RAM_LANE1;
NET "DQ<14>" TNM = RAM_LANE1;
NET "DQ<15>" TNM = RAM_LANE1;
TIMEGRP "RAM_LANE1" OFFSET = OUT AFTER "SYSCLK" REFERENCE_PIN "DQSP<1>" RISING;

NET "DQ<16>" TNM = RAM_LANE2;
NET "DQ<17>" TNM = RAM_LANE2;
NET "DQ<18>" TNM = RAM_LANE2;
NET "DQ<19>" TNM = RAM_LANE2;
NET "DQ<20>" TNM = RAM_LANE2;
NET "DQ<21>" TNM = RAM_LANE2;
NET "DQ<22>" TNM = RAM_LANE2;
NET "DQ<23>" TNM = RAM_LANE2;
TIMEGRP "RAM_LANE2" OFFSET = OUT AFTER "SYSCLK" REFERENCE_PIN "DQSP<2>" RISING;

NET "DQ<24>" TNM = RAM_LANE3;
NET "DQ<25>" TNM = RAM_LANE3;
NET "DQ<26>" TNM = RAM_LANE3;
NET "DQ<27>" TNM = RAM_LANE3;
NET "DQ<28>" TNM = RAM_LANE3;
NET "DQ<29>" TNM = RAM_LANE3;
NET "DQ<30>" TNM = RAM_LANE3;
NET "DQ<31>" TNM = RAM_LANE3;
TIMEGRP "RAM_LANE3" OFFSET = OUT AFTER "SYSCLK" REFERENCE_PIN "DQSP<3>" RISING;

NET "DQ<32>" TNM = RAM_LANE4;
NET "DQ<33>" TNM = RAM_LANE4;
NET "DQ<34>" TNM = RAM_LANE4;
NET "DQ<35>" TNM = RAM_LANE4;
NET "DQ<36>" TNM = RAM_LANE4;
NET "DQ<37>" TNM = RAM_LANE4;
NET "DQ<38>" TNM = RAM_LANE4;
NET "DQ<39>" TNM = RAM_LANE4;
TIMEGRP "RAM_LANE4" OFFSET = OUT AFTER "SYSCLK" REFERENCE_PIN "DQSP<4>" RISING;

NET "DQ<40>" TNM = RAM_LANE5;
NET "DQ<41>" TNM = RAM_LANE5;
NET "DQ<42>" TNM = RAM_LANE5;
NET "DQ<43>" TNM = RAM_LANE5;
NET "DQ<44>" TNM = RAM_LANE5;
NET "DQ<45>" TNM = RAM_LANE5;
NET "DQ<46>" TNM = RAM_LANE5;
NET "DQ<47>" TNM = RAM_LANE5;
TIMEGRP "RAM_LANE5" OFFSET = OUT AFTER "SYSCLK" REFERENCE_PIN "DQSP<5>" RISING;

NET "DQ<48>" TNM = RAM_LANE6;
NET "DQ<49>" TNM = RAM_LANE6;
NET "DQ<50>" TNM = RAM_LANE6;
NET "DQ<51>" TNM = RAM_LANE6;
NET "DQ<52>" TNM = RAM_LANE6;
NET "DQ<53>" TNM = RAM_LANE6;
NET "DQ<54>" TNM = RAM_LANE6;
NET "DQ<55>" TNM = RAM_LANE6;
TIMEGRP "RAM_LANE6" OFFSET = OUT AFTER "SYSCLK" REFERENCE_PIN "DQSP<6>" RISING;

NET "DQ<56>" TNM = RAM_LANE7;
NET "DQ<57>" TNM = RAM_LANE7;
NET "DQ<58>" TNM = RAM_LANE7;
NET "DQ<59>" TNM = RAM_LANE7;
NET "DQ<60>" TNM = RAM_LANE7;
NET "DQ<61>" TNM = RAM_LANE7;
NET "DQ<62>" TNM = RAM_LANE7;
NET "DQ<63>" TNM = RAM_LANE7;
TIMEGRP "RAM_LANE7" OFFSET = OUT AFTER "SYSCLK" REFERENCE_PIN "DQSP<7>" RISING;


# comment is bank
NET "DDR_RESET" LOC = D8; # 0
NET "CK0_P" LOC = B8;     # 0
NET "CK0_N" LOC = A8;     # 0
NET "CKE0" LOC = B1;      # 3
NET "CK1_P" LOC = B6;     # 0
NET "CK1_N" LOC = A6;     # 0
NET "CKE1" LOC = C1;      # 3
NET "RAS" LOC = D11;      # 0
NET "CAS" LOC = B10;      # 0
NET "WE" LOC = A10;       # 0
NET "CS0" LOC = A11;      # 0
NET "CS1" LOC = A12;      # 0
NET "BA<0>" LOC = C11;    # 0
NET "BA<1>" LOC = D9;     # 0
NET "BA<2>" LOC = A2;     # 3
NET "MA<0>" LOC = C9;     # 0
NET "MA<1>" LOC = C8;     # 0
NET "MA<2>" LOC = A7;     # 0
NET "MA<3>" LOC = D7;     # 0
NET "MA<4>" LOC = C6;     # 0
NET "MA<5>" LOC = D6;     # 0
NET "MA<6>" LOC = C7;     # 0
NET "MA<7>" LOC = A5;     # 0
NET "MA<8>" LOC = C5;     # 0
NET "MA<9>" LOC = E3;     # 3
NET "MA<10>" LOC = C10;   # 0
NET "MA<11>" LOC = H4;    # 3
NET "MA<12>" LOC = A3;    # 0
NET "MA<13>" LOC = B12;   # 0
NET "MA<14>" LOC = B2;    # 3
NET "MA<15>" LOC = C3;    # 3
NET "DM<0>" LOC = T1;     # 3
NET "DQSP<0>" LOC = W3;   # 3
NET "DQSN<0>" LOC = W1;   # 3
NET "DQ<0>" LOC = V2;     # 3
NET "DQ<1>" LOC = U1;     # 3
NET "DQ<2>" LOC = U4;     # 3
NET "DQ<3>" LOC = U3;     # 3
NET "DQ<4>" LOC = Y2;     # 3
NET "DQ<5>" LOC = V1;     # 3
NET "DQ<6>" LOC = V3;     # 3 
NET "DQ<7>" LOC = T3;     # 3
NET "DM<1>" LOC = R3;     # 3
NET "DQSP<1>" LOC = P2;   # 3
NET "DQSN<1>" LOC = P1;   # 3
NET "DQ<8>" LOC = M2;     # 3
NET "DQ<9>" LOC = T4;     # 3
NET "DQ<10>" LOC = N3;    # 3
NET "DQ<11>" LOC = M1;    # 3
NET "DQ<12>" LOC = T2;    # 3
NET "DQ<13>" LOC = R1;    # 3
NET "DQ<14>" LOC = N1;    # 3
NET "DQ<15>" LOC = M3;    # 3
NET "DM<2>" LOC = L3;     # 3
NET "DQSP<2>" LOC = H2;   # 3
NET "DQSN<2>" LOC = H1;   # 3
NET "DQ<16>" LOC = K1;    # 3
NET "DQ<17>" LOC = K2;    # 3
NET "DQ<18>" LOC = L4;    # 3
NET "DQ<19>" LOC = K3;    # 3
NET "DQ<20>" LOC = L1;    # 3
NET "DQ<21>" LOC = J1;    # 3
NET "DQ<22>" LOC = K4;    # 3
NET "DQ<23>" LOC = J3;    # 3
NET "DM<3>" LOC = G1;     # 3
NET "DQSN<3>" LOC = F1;   # 3
NET "DQSP<3>" LOC = F2;   # 3
NET "DQ<24>" LOC = G3;    # 3
NET "DQ<25>" LOC = G4;    # 3
NET "DQ<26>" LOC = F3;    # 3
NET "DQ<27>" LOC = D1;    # 3
NET "DQ<28>" LOC = J4;    # 3
NET "DQ<29>" LOC = H3;    # 3
NET "DQ<30>" LOC = E1;    # 3
NET "DQ<31>" LOC = D2;    # 3
NET "DM<4>" LOC = C16;    # 0
NET "DQSP<4>" LOC = B14;  # 0
NET "DQSN<4>" LOC = A14;  # 0
NET "DQ<32>" LOC = D15;   # 0
NET "DQ<33>" LOC = A16;   # 0
NET "DQ<34>" LOC = E16;   # 0
NET "DQ<35>" LOC = B16;   # 0
NET "DQ<36>" LOC = C15;   # 0
NET "DQ<37>" LOC = A15;   # 0
NET "DQ<38>" LOC = D14;   # 0
NET "DQ<39>" LOC = A17;   # 0
NET "DM<5>" LOC = D22;    # 1
NET "DQSP<5>" LOC = B21;  # 1
NET "DQSN<5>" LOC = B22;  # 1
NET "DQ<40>" LOC = A20;   # 1
NET "DQ<41>" LOC = C17;   # 0
NET "DQ<42>" LOC = D17;   # 0
NET "DQ<43>" LOC = C22;   # 1
NET "DQ<44>" LOC = A18;   # 0
NET "DQ<45>" LOC = B18;   # 0
NET "DQ<46>" LOC = A21;   # 1
NET "DQ<47>" LOC = C20;   # 1
NET "DM<6>" LOC = E22;    # 1
NET "DQSP<6>" LOC = F21;  # 1
NET "DQSN<6>" LOC = F22;  # 1
NET "DQ<48>" LOC = E20;   # 1
NET "DQ<49>" LOC = D21;   # 1
NET "DQ<50>" LOC = F20;   # 1
NET "DQ<51>" LOC = F18;   # 1
NET "DQ<52>" LOC = C19;   # 1
NET "DQ<53>" LOC = D20;   # 1
NET "DQ<54>" LOC = D19;   # 1
NET "DQ<55>" LOC = G20;   # 1
NET "DM<7>" LOC = H19;    # 1
NET "DQSP<7>" LOC = H21;  # 1
NET "DQSN<7>" LOC = H22;  # 1
NET "DQ<56>" LOC = J22;   # 1
NET "DQ<57>" LOC = G22;   # 1
NET "DQ<58>" LOC = H20;   # 1
NET "DQ<59>" LOC = K22;   # 1
NET "DQ<60>" LOC = F19;   # 1
NET "DQ<61>" LOC = G19;   # 1
NET "DQ<62>" LOC = J19;   # 1
NET "DQ<63>" LOC = K21;   # 1

NET "B0_GPIO0" LOC = C14;
NET "B1_GPIO1" LOC = H18;
NET "B1_GPIO2" LOC = L17;
NET "B1_GPIO3" LOC = M19;
NET "B1_GPIO4" LOC = J17;
NET "B1_GPIO5" LOC = K17;
NET "B1_GPIO6" LOC = L20;
NET "B1_GPIO7" LOC = L22;
NET "B1_GPIO8" LOC = K20;
NET "B1_GPIO9" LOC = K19;
NET "B1_GPIO10" LOC = M20;
NET "B1_GPIO11" LOC = L19;
NET "B1_GPIO12" LOC = M21;
NET "B1_GPIO13" LOC = M22;
NET "B1_GPIO14" LOC = N20;
NET "B1_GPIO15" LOC = N22;
#NET "B1_GPIO16" LOC = R20;
#NET "B1_GPIO17" LOC = R22;
#NET "B1_GPIO18" LOC = T21;
#NET "B1_GPIO19" LOC = T22;
#NET "B1_GPIO20" LOC = U20;
#NET "B1_GPIO21" LOC = U22;
#NET "B1_GPIO22" LOC = V21;
#NET "B1_GPIO23" LOC = V22;
NET "B1_GPIO24" LOC = W20;
NET "B1_GPIO25" LOC = W22;


NET "SDI_PCLK" LOC = AA12 |SLEW = FAST;
NET "SDI_HS" LOC = Y3;
NET "SDI_VS" LOC = U6;
NET "SDI_INT" LOC = Y4;
NET "SDV<0>" LOC = AA2;
NET "SDV<1>" LOC = AB2;
NET "SDV<2>" LOC = AB3;
NET "SDV<3>" LOC = AA4;
NET "SDV<4>" LOC = AB4;
NET "SDV<5>" LOC = AB5;
NET "SDV<6>" LOC = Y5;
NET "SDV<7>" LOC = W6;

NET "HDI_PCLK" LOC = Y12 |SLEW = FAST |IN_TERM = UNTUNED_SPLIT_50;
NET "HDI_VS" LOC = AB6;
NET "HDI_HS" LOC = AB7;
NET "HDI_DE" LOC = V5;
NET "HDI_INT" LOC = AA6;
NET "RGB_IN<0>" LOC = Y6;
NET "RGB_IN<1>" LOC = W8;
NET "RGB_IN<2>" LOC = Y7;
NET "RGB_IN<3>" LOC = AA8;
NET "RGB_IN<4>" LOC = Y8;
NET "RGB_IN<5>" LOC = W9;
NET "RGB_IN<6>" LOC = T7;
NET "RGB_IN<7>" LOC = W10;
NET "RGB_IN<8>" LOC = Y9;
NET "RGB_IN<9>" LOC = Y10;
NET "RGB_IN<10>" LOC = W11;
NET "RGB_IN<11>" LOC = Y11;
NET "RGB_IN<12>" LOC = W13;
NET "RGB_IN<13>" LOC = V15;
NET "RGB_IN<14>" LOC = Y14;
NET "RGB_IN<15>" LOC = W15;
NET "RGB_IN<16>" LOC = Y15 |SLEW = FAST |IN_TERM = NONE;
NET "RGB_IN<17>" LOC = Y16;
NET "RGB_IN<18>" LOC = Y17;
NET "RGB_IN<19>" LOC = U14;
NET "RGB_IN<20>" LOC = W18;
NET "RGB_IN<21>" LOC = Y18;
NET "RGB_IN<22>" LOC = Y19;
NET "RGB_IN<23>" LOC = AA21;

#NET "RGB_IN*" IN_TERM = UNTUNED_SPLIT_50; #<NONE / UNTUNED_SPLIT_25 / UNTUNED_SPLIT_50 / UNTUNED_SPLIT_75>;
NET "HDO_PCLK" LOC = AB13 |SLEW = FAST ;
NET "HDO_VS" LOC = AB9;
NET "HDO_HS" LOC = AA10;
NET "HDO_DE" LOC = AB10;
NET "HDO_INT" LOC = AB8;
NET "RGB_OUT<0>" LOC = AB11;
NET "RGB_OUT<1>" LOC = W14;
NET "RGB_OUT<2>" LOC = AB12;
NET "RGB_OUT<3>" LOC = AA14;
NET "RGB_OUT<4>" LOC = AB14;
NET "RGB_OUT<5>" LOC = AB15;
NET "RGB_OUT<6>" LOC = AA16;
NET "RGB_OUT<7>" LOC = AB16;
NET "RGB_OUT<8>" LOC = AB17;
NET "RGB_OUT<9>" LOC = AA18;
NET "RGB_OUT<10>" LOC = AB18;
NET "RGB_OUT<11>" LOC = AB19;
NET "RGB_OUT<12>" LOC = AB21;
NET "RGB_OUT<13>" LOC = V7;
NET "RGB_OUT<14>" LOC = V9;
NET "RGB_OUT<15>" LOC = U13;
NET "RGB_OUT<16>" LOC = V13;
NET "RGB_OUT<17>" LOC = T11;
NET "RGB_OUT<18>" LOC = V11;
NET "RGB_OUT<19>" LOC = R11;
NET "RGB_OUT<20>" LOC = U9;
NET "RGB_OUT<21>" LOC = R9;
NET "RGB_OUT<22>" LOC = R8;
NET "RGB_OUT<23>" LOC = R7;

NET "I2C_SDA" LOC = W4;
NET "I2C_SCL" LOC = Y13;

NET "SYSCLK" LOC = W12; # GCLK3

# Bank 0 does not support the default drive strength of 12mA for LVCMOS15

NET "RGB_*" IOSTANDARD = LVCMOS33;
NET "B0_*" IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "B1_*" IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "HD*" IOSTANDARD = LVCMOS33;
NET "SD*" IOSTANDARD = LVCMOS33;

NET "SYSCLK" IOSTANDARD = LVCMOS33;
#NET "I2C_SDA" IOSTANDARD = "I2C";
#NET "I2C_SCL" IOSTANDARD = "I2C";
NET "I2C_SDA" PULLUP;
NET "I2C_SCL" PULLUP;
#NET "I2C_SDA" IOSTANDARD = LVCMOS33;
#NET "I2C_SCL" IOSTANDARD = LVCMOS33;

NET "BA<*>"     IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "MA<*>"     IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "DQ<*>"     IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "DM<*>"     IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "DDR_RESET" IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "CKE0"      IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "CKE1"      IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "RAS"       IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "CAS"       IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "WE"        IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "CS0"       IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "CS1"       IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "DQSP<*>"   IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "DQSN<*>"   IOSTANDARD = LVCMOS15 | DRIVE = 8;
NET "CK0_P"     IOSTANDARD = LVCMOS15 | DRIVE = 8 | SLEW = FAST;
NET "CK0_N"     IOSTANDARD = LVCMOS15 | DRIVE = 8 | SLEW = FAST;
NET "CK1_P"     IOSTANDARD = LVCMOS15 | DRIVE = 8 | SLEW = FAST;
NET "CK1_N"     IOSTANDARD = LVCMOS15 | DRIVE = 8 | SLEW = FAST;

#INST "Inst_clkgen/bank0_PLL_BASE" LOC = PLL_ADV_X0Y1;
#INST "Inst_clkgen/bank0_bufpll1" LOC = BUFPLL_X1Y5;
#INST "Inst_clkgen/bank0_bufpll2" LOC = BUFPLL_X1Y4;
#
#INST "Inst_clkgen/bank3_PLL_BASE" LOC = PLL_ADV_X0Y0;
#INST "Inst_clkgen/bank3_bufpll1" LOC = BUFPLL_X0Y2;
#INST "Inst_clkgen/bank3_bufpll2" LOC = BUFPLL_X0Y3;
#
#INST "Inst_clkgen/bank1_PLL_BASE" LOC = PLL_ADV_X0Y2;
#INST "Inst_clkgen/bank1_bufpll1" LOC = BUFPLL_X2Y2;
#INST "Inst_clkgen/bank1_bufpll2" LOC = BUFPLL_X2Y3;
