.d
.o
build/
netlist_synth_fpga.verilog
