// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_x_ap_vld,
        in_x,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   in_x_ap_vld;
input  [383:0] in_x;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [14:0] ap_return_4;
output  [14:0] ap_return_5;
output  [15:0] ap_return_6;
output  [14:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [14:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [14:0] ap_return_21;
output  [15:0] ap_return_22;
output  [14:0] ap_return_23;
output  [14:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [14:0] ap_return_28;
output  [15:0] ap_return_29;
output  [14:0] ap_return_30;
output  [15:0] ap_return_31;
output  [14:0] ap_return_32;
output  [15:0] ap_return_33;
output  [14:0] ap_return_34;
output  [14:0] ap_return_35;
output  [15:0] ap_return_36;
output  [15:0] ap_return_37;
output  [15:0] ap_return_38;
output  [15:0] ap_return_39;
output  [15:0] ap_return_40;
output  [14:0] ap_return_41;
output  [14:0] ap_return_42;
output  [15:0] ap_return_43;
output  [14:0] ap_return_44;
output  [15:0] ap_return_45;
output  [15:0] ap_return_46;
output  [15:0] ap_return_47;
output  [15:0] ap_return_48;
output  [14:0] ap_return_49;
output  [14:0] ap_return_50;
output  [15:0] ap_return_51;
output  [14:0] ap_return_52;
output  [14:0] ap_return_53;
output  [15:0] ap_return_54;
output  [15:0] ap_return_55;
output  [14:0] ap_return_56;
output  [14:0] ap_return_57;
output  [15:0] ap_return_58;
output  [15:0] ap_return_59;
output  [15:0] ap_return_60;
output  [15:0] ap_return_61;
output  [15:0] ap_return_62;
output  [15:0] ap_return_63;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg   [0:0] ap_phi_mux_do_init_phi_fu_334_p6;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln46_fu_1300_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] w2_address0;
reg    w2_ce0;
wire   [511:0] w2_q0;
wire    in_x_blk_n;
wire    ap_block_pp0_stage0;
reg   [0:0] do_init_reg_331;
wire    ap_block_pp0_stage0_11001;
reg   [4:0] w_index24_reg_346;
reg   [383:0] in_x_load_phi_reg_373;
reg   [15:0] res_0_0109_reg_385;
reg   [15:0] res_1_0107_reg_399;
reg   [15:0] res_2_0105_reg_413;
reg   [15:0] res_3_0103_reg_427;
reg   [15:0] empty_19_reg_441;
reg   [15:0] empty_20_reg_455;
reg   [15:0] res_6_0101_reg_469;
reg   [15:0] empty_21_reg_483;
reg   [15:0] res_8_099_reg_497;
reg   [15:0] res_9_097_reg_511;
reg   [15:0] res_10_095_reg_525;
reg   [15:0] res_11_093_reg_539;
reg   [15:0] res_12_091_reg_553;
reg   [15:0] res_13_089_reg_567;
reg   [15:0] res_1445_087_reg_581;
reg   [15:0] empty_22_reg_595;
reg   [15:0] res_16_085_reg_609;
reg   [15:0] res_17_083_reg_623;
reg   [15:0] res_18_081_reg_637;
reg   [15:0] res_19_079_reg_651;
reg   [15:0] res_20_077_reg_665;
reg   [15:0] empty_23_reg_679;
reg   [15:0] res_22_075_reg_693;
reg   [15:0] empty_24_reg_707;
reg   [15:0] empty_25_reg_721;
reg   [15:0] res_25_073_reg_735;
reg   [15:0] res_26_071_reg_749;
reg   [15:0] res_2786_069_reg_763;
reg   [15:0] empty_26_reg_777;
reg   [15:0] res_29_067_reg_791;
reg   [15:0] empty_27_reg_805;
reg   [15:0] res_31_065_reg_819;
reg   [15:0] empty_28_reg_833;
reg   [15:0] res_33_063_reg_847;
reg   [15:0] empty_29_reg_861;
reg   [15:0] empty_30_reg_875;
reg   [15:0] res_36_061_reg_889;
reg   [15:0] res_37_059_reg_903;
reg   [15:0] res_38_057_reg_917;
reg   [15:0] res_39_055_reg_931;
reg   [15:0] res_40_053_reg_945;
reg   [15:0] empty_31_reg_959;
reg   [15:0] empty_32_reg_973;
reg   [15:0] res_43_051_reg_987;
reg   [15:0] empty_33_reg_1001;
reg   [15:0] res_45_049_reg_1015;
reg   [15:0] res_46_047_reg_1029;
reg   [15:0] res_47_045_reg_1043;
reg   [15:0] res_48_043_reg_1057;
reg   [15:0] empty_34_reg_1071;
reg   [15:0] empty_35_reg_1085;
reg   [15:0] res_51_041_reg_1099;
reg   [15:0] empty_36_reg_1113;
reg   [15:0] empty_37_reg_1127;
reg   [15:0] res_54_039_reg_1141;
reg   [15:0] res_55_037_reg_1155;
reg   [15:0] empty_38_reg_1169;
reg   [15:0] empty_39_reg_1183;
reg   [15:0] res_58_035_reg_1197;
reg   [15:0] res_59_033_reg_1211;
reg   [15:0] res_60_031_reg_1225;
reg   [15:0] res_61_029_reg_1239;
reg   [15:0] res_62_027_reg_1253;
reg   [15:0] res_63_025_reg_1267;
wire   [8:0] shl_ln_fu_1286_p3;
reg   [8:0] shl_ln_reg_3969;
wire   [4:0] w_index_fu_1294_p2;
reg   [4:0] w_index_reg_3979;
reg   [0:0] icmp_ln46_reg_3984;
reg   [0:0] icmp_ln46_reg_3984_pp0_iter1_reg;
reg   [0:0] icmp_ln46_reg_3984_pp0_iter2_reg;
wire   [15:0] a_fu_1315_p1;
reg   [15:0] a_reg_3988;
wire   [7:0] w_fu_1319_p1;
reg  signed [7:0] w_reg_3993;
reg  signed [7:0] w_64_reg_3998;
reg  signed [7:0] w_65_reg_4003;
reg  signed [7:0] w_66_reg_4008;
reg  signed [7:0] w_67_reg_4013;
reg  signed [7:0] w_68_reg_4018;
reg  signed [7:0] w_69_reg_4023;
reg  signed [7:0] w_70_reg_4028;
reg  signed [7:0] w_71_reg_4033;
reg  signed [7:0] w_72_reg_4038;
reg  signed [7:0] w_73_reg_4043;
reg  signed [7:0] w_74_reg_4048;
reg  signed [7:0] w_75_reg_4053;
reg  signed [7:0] w_76_reg_4058;
reg  signed [7:0] w_77_reg_4063;
reg  signed [7:0] w_78_reg_4068;
reg  signed [7:0] w_79_reg_4073;
reg  signed [7:0] w_80_reg_4078;
reg  signed [7:0] w_81_reg_4083;
reg  signed [7:0] w_82_reg_4088;
reg  signed [7:0] w_83_reg_4093;
reg  signed [7:0] w_84_reg_4098;
reg  signed [7:0] w_85_reg_4103;
reg  signed [7:0] w_86_reg_4108;
reg  signed [7:0] w_87_reg_4113;
reg  signed [7:0] w_88_reg_4118;
reg  signed [7:0] w_89_reg_4123;
reg  signed [7:0] w_90_reg_4128;
reg  signed [7:0] w_91_reg_4133;
reg  signed [7:0] w_92_reg_4138;
reg  signed [7:0] w_93_reg_4143;
reg  signed [7:0] w_94_reg_4148;
reg  signed [7:0] w_95_reg_4153;
reg  signed [7:0] w_96_reg_4158;
reg  signed [7:0] w_97_reg_4163;
reg  signed [7:0] w_98_reg_4168;
reg  signed [7:0] w_99_reg_4173;
reg  signed [7:0] w_100_reg_4178;
reg  signed [7:0] w_101_reg_4183;
reg  signed [7:0] w_102_reg_4188;
reg  signed [7:0] w_103_reg_4193;
reg  signed [7:0] w_104_reg_4198;
reg  signed [7:0] w_105_reg_4203;
reg  signed [7:0] w_106_reg_4208;
reg  signed [7:0] w_107_reg_4213;
reg  signed [7:0] w_108_reg_4218;
reg  signed [7:0] w_109_reg_4223;
reg  signed [7:0] w_110_reg_4228;
reg  signed [7:0] w_111_reg_4233;
reg  signed [7:0] w_112_reg_4238;
reg  signed [7:0] w_113_reg_4243;
reg  signed [7:0] w_114_reg_4248;
reg  signed [7:0] w_115_reg_4253;
reg  signed [7:0] w_116_reg_4258;
reg  signed [7:0] w_117_reg_4263;
reg  signed [7:0] w_118_reg_4268;
reg  signed [7:0] w_119_reg_4273;
reg  signed [7:0] w_120_reg_4278;
reg  signed [7:0] w_121_reg_4283;
reg  signed [7:0] w_122_reg_4288;
reg  signed [7:0] w_123_reg_4293;
reg  signed [7:0] w_124_reg_4298;
reg  signed [7:0] w_125_reg_4303;
reg  signed [7:0] w_126_reg_4308;
reg   [15:0] trunc_ln7_reg_4313;
reg   [15:0] trunc_ln58_1_reg_4318;
reg   [15:0] trunc_ln58_2_reg_4323;
reg   [15:0] trunc_ln58_3_reg_4328;
reg   [15:0] trunc_ln58_4_reg_4333;
reg   [15:0] trunc_ln58_5_reg_4338;
reg   [15:0] trunc_ln58_6_reg_4343;
reg   [15:0] trunc_ln58_7_reg_4348;
reg   [15:0] trunc_ln58_8_reg_4353;
reg   [15:0] trunc_ln58_9_reg_4358;
reg   [15:0] trunc_ln58_10_reg_4363;
reg   [15:0] trunc_ln58_11_reg_4368;
reg   [15:0] trunc_ln58_12_reg_4373;
reg   [15:0] trunc_ln58_13_reg_4378;
reg   [15:0] trunc_ln58_14_reg_4383;
reg   [15:0] trunc_ln58_15_reg_4388;
reg   [15:0] trunc_ln58_16_reg_4393;
reg   [15:0] trunc_ln58_17_reg_4398;
reg   [15:0] trunc_ln58_18_reg_4403;
reg   [15:0] trunc_ln58_19_reg_4408;
reg   [15:0] trunc_ln58_20_reg_4413;
reg   [15:0] trunc_ln58_21_reg_4418;
reg   [15:0] trunc_ln58_22_reg_4423;
reg   [15:0] trunc_ln58_23_reg_4428;
reg   [15:0] trunc_ln58_24_reg_4433;
reg   [15:0] trunc_ln58_25_reg_4438;
reg   [15:0] trunc_ln58_26_reg_4443;
reg   [15:0] trunc_ln58_27_reg_4448;
reg   [15:0] trunc_ln58_28_reg_4453;
reg   [15:0] trunc_ln58_29_reg_4458;
reg   [15:0] trunc_ln58_30_reg_4463;
reg   [15:0] trunc_ln58_31_reg_4468;
reg   [15:0] trunc_ln58_32_reg_4473;
reg   [15:0] trunc_ln58_33_reg_4478;
reg   [15:0] trunc_ln58_34_reg_4483;
reg   [15:0] trunc_ln58_35_reg_4488;
reg   [15:0] trunc_ln58_36_reg_4493;
reg   [15:0] trunc_ln58_37_reg_4498;
reg   [15:0] trunc_ln58_38_reg_4503;
reg   [15:0] trunc_ln58_39_reg_4508;
reg   [15:0] trunc_ln58_40_reg_4513;
reg   [15:0] trunc_ln58_41_reg_4518;
reg   [15:0] trunc_ln58_42_reg_4523;
reg   [15:0] trunc_ln58_43_reg_4528;
reg   [15:0] trunc_ln58_44_reg_4533;
reg   [15:0] trunc_ln58_45_reg_4538;
reg   [15:0] trunc_ln58_46_reg_4543;
reg   [15:0] trunc_ln58_47_reg_4548;
reg   [15:0] trunc_ln58_48_reg_4553;
reg   [15:0] trunc_ln58_49_reg_4558;
reg   [15:0] trunc_ln58_50_reg_4563;
reg   [15:0] trunc_ln58_51_reg_4568;
reg   [15:0] trunc_ln58_52_reg_4573;
reg   [15:0] trunc_ln58_53_reg_4578;
reg   [15:0] trunc_ln58_54_reg_4583;
reg   [15:0] trunc_ln58_55_reg_4588;
reg   [15:0] trunc_ln58_56_reg_4593;
reg   [15:0] trunc_ln58_57_reg_4598;
reg   [15:0] trunc_ln58_58_reg_4603;
reg   [15:0] trunc_ln58_59_reg_4608;
reg   [15:0] trunc_ln58_60_reg_4613;
reg   [15:0] trunc_ln58_61_reg_4618;
reg   [15:0] trunc_ln58_62_reg_4623;
reg   [15:0] trunc_ln58_s_reg_4628;
wire   [15:0] add_ln58_fu_3172_p2;
wire   [15:0] add_ln58_64_fu_3177_p2;
wire   [15:0] add_ln58_65_fu_3182_p2;
wire   [15:0] add_ln58_66_fu_3187_p2;
wire   [15:0] add_ln58_67_fu_3192_p2;
wire   [15:0] add_ln58_68_fu_3197_p2;
wire   [15:0] add_ln58_69_fu_3202_p2;
wire   [15:0] add_ln58_70_fu_3207_p2;
wire   [15:0] add_ln58_71_fu_3212_p2;
wire   [15:0] add_ln58_72_fu_3217_p2;
wire   [15:0] add_ln58_73_fu_3222_p2;
wire   [15:0] add_ln58_74_fu_3227_p2;
wire   [15:0] add_ln58_75_fu_3232_p2;
wire   [15:0] add_ln58_76_fu_3237_p2;
wire   [15:0] add_ln58_77_fu_3242_p2;
wire   [15:0] add_ln58_78_fu_3247_p2;
wire   [15:0] add_ln58_79_fu_3252_p2;
wire   [15:0] add_ln58_80_fu_3257_p2;
wire   [15:0] add_ln58_81_fu_3262_p2;
wire   [15:0] add_ln58_82_fu_3267_p2;
wire   [15:0] add_ln58_83_fu_3272_p2;
wire   [15:0] add_ln58_84_fu_3277_p2;
wire   [15:0] add_ln58_85_fu_3282_p2;
wire   [15:0] add_ln58_86_fu_3287_p2;
wire   [15:0] add_ln58_87_fu_3292_p2;
wire   [15:0] add_ln58_88_fu_3297_p2;
wire   [15:0] add_ln58_89_fu_3302_p2;
wire   [15:0] add_ln58_90_fu_3307_p2;
wire   [15:0] add_ln58_91_fu_3312_p2;
wire   [15:0] add_ln58_92_fu_3317_p2;
wire   [15:0] add_ln58_93_fu_3322_p2;
wire   [15:0] add_ln58_94_fu_3327_p2;
wire   [15:0] add_ln58_95_fu_3332_p2;
wire   [15:0] add_ln58_96_fu_3337_p2;
wire   [15:0] add_ln58_97_fu_3342_p2;
wire   [15:0] add_ln58_98_fu_3347_p2;
wire   [15:0] add_ln58_99_fu_3352_p2;
wire   [15:0] add_ln58_100_fu_3357_p2;
wire   [15:0] add_ln58_101_fu_3362_p2;
wire   [15:0] add_ln58_102_fu_3367_p2;
wire   [15:0] add_ln58_103_fu_3372_p2;
wire   [15:0] add_ln58_104_fu_3377_p2;
wire   [15:0] add_ln58_105_fu_3382_p2;
wire   [15:0] add_ln58_106_fu_3387_p2;
wire   [15:0] add_ln58_107_fu_3392_p2;
wire   [15:0] add_ln58_108_fu_3397_p2;
wire   [15:0] add_ln58_109_fu_3402_p2;
wire   [15:0] add_ln58_110_fu_3407_p2;
wire   [15:0] add_ln58_111_fu_3412_p2;
wire   [15:0] add_ln58_112_fu_3417_p2;
wire   [15:0] add_ln58_113_fu_3422_p2;
wire   [15:0] add_ln58_114_fu_3427_p2;
wire   [15:0] add_ln58_115_fu_3432_p2;
wire   [15:0] add_ln58_116_fu_3437_p2;
wire   [15:0] add_ln58_117_fu_3442_p2;
wire   [15:0] add_ln58_118_fu_3447_p2;
wire   [15:0] add_ln58_119_fu_3452_p2;
wire   [15:0] add_ln58_120_fu_3457_p2;
wire   [15:0] add_ln58_121_fu_3462_p2;
wire   [15:0] add_ln58_122_fu_3467_p2;
wire   [15:0] add_ln58_123_fu_3472_p2;
wire   [15:0] add_ln58_124_fu_3477_p2;
wire   [15:0] add_ln58_125_fu_3482_p2;
wire   [15:0] add_ln58_126_fu_3487_p2;
wire    ap_loop_init;
reg   [4:0] ap_phi_mux_w_index24_phi_fu_349_p6;
reg   [383:0] ap_phi_mux_in_x_load_phi_phi_fu_377_p4;
wire   [383:0] ap_phi_reg_pp0_iter0_in_x_load_phi_reg_373;
reg   [383:0] ap_phi_reg_pp0_iter1_in_x_load_phi_reg_373;
reg   [15:0] ap_phi_mux_res_0_0109_phi_fu_389_p6;
reg    ap_loop_init_pp0_iter1_reg;
reg    ap_loop_init_pp0_iter2_reg;
reg    ap_loop_init_pp0_iter3_reg;
reg   [15:0] ap_phi_mux_res_1_0107_phi_fu_403_p6;
reg   [15:0] ap_phi_mux_res_2_0105_phi_fu_417_p6;
reg   [15:0] ap_phi_mux_res_3_0103_phi_fu_431_p6;
reg   [15:0] ap_phi_mux_empty_19_phi_fu_445_p6;
reg   [15:0] ap_phi_mux_empty_20_phi_fu_459_p6;
reg   [15:0] ap_phi_mux_res_6_0101_phi_fu_473_p6;
reg   [15:0] ap_phi_mux_empty_21_phi_fu_487_p6;
reg   [15:0] ap_phi_mux_res_8_099_phi_fu_501_p6;
reg   [15:0] ap_phi_mux_res_9_097_phi_fu_515_p6;
reg   [15:0] ap_phi_mux_res_10_095_phi_fu_529_p6;
reg   [15:0] ap_phi_mux_res_11_093_phi_fu_543_p6;
reg   [15:0] ap_phi_mux_res_12_091_phi_fu_557_p6;
reg   [15:0] ap_phi_mux_res_13_089_phi_fu_571_p6;
reg   [15:0] ap_phi_mux_res_1445_087_phi_fu_585_p6;
reg   [15:0] ap_phi_mux_empty_22_phi_fu_599_p6;
reg   [15:0] ap_phi_mux_res_16_085_phi_fu_613_p6;
reg   [15:0] ap_phi_mux_res_17_083_phi_fu_627_p6;
reg   [15:0] ap_phi_mux_res_18_081_phi_fu_641_p6;
reg   [15:0] ap_phi_mux_res_19_079_phi_fu_655_p6;
reg   [15:0] ap_phi_mux_res_20_077_phi_fu_669_p6;
reg   [15:0] ap_phi_mux_empty_23_phi_fu_683_p6;
reg   [15:0] ap_phi_mux_res_22_075_phi_fu_697_p6;
reg   [15:0] ap_phi_mux_empty_24_phi_fu_711_p6;
reg   [15:0] ap_phi_mux_empty_25_phi_fu_725_p6;
reg   [15:0] ap_phi_mux_res_25_073_phi_fu_739_p6;
reg   [15:0] ap_phi_mux_res_26_071_phi_fu_753_p6;
reg   [15:0] ap_phi_mux_res_2786_069_phi_fu_767_p6;
reg   [15:0] ap_phi_mux_empty_26_phi_fu_781_p6;
reg   [15:0] ap_phi_mux_res_29_067_phi_fu_795_p6;
reg   [15:0] ap_phi_mux_empty_27_phi_fu_809_p6;
reg   [15:0] ap_phi_mux_res_31_065_phi_fu_823_p6;
reg   [15:0] ap_phi_mux_empty_28_phi_fu_837_p6;
reg   [15:0] ap_phi_mux_res_33_063_phi_fu_851_p6;
reg   [15:0] ap_phi_mux_empty_29_phi_fu_865_p6;
reg   [15:0] ap_phi_mux_empty_30_phi_fu_879_p6;
reg   [15:0] ap_phi_mux_res_36_061_phi_fu_893_p6;
reg   [15:0] ap_phi_mux_res_37_059_phi_fu_907_p6;
reg   [15:0] ap_phi_mux_res_38_057_phi_fu_921_p6;
reg   [15:0] ap_phi_mux_res_39_055_phi_fu_935_p6;
reg   [15:0] ap_phi_mux_res_40_053_phi_fu_949_p6;
reg   [15:0] ap_phi_mux_empty_31_phi_fu_963_p6;
reg   [15:0] ap_phi_mux_empty_32_phi_fu_977_p6;
reg   [15:0] ap_phi_mux_res_43_051_phi_fu_991_p6;
reg   [15:0] ap_phi_mux_empty_33_phi_fu_1005_p6;
reg   [15:0] ap_phi_mux_res_45_049_phi_fu_1019_p6;
reg   [15:0] ap_phi_mux_res_46_047_phi_fu_1033_p6;
reg   [15:0] ap_phi_mux_res_47_045_phi_fu_1047_p6;
reg   [15:0] ap_phi_mux_res_48_043_phi_fu_1061_p6;
reg   [15:0] ap_phi_mux_empty_34_phi_fu_1075_p6;
reg   [15:0] ap_phi_mux_empty_35_phi_fu_1089_p6;
reg   [15:0] ap_phi_mux_res_51_041_phi_fu_1103_p6;
reg   [15:0] ap_phi_mux_empty_36_phi_fu_1117_p6;
reg   [15:0] ap_phi_mux_empty_37_phi_fu_1131_p6;
reg   [15:0] ap_phi_mux_res_54_039_phi_fu_1145_p6;
reg   [15:0] ap_phi_mux_res_55_037_phi_fu_1159_p6;
reg   [15:0] ap_phi_mux_empty_38_phi_fu_1173_p6;
reg   [15:0] ap_phi_mux_empty_39_phi_fu_1187_p6;
reg   [15:0] ap_phi_mux_res_58_035_phi_fu_1201_p6;
reg   [15:0] ap_phi_mux_res_59_033_phi_fu_1215_p6;
reg   [15:0] ap_phi_mux_res_60_031_phi_fu_1229_p6;
reg   [15:0] ap_phi_mux_res_61_029_phi_fu_1243_p6;
reg   [15:0] ap_phi_mux_res_62_027_phi_fu_1257_p6;
reg   [15:0] ap_phi_mux_res_63_025_phi_fu_1271_p6;
wire   [63:0] zext_ln46_fu_1281_p1;
wire   [383:0] empty_fu_1306_p1;
wire   [383:0] empty_18_fu_1309_p2;
wire  signed [15:0] mul_ln58_fu_1959_p0;
wire  signed [17:0] sext_ln73_64_fu_1956_p1;
wire   [17:0] mul_ln58_fu_1959_p2;
wire  signed [15:0] mul_ln58_1_fu_1978_p0;
wire   [17:0] mul_ln58_1_fu_1978_p2;
wire  signed [15:0] mul_ln58_2_fu_1997_p0;
wire   [17:0] mul_ln58_2_fu_1997_p2;
wire  signed [15:0] mul_ln58_3_fu_2016_p0;
wire   [17:0] mul_ln58_3_fu_2016_p2;
wire  signed [15:0] mul_ln58_4_fu_2035_p0;
wire   [17:0] mul_ln58_4_fu_2035_p2;
wire  signed [15:0] mul_ln58_5_fu_2054_p0;
wire   [17:0] mul_ln58_5_fu_2054_p2;
wire  signed [15:0] mul_ln58_6_fu_2073_p0;
wire   [17:0] mul_ln58_6_fu_2073_p2;
wire  signed [15:0] mul_ln58_7_fu_2092_p0;
wire   [17:0] mul_ln58_7_fu_2092_p2;
wire  signed [15:0] mul_ln58_8_fu_2111_p0;
wire   [17:0] mul_ln58_8_fu_2111_p2;
wire  signed [15:0] mul_ln58_9_fu_2130_p0;
wire   [17:0] mul_ln58_9_fu_2130_p2;
wire  signed [15:0] mul_ln58_10_fu_2149_p0;
wire   [17:0] mul_ln58_10_fu_2149_p2;
wire  signed [15:0] mul_ln58_11_fu_2168_p0;
wire   [17:0] mul_ln58_11_fu_2168_p2;
wire  signed [15:0] mul_ln58_12_fu_2187_p0;
wire   [17:0] mul_ln58_12_fu_2187_p2;
wire  signed [15:0] mul_ln58_13_fu_2206_p0;
wire   [17:0] mul_ln58_13_fu_2206_p2;
wire  signed [15:0] mul_ln58_14_fu_2225_p0;
wire   [17:0] mul_ln58_14_fu_2225_p2;
wire  signed [15:0] mul_ln58_15_fu_2244_p0;
wire   [17:0] mul_ln58_15_fu_2244_p2;
wire  signed [15:0] mul_ln58_16_fu_2263_p0;
wire   [17:0] mul_ln58_16_fu_2263_p2;
wire  signed [15:0] mul_ln58_17_fu_2282_p0;
wire   [17:0] mul_ln58_17_fu_2282_p2;
wire  signed [15:0] mul_ln58_18_fu_2301_p0;
wire   [17:0] mul_ln58_18_fu_2301_p2;
wire  signed [15:0] mul_ln58_19_fu_2320_p0;
wire   [17:0] mul_ln58_19_fu_2320_p2;
wire  signed [15:0] mul_ln58_20_fu_2339_p0;
wire   [17:0] mul_ln58_20_fu_2339_p2;
wire  signed [15:0] mul_ln58_21_fu_2358_p0;
wire   [17:0] mul_ln58_21_fu_2358_p2;
wire  signed [15:0] mul_ln58_22_fu_2377_p0;
wire   [17:0] mul_ln58_22_fu_2377_p2;
wire  signed [15:0] mul_ln58_23_fu_2396_p0;
wire   [17:0] mul_ln58_23_fu_2396_p2;
wire  signed [15:0] mul_ln58_24_fu_2415_p0;
wire   [17:0] mul_ln58_24_fu_2415_p2;
wire  signed [15:0] mul_ln58_25_fu_2434_p0;
wire   [17:0] mul_ln58_25_fu_2434_p2;
wire  signed [15:0] mul_ln58_26_fu_2453_p0;
wire   [17:0] mul_ln58_26_fu_2453_p2;
wire  signed [15:0] mul_ln58_27_fu_2472_p0;
wire   [17:0] mul_ln58_27_fu_2472_p2;
wire  signed [15:0] mul_ln58_28_fu_2491_p0;
wire   [17:0] mul_ln58_28_fu_2491_p2;
wire  signed [15:0] mul_ln58_29_fu_2510_p0;
wire   [17:0] mul_ln58_29_fu_2510_p2;
wire  signed [15:0] mul_ln58_30_fu_2529_p0;
wire   [17:0] mul_ln58_30_fu_2529_p2;
wire  signed [15:0] mul_ln58_31_fu_2548_p0;
wire   [17:0] mul_ln58_31_fu_2548_p2;
wire  signed [15:0] mul_ln58_32_fu_2567_p0;
wire   [17:0] mul_ln58_32_fu_2567_p2;
wire  signed [15:0] mul_ln58_33_fu_2586_p0;
wire   [17:0] mul_ln58_33_fu_2586_p2;
wire  signed [15:0] mul_ln58_34_fu_2605_p0;
wire   [17:0] mul_ln58_34_fu_2605_p2;
wire  signed [15:0] mul_ln58_35_fu_2624_p0;
wire   [17:0] mul_ln58_35_fu_2624_p2;
wire  signed [15:0] mul_ln58_36_fu_2643_p0;
wire   [17:0] mul_ln58_36_fu_2643_p2;
wire  signed [15:0] mul_ln58_37_fu_2662_p0;
wire   [17:0] mul_ln58_37_fu_2662_p2;
wire  signed [15:0] mul_ln58_38_fu_2681_p0;
wire   [17:0] mul_ln58_38_fu_2681_p2;
wire  signed [15:0] mul_ln58_39_fu_2700_p0;
wire   [17:0] mul_ln58_39_fu_2700_p2;
wire  signed [15:0] mul_ln58_40_fu_2719_p0;
wire   [17:0] mul_ln58_40_fu_2719_p2;
wire  signed [15:0] mul_ln58_41_fu_2738_p0;
wire   [17:0] mul_ln58_41_fu_2738_p2;
wire  signed [15:0] mul_ln58_42_fu_2757_p0;
wire   [17:0] mul_ln58_42_fu_2757_p2;
wire  signed [15:0] mul_ln58_43_fu_2776_p0;
wire   [17:0] mul_ln58_43_fu_2776_p2;
wire  signed [15:0] mul_ln58_44_fu_2795_p0;
wire   [17:0] mul_ln58_44_fu_2795_p2;
wire  signed [15:0] mul_ln58_45_fu_2814_p0;
wire   [17:0] mul_ln58_45_fu_2814_p2;
wire  signed [15:0] mul_ln58_46_fu_2833_p0;
wire   [17:0] mul_ln58_46_fu_2833_p2;
wire  signed [15:0] mul_ln58_47_fu_2852_p0;
wire   [17:0] mul_ln58_47_fu_2852_p2;
wire  signed [15:0] mul_ln58_48_fu_2871_p0;
wire   [17:0] mul_ln58_48_fu_2871_p2;
wire  signed [15:0] mul_ln58_49_fu_2890_p0;
wire   [17:0] mul_ln58_49_fu_2890_p2;
wire  signed [15:0] mul_ln58_50_fu_2909_p0;
wire   [17:0] mul_ln58_50_fu_2909_p2;
wire  signed [15:0] mul_ln58_51_fu_2928_p0;
wire   [17:0] mul_ln58_51_fu_2928_p2;
wire  signed [15:0] mul_ln58_52_fu_2947_p0;
wire   [17:0] mul_ln58_52_fu_2947_p2;
wire  signed [15:0] mul_ln58_53_fu_2966_p0;
wire   [17:0] mul_ln58_53_fu_2966_p2;
wire  signed [15:0] mul_ln58_54_fu_2985_p0;
wire   [17:0] mul_ln58_54_fu_2985_p2;
wire  signed [15:0] mul_ln58_55_fu_3004_p0;
wire   [17:0] mul_ln58_55_fu_3004_p2;
wire  signed [15:0] mul_ln58_56_fu_3023_p0;
wire   [17:0] mul_ln58_56_fu_3023_p2;
wire  signed [15:0] mul_ln58_57_fu_3042_p0;
wire   [17:0] mul_ln58_57_fu_3042_p2;
wire  signed [15:0] mul_ln58_58_fu_3061_p0;
wire   [17:0] mul_ln58_58_fu_3061_p2;
wire  signed [15:0] mul_ln58_59_fu_3080_p0;
wire   [17:0] mul_ln58_59_fu_3080_p2;
wire  signed [15:0] mul_ln58_60_fu_3099_p0;
wire   [17:0] mul_ln58_60_fu_3099_p2;
wire  signed [15:0] mul_ln58_61_fu_3118_p0;
wire   [17:0] mul_ln58_61_fu_3118_p2;
wire  signed [15:0] mul_ln58_62_fu_3137_p0;
wire   [17:0] mul_ln58_62_fu_3137_p2;
wire  signed [15:0] mul_ln58_63_fu_3156_p0;
wire   [17:0] mul_ln58_63_fu_3156_p2;
wire   [14:0] trunc_ln46_208_fu_3572_p1;
wire   [14:0] trunc_ln46_207_fu_3568_p1;
wire   [14:0] trunc_ln46_206_fu_3564_p1;
wire   [14:0] trunc_ln46_205_fu_3560_p1;
wire   [14:0] trunc_ln46_204_fu_3556_p1;
wire   [14:0] trunc_ln46_203_fu_3552_p1;
wire   [14:0] trunc_ln46_202_fu_3548_p1;
wire   [14:0] trunc_ln46_201_fu_3544_p1;
wire   [14:0] trunc_ln46_200_fu_3540_p1;
wire   [14:0] trunc_ln46_199_fu_3536_p1;
wire   [14:0] trunc_ln46_198_fu_3532_p1;
wire   [14:0] trunc_ln46_197_fu_3528_p1;
wire   [14:0] trunc_ln46_196_fu_3524_p1;
wire   [14:0] trunc_ln46_195_fu_3520_p1;
wire   [14:0] trunc_ln46_194_fu_3516_p1;
wire   [14:0] trunc_ln46_193_fu_3512_p1;
wire   [14:0] trunc_ln46_192_fu_3508_p1;
wire   [14:0] trunc_ln46_191_fu_3504_p1;
wire   [14:0] trunc_ln46_190_fu_3500_p1;
wire   [14:0] trunc_ln46_189_fu_3496_p1;
wire   [14:0] trunc_ln46_fu_3492_p1;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [14:0] ap_return_4_preg;
reg   [14:0] ap_return_5_preg;
reg   [15:0] ap_return_6_preg;
reg   [14:0] ap_return_7_preg;
reg   [15:0] ap_return_8_preg;
reg   [15:0] ap_return_9_preg;
reg   [15:0] ap_return_10_preg;
reg   [15:0] ap_return_11_preg;
reg   [15:0] ap_return_12_preg;
reg   [15:0] ap_return_13_preg;
reg   [15:0] ap_return_14_preg;
reg   [14:0] ap_return_15_preg;
reg   [15:0] ap_return_16_preg;
reg   [15:0] ap_return_17_preg;
reg   [15:0] ap_return_18_preg;
reg   [15:0] ap_return_19_preg;
reg   [15:0] ap_return_20_preg;
reg   [14:0] ap_return_21_preg;
reg   [15:0] ap_return_22_preg;
reg   [14:0] ap_return_23_preg;
reg   [14:0] ap_return_24_preg;
reg   [15:0] ap_return_25_preg;
reg   [15:0] ap_return_26_preg;
reg   [15:0] ap_return_27_preg;
reg   [14:0] ap_return_28_preg;
reg   [15:0] ap_return_29_preg;
reg   [14:0] ap_return_30_preg;
reg   [15:0] ap_return_31_preg;
reg   [14:0] ap_return_32_preg;
reg   [15:0] ap_return_33_preg;
reg   [14:0] ap_return_34_preg;
reg   [14:0] ap_return_35_preg;
reg   [15:0] ap_return_36_preg;
reg   [15:0] ap_return_37_preg;
reg   [15:0] ap_return_38_preg;
reg   [15:0] ap_return_39_preg;
reg   [15:0] ap_return_40_preg;
reg   [14:0] ap_return_41_preg;
reg   [14:0] ap_return_42_preg;
reg   [15:0] ap_return_43_preg;
reg   [14:0] ap_return_44_preg;
reg   [15:0] ap_return_45_preg;
reg   [15:0] ap_return_46_preg;
reg   [15:0] ap_return_47_preg;
reg   [15:0] ap_return_48_preg;
reg   [14:0] ap_return_49_preg;
reg   [14:0] ap_return_50_preg;
reg   [15:0] ap_return_51_preg;
reg   [14:0] ap_return_52_preg;
reg   [14:0] ap_return_53_preg;
reg   [15:0] ap_return_54_preg;
reg   [15:0] ap_return_55_preg;
reg   [14:0] ap_return_56_preg;
reg   [14:0] ap_return_57_preg;
reg   [15:0] ap_return_58_preg;
reg   [15:0] ap_return_59_preg;
reg   [15:0] ap_return_60_preg;
reg   [15:0] ap_return_61_preg;
reg   [15:0] ap_return_62_preg;
reg   [15:0] ap_return_63_preg;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [3:0] frp_pipeline_valid_U_valid_out;
wire   [2:0] frp_pipeline_valid_U_num_valid_datasets;
wire    pf_data_in_last;
wire   [15:0] pf_ap_return_0_U_data_out;
wire    pf_ap_return_0_U_data_out_vld;
wire    pf_ap_return_0_U_pf_ready;
wire    pf_ap_return_0_U_pf_done;
wire   [15:0] pf_ap_return_1_U_data_out;
wire    pf_ap_return_1_U_data_out_vld;
wire    pf_ap_return_1_U_pf_ready;
wire    pf_ap_return_1_U_pf_done;
wire   [15:0] pf_ap_return_2_U_data_out;
wire    pf_ap_return_2_U_data_out_vld;
wire    pf_ap_return_2_U_pf_ready;
wire    pf_ap_return_2_U_pf_done;
wire   [15:0] pf_ap_return_3_U_data_out;
wire    pf_ap_return_3_U_data_out_vld;
wire    pf_ap_return_3_U_pf_ready;
wire    pf_ap_return_3_U_pf_done;
wire   [14:0] pf_ap_return_4_U_data_out;
wire    pf_ap_return_4_U_data_out_vld;
wire    pf_ap_return_4_U_pf_ready;
wire    pf_ap_return_4_U_pf_done;
wire   [14:0] pf_ap_return_5_U_data_out;
wire    pf_ap_return_5_U_data_out_vld;
wire    pf_ap_return_5_U_pf_ready;
wire    pf_ap_return_5_U_pf_done;
wire   [15:0] pf_ap_return_6_U_data_out;
wire    pf_ap_return_6_U_data_out_vld;
wire    pf_ap_return_6_U_pf_ready;
wire    pf_ap_return_6_U_pf_done;
wire   [14:0] pf_ap_return_7_U_data_out;
wire    pf_ap_return_7_U_data_out_vld;
wire    pf_ap_return_7_U_pf_ready;
wire    pf_ap_return_7_U_pf_done;
wire   [15:0] pf_ap_return_8_U_data_out;
wire    pf_ap_return_8_U_data_out_vld;
wire    pf_ap_return_8_U_pf_ready;
wire    pf_ap_return_8_U_pf_done;
wire   [15:0] pf_ap_return_9_U_data_out;
wire    pf_ap_return_9_U_data_out_vld;
wire    pf_ap_return_9_U_pf_ready;
wire    pf_ap_return_9_U_pf_done;
wire   [15:0] pf_ap_return_10_U_data_out;
wire    pf_ap_return_10_U_data_out_vld;
wire    pf_ap_return_10_U_pf_ready;
wire    pf_ap_return_10_U_pf_done;
wire   [15:0] pf_ap_return_11_U_data_out;
wire    pf_ap_return_11_U_data_out_vld;
wire    pf_ap_return_11_U_pf_ready;
wire    pf_ap_return_11_U_pf_done;
wire   [15:0] pf_ap_return_12_U_data_out;
wire    pf_ap_return_12_U_data_out_vld;
wire    pf_ap_return_12_U_pf_ready;
wire    pf_ap_return_12_U_pf_done;
wire   [15:0] pf_ap_return_13_U_data_out;
wire    pf_ap_return_13_U_data_out_vld;
wire    pf_ap_return_13_U_pf_ready;
wire    pf_ap_return_13_U_pf_done;
wire   [15:0] pf_ap_return_14_U_data_out;
wire    pf_ap_return_14_U_data_out_vld;
wire    pf_ap_return_14_U_pf_ready;
wire    pf_ap_return_14_U_pf_done;
wire   [14:0] pf_ap_return_15_U_data_out;
wire    pf_ap_return_15_U_data_out_vld;
wire    pf_ap_return_15_U_pf_ready;
wire    pf_ap_return_15_U_pf_done;
wire   [15:0] pf_ap_return_16_U_data_out;
wire    pf_ap_return_16_U_data_out_vld;
wire    pf_ap_return_16_U_pf_ready;
wire    pf_ap_return_16_U_pf_done;
wire   [15:0] pf_ap_return_17_U_data_out;
wire    pf_ap_return_17_U_data_out_vld;
wire    pf_ap_return_17_U_pf_ready;
wire    pf_ap_return_17_U_pf_done;
wire   [15:0] pf_ap_return_18_U_data_out;
wire    pf_ap_return_18_U_data_out_vld;
wire    pf_ap_return_18_U_pf_ready;
wire    pf_ap_return_18_U_pf_done;
wire   [15:0] pf_ap_return_19_U_data_out;
wire    pf_ap_return_19_U_data_out_vld;
wire    pf_ap_return_19_U_pf_ready;
wire    pf_ap_return_19_U_pf_done;
wire   [15:0] pf_ap_return_20_U_data_out;
wire    pf_ap_return_20_U_data_out_vld;
wire    pf_ap_return_20_U_pf_ready;
wire    pf_ap_return_20_U_pf_done;
wire   [14:0] pf_ap_return_21_U_data_out;
wire    pf_ap_return_21_U_data_out_vld;
wire    pf_ap_return_21_U_pf_ready;
wire    pf_ap_return_21_U_pf_done;
wire   [15:0] pf_ap_return_22_U_data_out;
wire    pf_ap_return_22_U_data_out_vld;
wire    pf_ap_return_22_U_pf_ready;
wire    pf_ap_return_22_U_pf_done;
wire   [14:0] pf_ap_return_23_U_data_out;
wire    pf_ap_return_23_U_data_out_vld;
wire    pf_ap_return_23_U_pf_ready;
wire    pf_ap_return_23_U_pf_done;
wire   [14:0] pf_ap_return_24_U_data_out;
wire    pf_ap_return_24_U_data_out_vld;
wire    pf_ap_return_24_U_pf_ready;
wire    pf_ap_return_24_U_pf_done;
wire   [15:0] pf_ap_return_25_U_data_out;
wire    pf_ap_return_25_U_data_out_vld;
wire    pf_ap_return_25_U_pf_ready;
wire    pf_ap_return_25_U_pf_done;
wire   [15:0] pf_ap_return_26_U_data_out;
wire    pf_ap_return_26_U_data_out_vld;
wire    pf_ap_return_26_U_pf_ready;
wire    pf_ap_return_26_U_pf_done;
wire   [15:0] pf_ap_return_27_U_data_out;
wire    pf_ap_return_27_U_data_out_vld;
wire    pf_ap_return_27_U_pf_ready;
wire    pf_ap_return_27_U_pf_done;
wire   [14:0] pf_ap_return_28_U_data_out;
wire    pf_ap_return_28_U_data_out_vld;
wire    pf_ap_return_28_U_pf_ready;
wire    pf_ap_return_28_U_pf_done;
wire   [15:0] pf_ap_return_29_U_data_out;
wire    pf_ap_return_29_U_data_out_vld;
wire    pf_ap_return_29_U_pf_ready;
wire    pf_ap_return_29_U_pf_done;
wire   [14:0] pf_ap_return_30_U_data_out;
wire    pf_ap_return_30_U_data_out_vld;
wire    pf_ap_return_30_U_pf_ready;
wire    pf_ap_return_30_U_pf_done;
wire   [15:0] pf_ap_return_31_U_data_out;
wire    pf_ap_return_31_U_data_out_vld;
wire    pf_ap_return_31_U_pf_ready;
wire    pf_ap_return_31_U_pf_done;
wire   [14:0] pf_ap_return_32_U_data_out;
wire    pf_ap_return_32_U_data_out_vld;
wire    pf_ap_return_32_U_pf_ready;
wire    pf_ap_return_32_U_pf_done;
wire   [15:0] pf_ap_return_33_U_data_out;
wire    pf_ap_return_33_U_data_out_vld;
wire    pf_ap_return_33_U_pf_ready;
wire    pf_ap_return_33_U_pf_done;
wire   [14:0] pf_ap_return_34_U_data_out;
wire    pf_ap_return_34_U_data_out_vld;
wire    pf_ap_return_34_U_pf_ready;
wire    pf_ap_return_34_U_pf_done;
wire   [14:0] pf_ap_return_35_U_data_out;
wire    pf_ap_return_35_U_data_out_vld;
wire    pf_ap_return_35_U_pf_ready;
wire    pf_ap_return_35_U_pf_done;
wire   [15:0] pf_ap_return_36_U_data_out;
wire    pf_ap_return_36_U_data_out_vld;
wire    pf_ap_return_36_U_pf_ready;
wire    pf_ap_return_36_U_pf_done;
wire   [15:0] pf_ap_return_37_U_data_out;
wire    pf_ap_return_37_U_data_out_vld;
wire    pf_ap_return_37_U_pf_ready;
wire    pf_ap_return_37_U_pf_done;
wire   [15:0] pf_ap_return_38_U_data_out;
wire    pf_ap_return_38_U_data_out_vld;
wire    pf_ap_return_38_U_pf_ready;
wire    pf_ap_return_38_U_pf_done;
wire   [15:0] pf_ap_return_39_U_data_out;
wire    pf_ap_return_39_U_data_out_vld;
wire    pf_ap_return_39_U_pf_ready;
wire    pf_ap_return_39_U_pf_done;
wire   [15:0] pf_ap_return_40_U_data_out;
wire    pf_ap_return_40_U_data_out_vld;
wire    pf_ap_return_40_U_pf_ready;
wire    pf_ap_return_40_U_pf_done;
wire   [14:0] pf_ap_return_41_U_data_out;
wire    pf_ap_return_41_U_data_out_vld;
wire    pf_ap_return_41_U_pf_ready;
wire    pf_ap_return_41_U_pf_done;
wire   [14:0] pf_ap_return_42_U_data_out;
wire    pf_ap_return_42_U_data_out_vld;
wire    pf_ap_return_42_U_pf_ready;
wire    pf_ap_return_42_U_pf_done;
wire   [15:0] pf_ap_return_43_U_data_out;
wire    pf_ap_return_43_U_data_out_vld;
wire    pf_ap_return_43_U_pf_ready;
wire    pf_ap_return_43_U_pf_done;
wire   [14:0] pf_ap_return_44_U_data_out;
wire    pf_ap_return_44_U_data_out_vld;
wire    pf_ap_return_44_U_pf_ready;
wire    pf_ap_return_44_U_pf_done;
wire   [15:0] pf_ap_return_45_U_data_out;
wire    pf_ap_return_45_U_data_out_vld;
wire    pf_ap_return_45_U_pf_ready;
wire    pf_ap_return_45_U_pf_done;
wire   [15:0] pf_ap_return_46_U_data_out;
wire    pf_ap_return_46_U_data_out_vld;
wire    pf_ap_return_46_U_pf_ready;
wire    pf_ap_return_46_U_pf_done;
wire   [15:0] pf_ap_return_47_U_data_out;
wire    pf_ap_return_47_U_data_out_vld;
wire    pf_ap_return_47_U_pf_ready;
wire    pf_ap_return_47_U_pf_done;
wire   [15:0] pf_ap_return_48_U_data_out;
wire    pf_ap_return_48_U_data_out_vld;
wire    pf_ap_return_48_U_pf_ready;
wire    pf_ap_return_48_U_pf_done;
wire   [14:0] pf_ap_return_49_U_data_out;
wire    pf_ap_return_49_U_data_out_vld;
wire    pf_ap_return_49_U_pf_ready;
wire    pf_ap_return_49_U_pf_done;
wire   [14:0] pf_ap_return_50_U_data_out;
wire    pf_ap_return_50_U_data_out_vld;
wire    pf_ap_return_50_U_pf_ready;
wire    pf_ap_return_50_U_pf_done;
wire   [15:0] pf_ap_return_51_U_data_out;
wire    pf_ap_return_51_U_data_out_vld;
wire    pf_ap_return_51_U_pf_ready;
wire    pf_ap_return_51_U_pf_done;
wire   [14:0] pf_ap_return_52_U_data_out;
wire    pf_ap_return_52_U_data_out_vld;
wire    pf_ap_return_52_U_pf_ready;
wire    pf_ap_return_52_U_pf_done;
wire   [14:0] pf_ap_return_53_U_data_out;
wire    pf_ap_return_53_U_data_out_vld;
wire    pf_ap_return_53_U_pf_ready;
wire    pf_ap_return_53_U_pf_done;
wire   [15:0] pf_ap_return_54_U_data_out;
wire    pf_ap_return_54_U_data_out_vld;
wire    pf_ap_return_54_U_pf_ready;
wire    pf_ap_return_54_U_pf_done;
wire   [15:0] pf_ap_return_55_U_data_out;
wire    pf_ap_return_55_U_data_out_vld;
wire    pf_ap_return_55_U_pf_ready;
wire    pf_ap_return_55_U_pf_done;
wire   [14:0] pf_ap_return_56_U_data_out;
wire    pf_ap_return_56_U_data_out_vld;
wire    pf_ap_return_56_U_pf_ready;
wire    pf_ap_return_56_U_pf_done;
wire   [14:0] pf_ap_return_57_U_data_out;
wire    pf_ap_return_57_U_data_out_vld;
wire    pf_ap_return_57_U_pf_ready;
wire    pf_ap_return_57_U_pf_done;
wire   [15:0] pf_ap_return_58_U_data_out;
wire    pf_ap_return_58_U_data_out_vld;
wire    pf_ap_return_58_U_pf_ready;
wire    pf_ap_return_58_U_pf_done;
wire   [15:0] pf_ap_return_59_U_data_out;
wire    pf_ap_return_59_U_data_out_vld;
wire    pf_ap_return_59_U_pf_ready;
wire    pf_ap_return_59_U_pf_done;
wire   [15:0] pf_ap_return_60_U_data_out;
wire    pf_ap_return_60_U_data_out_vld;
wire    pf_ap_return_60_U_pf_ready;
wire    pf_ap_return_60_U_pf_done;
wire   [15:0] pf_ap_return_61_U_data_out;
wire    pf_ap_return_61_U_data_out_vld;
wire    pf_ap_return_61_U_pf_ready;
wire    pf_ap_return_61_U_pf_done;
wire   [15:0] pf_ap_return_62_U_data_out;
wire    pf_ap_return_62_U_data_out_vld;
wire    pf_ap_return_62_U_pf_ready;
wire    pf_ap_return_62_U_pf_done;
wire   [15:0] pf_ap_return_63_U_data_out;
wire    pf_ap_return_63_U_data_out_vld;
wire    pf_ap_return_63_U_pf_ready;
wire    pf_ap_return_63_U_pf_done;
reg    ap_condition_frp_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg   [15:0] pf_ap_return_0_U_frpsig_data_in;
wire    pf_sync_continue;
wire    pf_all_done;
reg   [15:0] pf_ap_return_1_U_frpsig_data_in;
reg   [15:0] pf_ap_return_2_U_frpsig_data_in;
reg   [15:0] pf_ap_return_3_U_frpsig_data_in;
reg   [14:0] pf_ap_return_4_U_frpsig_data_in;
reg   [14:0] pf_ap_return_5_U_frpsig_data_in;
reg   [15:0] pf_ap_return_6_U_frpsig_data_in;
reg   [14:0] pf_ap_return_7_U_frpsig_data_in;
reg   [15:0] pf_ap_return_8_U_frpsig_data_in;
reg   [15:0] pf_ap_return_9_U_frpsig_data_in;
reg   [15:0] pf_ap_return_10_U_frpsig_data_in;
reg   [15:0] pf_ap_return_11_U_frpsig_data_in;
reg   [15:0] pf_ap_return_12_U_frpsig_data_in;
reg   [15:0] pf_ap_return_13_U_frpsig_data_in;
reg   [15:0] pf_ap_return_14_U_frpsig_data_in;
reg   [14:0] pf_ap_return_15_U_frpsig_data_in;
reg   [15:0] pf_ap_return_16_U_frpsig_data_in;
reg   [15:0] pf_ap_return_17_U_frpsig_data_in;
reg   [15:0] pf_ap_return_18_U_frpsig_data_in;
reg   [15:0] pf_ap_return_19_U_frpsig_data_in;
reg   [15:0] pf_ap_return_20_U_frpsig_data_in;
reg   [14:0] pf_ap_return_21_U_frpsig_data_in;
reg   [15:0] pf_ap_return_22_U_frpsig_data_in;
reg   [14:0] pf_ap_return_23_U_frpsig_data_in;
reg   [14:0] pf_ap_return_24_U_frpsig_data_in;
reg   [15:0] pf_ap_return_25_U_frpsig_data_in;
reg   [15:0] pf_ap_return_26_U_frpsig_data_in;
reg   [15:0] pf_ap_return_27_U_frpsig_data_in;
reg   [14:0] pf_ap_return_28_U_frpsig_data_in;
reg   [15:0] pf_ap_return_29_U_frpsig_data_in;
reg   [14:0] pf_ap_return_30_U_frpsig_data_in;
reg   [15:0] pf_ap_return_31_U_frpsig_data_in;
reg   [14:0] pf_ap_return_32_U_frpsig_data_in;
reg   [15:0] pf_ap_return_33_U_frpsig_data_in;
reg   [14:0] pf_ap_return_34_U_frpsig_data_in;
reg   [14:0] pf_ap_return_35_U_frpsig_data_in;
reg   [15:0] pf_ap_return_36_U_frpsig_data_in;
reg   [15:0] pf_ap_return_37_U_frpsig_data_in;
reg   [15:0] pf_ap_return_38_U_frpsig_data_in;
reg   [15:0] pf_ap_return_39_U_frpsig_data_in;
reg   [15:0] pf_ap_return_40_U_frpsig_data_in;
reg   [14:0] pf_ap_return_41_U_frpsig_data_in;
reg   [14:0] pf_ap_return_42_U_frpsig_data_in;
reg   [15:0] pf_ap_return_43_U_frpsig_data_in;
reg   [14:0] pf_ap_return_44_U_frpsig_data_in;
reg   [15:0] pf_ap_return_45_U_frpsig_data_in;
reg   [15:0] pf_ap_return_46_U_frpsig_data_in;
reg   [15:0] pf_ap_return_47_U_frpsig_data_in;
reg   [15:0] pf_ap_return_48_U_frpsig_data_in;
reg   [14:0] pf_ap_return_49_U_frpsig_data_in;
reg   [14:0] pf_ap_return_50_U_frpsig_data_in;
reg   [15:0] pf_ap_return_51_U_frpsig_data_in;
reg   [14:0] pf_ap_return_52_U_frpsig_data_in;
reg   [14:0] pf_ap_return_53_U_frpsig_data_in;
reg   [15:0] pf_ap_return_54_U_frpsig_data_in;
reg   [15:0] pf_ap_return_55_U_frpsig_data_in;
reg   [14:0] pf_ap_return_56_U_frpsig_data_in;
reg   [14:0] pf_ap_return_57_U_frpsig_data_in;
reg   [15:0] pf_ap_return_58_U_frpsig_data_in;
reg   [15:0] pf_ap_return_59_U_frpsig_data_in;
reg   [15:0] pf_ap_return_60_U_frpsig_data_in;
reg   [15:0] pf_ap_return_61_U_frpsig_data_in;
reg   [15:0] pf_ap_return_62_U_frpsig_data_in;
reg   [15:0] pf_ap_return_63_U_frpsig_data_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 15'd0;
#0 ap_return_5_preg = 15'd0;
#0 ap_return_6_preg = 16'd0;
#0 ap_return_7_preg = 15'd0;
#0 ap_return_8_preg = 16'd0;
#0 ap_return_9_preg = 16'd0;
#0 ap_return_10_preg = 16'd0;
#0 ap_return_11_preg = 16'd0;
#0 ap_return_12_preg = 16'd0;
#0 ap_return_13_preg = 16'd0;
#0 ap_return_14_preg = 16'd0;
#0 ap_return_15_preg = 15'd0;
#0 ap_return_16_preg = 16'd0;
#0 ap_return_17_preg = 16'd0;
#0 ap_return_18_preg = 16'd0;
#0 ap_return_19_preg = 16'd0;
#0 ap_return_20_preg = 16'd0;
#0 ap_return_21_preg = 15'd0;
#0 ap_return_22_preg = 16'd0;
#0 ap_return_23_preg = 15'd0;
#0 ap_return_24_preg = 15'd0;
#0 ap_return_25_preg = 16'd0;
#0 ap_return_26_preg = 16'd0;
#0 ap_return_27_preg = 16'd0;
#0 ap_return_28_preg = 15'd0;
#0 ap_return_29_preg = 16'd0;
#0 ap_return_30_preg = 15'd0;
#0 ap_return_31_preg = 16'd0;
#0 ap_return_32_preg = 15'd0;
#0 ap_return_33_preg = 16'd0;
#0 ap_return_34_preg = 15'd0;
#0 ap_return_35_preg = 15'd0;
#0 ap_return_36_preg = 16'd0;
#0 ap_return_37_preg = 16'd0;
#0 ap_return_38_preg = 16'd0;
#0 ap_return_39_preg = 16'd0;
#0 ap_return_40_preg = 16'd0;
#0 ap_return_41_preg = 15'd0;
#0 ap_return_42_preg = 15'd0;
#0 ap_return_43_preg = 16'd0;
#0 ap_return_44_preg = 15'd0;
#0 ap_return_45_preg = 16'd0;
#0 ap_return_46_preg = 16'd0;
#0 ap_return_47_preg = 16'd0;
#0 ap_return_48_preg = 16'd0;
#0 ap_return_49_preg = 15'd0;
#0 ap_return_50_preg = 15'd0;
#0 ap_return_51_preg = 16'd0;
#0 ap_return_52_preg = 15'd0;
#0 ap_return_53_preg = 15'd0;
#0 ap_return_54_preg = 16'd0;
#0 ap_return_55_preg = 16'd0;
#0 ap_return_56_preg = 15'd0;
#0 ap_return_57_preg = 15'd0;
#0 ap_return_58_preg = 16'd0;
#0 ap_return_59_preg = 16'd0;
#0 ap_return_60_preg = 16'd0;
#0 ap_return_61_preg = 16'd0;
#0 ap_return_62_preg = 16'd0;
#0 ap_return_63_preg = 16'd0;
end

myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_s_w2_ROM_NP_Bbkb #(
    .DataWidth( 512 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
w2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w2_address0),
    .ce0(w2_ce0),
    .q0(w2_q0)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U1(
    .din0(mul_ln58_fu_1959_p0),
    .din1(w_reg_3993),
    .dout(mul_ln58_fu_1959_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U2(
    .din0(mul_ln58_1_fu_1978_p0),
    .din1(w_64_reg_3998),
    .dout(mul_ln58_1_fu_1978_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U3(
    .din0(mul_ln58_2_fu_1997_p0),
    .din1(w_65_reg_4003),
    .dout(mul_ln58_2_fu_1997_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U4(
    .din0(mul_ln58_3_fu_2016_p0),
    .din1(w_66_reg_4008),
    .dout(mul_ln58_3_fu_2016_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U5(
    .din0(mul_ln58_4_fu_2035_p0),
    .din1(w_67_reg_4013),
    .dout(mul_ln58_4_fu_2035_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U6(
    .din0(mul_ln58_5_fu_2054_p0),
    .din1(w_68_reg_4018),
    .dout(mul_ln58_5_fu_2054_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U7(
    .din0(mul_ln58_6_fu_2073_p0),
    .din1(w_69_reg_4023),
    .dout(mul_ln58_6_fu_2073_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U8(
    .din0(mul_ln58_7_fu_2092_p0),
    .din1(w_70_reg_4028),
    .dout(mul_ln58_7_fu_2092_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U9(
    .din0(mul_ln58_8_fu_2111_p0),
    .din1(w_71_reg_4033),
    .dout(mul_ln58_8_fu_2111_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U10(
    .din0(mul_ln58_9_fu_2130_p0),
    .din1(w_72_reg_4038),
    .dout(mul_ln58_9_fu_2130_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U11(
    .din0(mul_ln58_10_fu_2149_p0),
    .din1(w_73_reg_4043),
    .dout(mul_ln58_10_fu_2149_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U12(
    .din0(mul_ln58_11_fu_2168_p0),
    .din1(w_74_reg_4048),
    .dout(mul_ln58_11_fu_2168_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U13(
    .din0(mul_ln58_12_fu_2187_p0),
    .din1(w_75_reg_4053),
    .dout(mul_ln58_12_fu_2187_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U14(
    .din0(mul_ln58_13_fu_2206_p0),
    .din1(w_76_reg_4058),
    .dout(mul_ln58_13_fu_2206_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U15(
    .din0(mul_ln58_14_fu_2225_p0),
    .din1(w_77_reg_4063),
    .dout(mul_ln58_14_fu_2225_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U16(
    .din0(mul_ln58_15_fu_2244_p0),
    .din1(w_78_reg_4068),
    .dout(mul_ln58_15_fu_2244_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U17(
    .din0(mul_ln58_16_fu_2263_p0),
    .din1(w_79_reg_4073),
    .dout(mul_ln58_16_fu_2263_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U18(
    .din0(mul_ln58_17_fu_2282_p0),
    .din1(w_80_reg_4078),
    .dout(mul_ln58_17_fu_2282_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U19(
    .din0(mul_ln58_18_fu_2301_p0),
    .din1(w_81_reg_4083),
    .dout(mul_ln58_18_fu_2301_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U20(
    .din0(mul_ln58_19_fu_2320_p0),
    .din1(w_82_reg_4088),
    .dout(mul_ln58_19_fu_2320_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U21(
    .din0(mul_ln58_20_fu_2339_p0),
    .din1(w_83_reg_4093),
    .dout(mul_ln58_20_fu_2339_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U22(
    .din0(mul_ln58_21_fu_2358_p0),
    .din1(w_84_reg_4098),
    .dout(mul_ln58_21_fu_2358_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U23(
    .din0(mul_ln58_22_fu_2377_p0),
    .din1(w_85_reg_4103),
    .dout(mul_ln58_22_fu_2377_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U24(
    .din0(mul_ln58_23_fu_2396_p0),
    .din1(w_86_reg_4108),
    .dout(mul_ln58_23_fu_2396_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U25(
    .din0(mul_ln58_24_fu_2415_p0),
    .din1(w_87_reg_4113),
    .dout(mul_ln58_24_fu_2415_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U26(
    .din0(mul_ln58_25_fu_2434_p0),
    .din1(w_88_reg_4118),
    .dout(mul_ln58_25_fu_2434_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U27(
    .din0(mul_ln58_26_fu_2453_p0),
    .din1(w_89_reg_4123),
    .dout(mul_ln58_26_fu_2453_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U28(
    .din0(mul_ln58_27_fu_2472_p0),
    .din1(w_90_reg_4128),
    .dout(mul_ln58_27_fu_2472_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U29(
    .din0(mul_ln58_28_fu_2491_p0),
    .din1(w_91_reg_4133),
    .dout(mul_ln58_28_fu_2491_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U30(
    .din0(mul_ln58_29_fu_2510_p0),
    .din1(w_92_reg_4138),
    .dout(mul_ln58_29_fu_2510_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U31(
    .din0(mul_ln58_30_fu_2529_p0),
    .din1(w_93_reg_4143),
    .dout(mul_ln58_30_fu_2529_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U32(
    .din0(mul_ln58_31_fu_2548_p0),
    .din1(w_94_reg_4148),
    .dout(mul_ln58_31_fu_2548_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U33(
    .din0(mul_ln58_32_fu_2567_p0),
    .din1(w_95_reg_4153),
    .dout(mul_ln58_32_fu_2567_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U34(
    .din0(mul_ln58_33_fu_2586_p0),
    .din1(w_96_reg_4158),
    .dout(mul_ln58_33_fu_2586_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U35(
    .din0(mul_ln58_34_fu_2605_p0),
    .din1(w_97_reg_4163),
    .dout(mul_ln58_34_fu_2605_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U36(
    .din0(mul_ln58_35_fu_2624_p0),
    .din1(w_98_reg_4168),
    .dout(mul_ln58_35_fu_2624_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U37(
    .din0(mul_ln58_36_fu_2643_p0),
    .din1(w_99_reg_4173),
    .dout(mul_ln58_36_fu_2643_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U38(
    .din0(mul_ln58_37_fu_2662_p0),
    .din1(w_100_reg_4178),
    .dout(mul_ln58_37_fu_2662_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U39(
    .din0(mul_ln58_38_fu_2681_p0),
    .din1(w_101_reg_4183),
    .dout(mul_ln58_38_fu_2681_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U40(
    .din0(mul_ln58_39_fu_2700_p0),
    .din1(w_102_reg_4188),
    .dout(mul_ln58_39_fu_2700_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U41(
    .din0(mul_ln58_40_fu_2719_p0),
    .din1(w_103_reg_4193),
    .dout(mul_ln58_40_fu_2719_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U42(
    .din0(mul_ln58_41_fu_2738_p0),
    .din1(w_104_reg_4198),
    .dout(mul_ln58_41_fu_2738_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U43(
    .din0(mul_ln58_42_fu_2757_p0),
    .din1(w_105_reg_4203),
    .dout(mul_ln58_42_fu_2757_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U44(
    .din0(mul_ln58_43_fu_2776_p0),
    .din1(w_106_reg_4208),
    .dout(mul_ln58_43_fu_2776_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U45(
    .din0(mul_ln58_44_fu_2795_p0),
    .din1(w_107_reg_4213),
    .dout(mul_ln58_44_fu_2795_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U46(
    .din0(mul_ln58_45_fu_2814_p0),
    .din1(w_108_reg_4218),
    .dout(mul_ln58_45_fu_2814_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U47(
    .din0(mul_ln58_46_fu_2833_p0),
    .din1(w_109_reg_4223),
    .dout(mul_ln58_46_fu_2833_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U48(
    .din0(mul_ln58_47_fu_2852_p0),
    .din1(w_110_reg_4228),
    .dout(mul_ln58_47_fu_2852_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U49(
    .din0(mul_ln58_48_fu_2871_p0),
    .din1(w_111_reg_4233),
    .dout(mul_ln58_48_fu_2871_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U50(
    .din0(mul_ln58_49_fu_2890_p0),
    .din1(w_112_reg_4238),
    .dout(mul_ln58_49_fu_2890_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U51(
    .din0(mul_ln58_50_fu_2909_p0),
    .din1(w_113_reg_4243),
    .dout(mul_ln58_50_fu_2909_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U52(
    .din0(mul_ln58_51_fu_2928_p0),
    .din1(w_114_reg_4248),
    .dout(mul_ln58_51_fu_2928_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U53(
    .din0(mul_ln58_52_fu_2947_p0),
    .din1(w_115_reg_4253),
    .dout(mul_ln58_52_fu_2947_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U54(
    .din0(mul_ln58_53_fu_2966_p0),
    .din1(w_116_reg_4258),
    .dout(mul_ln58_53_fu_2966_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U55(
    .din0(mul_ln58_54_fu_2985_p0),
    .din1(w_117_reg_4263),
    .dout(mul_ln58_54_fu_2985_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U56(
    .din0(mul_ln58_55_fu_3004_p0),
    .din1(w_118_reg_4268),
    .dout(mul_ln58_55_fu_3004_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U57(
    .din0(mul_ln58_56_fu_3023_p0),
    .din1(w_119_reg_4273),
    .dout(mul_ln58_56_fu_3023_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U58(
    .din0(mul_ln58_57_fu_3042_p0),
    .din1(w_120_reg_4278),
    .dout(mul_ln58_57_fu_3042_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U59(
    .din0(mul_ln58_58_fu_3061_p0),
    .din1(w_121_reg_4283),
    .dout(mul_ln58_58_fu_3061_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U60(
    .din0(mul_ln58_59_fu_3080_p0),
    .din1(w_122_reg_4288),
    .dout(mul_ln58_59_fu_3080_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U61(
    .din0(mul_ln58_60_fu_3099_p0),
    .din1(w_123_reg_4293),
    .dout(mul_ln58_60_fu_3099_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U62(
    .din0(mul_ln58_61_fu_3118_p0),
    .din1(w_124_reg_4298),
    .dout(mul_ln58_61_fu_3118_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U63(
    .din0(mul_ln58_62_fu_3137_p0),
    .din1(w_125_reg_4303),
    .dout(mul_ln58_62_fu_3137_p2)
);

myproject_mul_16s_8s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_16s_8s_18_1_1_U64(
    .din0(mul_ln58_63_fu_3156_p0),
    .din1(w_126_reg_4308),
    .dout(mul_ln58_63_fu_3156_p2)
);

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done),
    .ap_continue(ap_continue)
);

myproject_frp_pipeline_valid #(
    .PipelineLatency( 4 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 2 ),
    .ExitLatency( -1 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(1'b0),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_0_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_0_U_frpsig_data_in),
    .data_out(pf_ap_return_0_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_0_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_0_U_pf_ready),
    .pf_done(pf_ap_return_0_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_1_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_1_U_frpsig_data_in),
    .data_out(pf_ap_return_1_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_1_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_1_U_pf_ready),
    .pf_done(pf_ap_return_1_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_2_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_2_U_frpsig_data_in),
    .data_out(pf_ap_return_2_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_2_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_2_U_pf_ready),
    .pf_done(pf_ap_return_2_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_3_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_3_U_frpsig_data_in),
    .data_out(pf_ap_return_3_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_3_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_3_U_pf_ready),
    .pf_done(pf_ap_return_3_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_4_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_4_U_frpsig_data_in),
    .data_out(pf_ap_return_4_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_4_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_4_U_pf_ready),
    .pf_done(pf_ap_return_4_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_5_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_5_U_frpsig_data_in),
    .data_out(pf_ap_return_5_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_5_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_5_U_pf_ready),
    .pf_done(pf_ap_return_5_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_6_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_6_U_frpsig_data_in),
    .data_out(pf_ap_return_6_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_6_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_6_U_pf_ready),
    .pf_done(pf_ap_return_6_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_7_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_7_U_frpsig_data_in),
    .data_out(pf_ap_return_7_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_7_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_7_U_pf_ready),
    .pf_done(pf_ap_return_7_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_8_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_8_U_frpsig_data_in),
    .data_out(pf_ap_return_8_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_8_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_8_U_pf_ready),
    .pf_done(pf_ap_return_8_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_9_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_9_U_frpsig_data_in),
    .data_out(pf_ap_return_9_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_9_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_9_U_pf_ready),
    .pf_done(pf_ap_return_9_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_10_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_10_U_frpsig_data_in),
    .data_out(pf_ap_return_10_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_10_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_10_U_pf_ready),
    .pf_done(pf_ap_return_10_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_11_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_11_U_frpsig_data_in),
    .data_out(pf_ap_return_11_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_11_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_11_U_pf_ready),
    .pf_done(pf_ap_return_11_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_12_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_12_U_frpsig_data_in),
    .data_out(pf_ap_return_12_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_12_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_12_U_pf_ready),
    .pf_done(pf_ap_return_12_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_13_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_13_U_frpsig_data_in),
    .data_out(pf_ap_return_13_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_13_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_13_U_pf_ready),
    .pf_done(pf_ap_return_13_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_14_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_14_U_frpsig_data_in),
    .data_out(pf_ap_return_14_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_14_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_14_U_pf_ready),
    .pf_done(pf_ap_return_14_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_15_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_15_U_frpsig_data_in),
    .data_out(pf_ap_return_15_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_15_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_15_U_pf_ready),
    .pf_done(pf_ap_return_15_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_16_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_16_U_frpsig_data_in),
    .data_out(pf_ap_return_16_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_16_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_16_U_pf_ready),
    .pf_done(pf_ap_return_16_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_17_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_17_U_frpsig_data_in),
    .data_out(pf_ap_return_17_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_17_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_17_U_pf_ready),
    .pf_done(pf_ap_return_17_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_18_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_18_U_frpsig_data_in),
    .data_out(pf_ap_return_18_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_18_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_18_U_pf_ready),
    .pf_done(pf_ap_return_18_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_19_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_19_U_frpsig_data_in),
    .data_out(pf_ap_return_19_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_19_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_19_U_pf_ready),
    .pf_done(pf_ap_return_19_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_20_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_20_U_frpsig_data_in),
    .data_out(pf_ap_return_20_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_20_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_20_U_pf_ready),
    .pf_done(pf_ap_return_20_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_21_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_21_U_frpsig_data_in),
    .data_out(pf_ap_return_21_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_21_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_21_U_pf_ready),
    .pf_done(pf_ap_return_21_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_22_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_22_U_frpsig_data_in),
    .data_out(pf_ap_return_22_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_22_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_22_U_pf_ready),
    .pf_done(pf_ap_return_22_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_23_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_23_U_frpsig_data_in),
    .data_out(pf_ap_return_23_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_23_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_23_U_pf_ready),
    .pf_done(pf_ap_return_23_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_24_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_24_U_frpsig_data_in),
    .data_out(pf_ap_return_24_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_24_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_24_U_pf_ready),
    .pf_done(pf_ap_return_24_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_25_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_25_U_frpsig_data_in),
    .data_out(pf_ap_return_25_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_25_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_25_U_pf_ready),
    .pf_done(pf_ap_return_25_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_26_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_26_U_frpsig_data_in),
    .data_out(pf_ap_return_26_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_26_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_26_U_pf_ready),
    .pf_done(pf_ap_return_26_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_27_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_27_U_frpsig_data_in),
    .data_out(pf_ap_return_27_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_27_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_27_U_pf_ready),
    .pf_done(pf_ap_return_27_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_28_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_28_U_frpsig_data_in),
    .data_out(pf_ap_return_28_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_28_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_28_U_pf_ready),
    .pf_done(pf_ap_return_28_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_29_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_29_U_frpsig_data_in),
    .data_out(pf_ap_return_29_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_29_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_29_U_pf_ready),
    .pf_done(pf_ap_return_29_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_30_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_30_U_frpsig_data_in),
    .data_out(pf_ap_return_30_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_30_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_30_U_pf_ready),
    .pf_done(pf_ap_return_30_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_31_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_31_U_frpsig_data_in),
    .data_out(pf_ap_return_31_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_31_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_31_U_pf_ready),
    .pf_done(pf_ap_return_31_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_32_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_32_U_frpsig_data_in),
    .data_out(pf_ap_return_32_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_32_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_32_U_pf_ready),
    .pf_done(pf_ap_return_32_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_33_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_33_U_frpsig_data_in),
    .data_out(pf_ap_return_33_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_33_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_33_U_pf_ready),
    .pf_done(pf_ap_return_33_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_34_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_34_U_frpsig_data_in),
    .data_out(pf_ap_return_34_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_34_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_34_U_pf_ready),
    .pf_done(pf_ap_return_34_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_35_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_35_U_frpsig_data_in),
    .data_out(pf_ap_return_35_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_35_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_35_U_pf_ready),
    .pf_done(pf_ap_return_35_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_36_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_36_U_frpsig_data_in),
    .data_out(pf_ap_return_36_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_36_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_36_U_pf_ready),
    .pf_done(pf_ap_return_36_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_37_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_37_U_frpsig_data_in),
    .data_out(pf_ap_return_37_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_37_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_37_U_pf_ready),
    .pf_done(pf_ap_return_37_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_38_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_38_U_frpsig_data_in),
    .data_out(pf_ap_return_38_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_38_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_38_U_pf_ready),
    .pf_done(pf_ap_return_38_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_39_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_39_U_frpsig_data_in),
    .data_out(pf_ap_return_39_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_39_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_39_U_pf_ready),
    .pf_done(pf_ap_return_39_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_40_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_40_U_frpsig_data_in),
    .data_out(pf_ap_return_40_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_40_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_40_U_pf_ready),
    .pf_done(pf_ap_return_40_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_41_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_41_U_frpsig_data_in),
    .data_out(pf_ap_return_41_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_41_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_41_U_pf_ready),
    .pf_done(pf_ap_return_41_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_42_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_42_U_frpsig_data_in),
    .data_out(pf_ap_return_42_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_42_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_42_U_pf_ready),
    .pf_done(pf_ap_return_42_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_43_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_43_U_frpsig_data_in),
    .data_out(pf_ap_return_43_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_43_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_43_U_pf_ready),
    .pf_done(pf_ap_return_43_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_44_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_44_U_frpsig_data_in),
    .data_out(pf_ap_return_44_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_44_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_44_U_pf_ready),
    .pf_done(pf_ap_return_44_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_45_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_45_U_frpsig_data_in),
    .data_out(pf_ap_return_45_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_45_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_45_U_pf_ready),
    .pf_done(pf_ap_return_45_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_46_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_46_U_frpsig_data_in),
    .data_out(pf_ap_return_46_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_46_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_46_U_pf_ready),
    .pf_done(pf_ap_return_46_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_47_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_47_U_frpsig_data_in),
    .data_out(pf_ap_return_47_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_47_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_47_U_pf_ready),
    .pf_done(pf_ap_return_47_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_48_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_48_U_frpsig_data_in),
    .data_out(pf_ap_return_48_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_48_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_48_U_pf_ready),
    .pf_done(pf_ap_return_48_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_49_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_49_U_frpsig_data_in),
    .data_out(pf_ap_return_49_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_49_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_49_U_pf_ready),
    .pf_done(pf_ap_return_49_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_50_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_50_U_frpsig_data_in),
    .data_out(pf_ap_return_50_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_50_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_50_U_pf_ready),
    .pf_done(pf_ap_return_50_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_51_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_51_U_frpsig_data_in),
    .data_out(pf_ap_return_51_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_51_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_51_U_pf_ready),
    .pf_done(pf_ap_return_51_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_52_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_52_U_frpsig_data_in),
    .data_out(pf_ap_return_52_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_52_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_52_U_pf_ready),
    .pf_done(pf_ap_return_52_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_53_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_53_U_frpsig_data_in),
    .data_out(pf_ap_return_53_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_53_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_53_U_pf_ready),
    .pf_done(pf_ap_return_53_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_54_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_54_U_frpsig_data_in),
    .data_out(pf_ap_return_54_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_54_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_54_U_pf_ready),
    .pf_done(pf_ap_return_54_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_55_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_55_U_frpsig_data_in),
    .data_out(pf_ap_return_55_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_55_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_55_U_pf_ready),
    .pf_done(pf_ap_return_55_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_56_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_56_U_frpsig_data_in),
    .data_out(pf_ap_return_56_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_56_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_56_U_pf_ready),
    .pf_done(pf_ap_return_56_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 15 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_57_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_57_U_frpsig_data_in),
    .data_out(pf_ap_return_57_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_57_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_57_U_pf_ready),
    .pf_done(pf_ap_return_57_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_58_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_58_U_frpsig_data_in),
    .data_out(pf_ap_return_58_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_58_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_58_U_pf_ready),
    .pf_done(pf_ap_return_58_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_59_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_59_U_frpsig_data_in),
    .data_out(pf_ap_return_59_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_59_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_59_U_pf_ready),
    .pf_done(pf_ap_return_59_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_60_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_60_U_frpsig_data_in),
    .data_out(pf_ap_return_60_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_60_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_60_U_pf_ready),
    .pf_done(pf_ap_return_60_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_61_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_61_U_frpsig_data_in),
    .data_out(pf_ap_return_61_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_61_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_61_U_pf_ready),
    .pf_done(pf_ap_return_61_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_62_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_62_U_frpsig_data_in),
    .data_out(pf_ap_return_62_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_62_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_62_U_pf_ready),
    .pf_done(pf_ap_return_62_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

myproject_frp_fifoout #(
    .BlockingType( 0 ),
    .PipeLatency( 4 ),
    .PipelineII( 1 ),
    .DataWidth( 16 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 2 ),
    .CeilLog2FDepth( 3 ),
    .PfAllDoneEnable( 0 ))
pf_ap_return_63_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(pf_ap_return_63_U_frpsig_data_in),
    .data_out(pf_ap_return_63_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(ap_done_int_frp),
    .data_out_vld(pf_ap_return_63_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_ap_return_63_U_pf_ready),
    .pf_done(pf_ap_return_63_U_pf_done),
    .data_out_read(1'b1),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_0_preg <= add_ln58_fu_3172_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_10_preg <= add_ln58_73_fu_3222_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_11_preg <= add_ln58_74_fu_3227_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_12_preg <= add_ln58_75_fu_3232_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_13_preg <= add_ln58_76_fu_3237_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_14_preg <= add_ln58_77_fu_3242_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_15_preg <= trunc_ln46_205_fu_3560_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_16_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_16_preg <= add_ln58_79_fu_3252_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_17_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_17_preg <= add_ln58_80_fu_3257_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_18_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_18_preg <= add_ln58_81_fu_3262_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_19_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_19_preg <= add_ln58_82_fu_3267_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_1_preg <= add_ln58_64_fu_3177_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_20_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_20_preg <= add_ln58_83_fu_3272_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_21_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_21_preg <= trunc_ln46_204_fu_3556_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_22_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_22_preg <= add_ln58_85_fu_3282_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_23_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_23_preg <= trunc_ln46_203_fu_3552_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_24_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_24_preg <= trunc_ln46_202_fu_3548_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_25_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_25_preg <= add_ln58_88_fu_3297_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_26_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_26_preg <= add_ln58_89_fu_3302_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_27_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_27_preg <= add_ln58_90_fu_3307_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_28_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_28_preg <= trunc_ln46_201_fu_3544_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_29_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_29_preg <= add_ln58_92_fu_3317_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_2_preg <= add_ln58_65_fu_3182_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_30_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_30_preg <= trunc_ln46_200_fu_3540_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_31_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_31_preg <= add_ln58_94_fu_3327_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_32_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_32_preg <= trunc_ln46_199_fu_3536_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_33_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_33_preg <= add_ln58_96_fu_3337_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_34_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_34_preg <= trunc_ln46_198_fu_3532_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_35_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_35_preg <= trunc_ln46_197_fu_3528_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_36_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_36_preg <= add_ln58_99_fu_3352_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_37_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_37_preg <= add_ln58_100_fu_3357_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_38_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_38_preg <= add_ln58_101_fu_3362_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_39_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_39_preg <= add_ln58_102_fu_3367_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_3_preg <= add_ln58_66_fu_3187_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_40_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_40_preg <= add_ln58_103_fu_3372_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_41_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_41_preg <= trunc_ln46_196_fu_3524_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_42_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_42_preg <= trunc_ln46_195_fu_3520_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_43_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_43_preg <= add_ln58_106_fu_3387_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_44_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_44_preg <= trunc_ln46_194_fu_3516_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_45_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_45_preg <= add_ln58_108_fu_3397_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_46_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_46_preg <= add_ln58_109_fu_3402_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_47_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_47_preg <= add_ln58_110_fu_3407_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_48_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_48_preg <= add_ln58_111_fu_3412_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_49_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_49_preg <= trunc_ln46_193_fu_3512_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_4_preg <= trunc_ln46_208_fu_3572_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_50_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_50_preg <= trunc_ln46_192_fu_3508_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_51_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_51_preg <= add_ln58_114_fu_3427_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_52_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_52_preg <= trunc_ln46_191_fu_3504_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_53_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_53_preg <= trunc_ln46_190_fu_3500_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_54_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_54_preg <= add_ln58_117_fu_3442_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_55_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_55_preg <= add_ln58_118_fu_3447_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_56_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_56_preg <= trunc_ln46_189_fu_3496_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_57_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_57_preg <= trunc_ln46_fu_3492_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_58_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_58_preg <= add_ln58_121_fu_3462_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_59_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_59_preg <= add_ln58_122_fu_3467_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_5_preg <= trunc_ln46_207_fu_3568_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_60_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_60_preg <= add_ln58_123_fu_3472_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_61_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_61_preg <= add_ln58_124_fu_3477_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_62_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_62_preg <= add_ln58_125_fu_3482_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_63_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_63_preg <= add_ln58_126_fu_3487_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_6_preg <= add_ln58_69_fu_3202_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 15'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_7_preg <= trunc_ln46_206_fu_3564_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_8_preg <= add_ln58_71_fu_3212_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
            ap_return_9_preg <= add_ln58_72_fu_3217_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_do_init_phi_fu_334_p6 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_in_x_load_phi_reg_373 <= in_x;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            ap_phi_reg_pp0_iter1_in_x_load_phi_reg_373 <= ap_phi_reg_pp0_iter0_in_x_load_phi_reg_373;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984 == 1'd0)))) begin
        do_init_reg_331 <= 1'd0;
    end else if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984 == 1'd1))))) begin
        do_init_reg_331 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_19_reg_441 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_19_reg_441 <= add_ln58_67_fu_3192_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_20_reg_455 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_20_reg_455 <= add_ln58_68_fu_3197_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_21_reg_483 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_21_reg_483 <= add_ln58_70_fu_3207_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_22_reg_595 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_22_reg_595 <= add_ln58_78_fu_3247_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_23_reg_679 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_23_reg_679 <= add_ln58_84_fu_3277_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_24_reg_707 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_24_reg_707 <= add_ln58_86_fu_3287_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_25_reg_721 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_25_reg_721 <= add_ln58_87_fu_3292_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_26_reg_777 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_26_reg_777 <= add_ln58_91_fu_3312_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_27_reg_805 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_27_reg_805 <= add_ln58_93_fu_3322_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_28_reg_833 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_28_reg_833 <= add_ln58_95_fu_3332_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_29_reg_861 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_29_reg_861 <= add_ln58_97_fu_3342_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_30_reg_875 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_30_reg_875 <= add_ln58_98_fu_3347_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_31_reg_959 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_31_reg_959 <= add_ln58_104_fu_3377_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_32_reg_973 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_32_reg_973 <= add_ln58_105_fu_3382_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_33_reg_1001 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_33_reg_1001 <= add_ln58_107_fu_3392_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_34_reg_1071 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_34_reg_1071 <= add_ln58_112_fu_3417_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_35_reg_1085 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_35_reg_1085 <= add_ln58_113_fu_3422_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_36_reg_1113 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_36_reg_1113 <= add_ln58_115_fu_3432_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_37_reg_1127 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_37_reg_1127 <= add_ln58_116_fu_3437_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_38_reg_1169 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_38_reg_1169 <= add_ln58_119_fu_3452_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            empty_39_reg_1183 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            empty_39_reg_1183 <= add_ln58_120_fu_3457_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (do_init_reg_331 == 1'd0))) begin
            in_x_load_phi_reg_373 <= in_x_load_phi_reg_373;
        end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
            in_x_load_phi_reg_373 <= ap_phi_reg_pp0_iter1_in_x_load_phi_reg_373;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_0_0109_reg_385 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_0_0109_reg_385 <= add_ln58_fu_3172_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_10_095_reg_525 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_10_095_reg_525 <= add_ln58_73_fu_3222_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_11_093_reg_539 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_11_093_reg_539 <= add_ln58_74_fu_3227_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_12_091_reg_553 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_12_091_reg_553 <= add_ln58_75_fu_3232_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_13_089_reg_567 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_13_089_reg_567 <= add_ln58_76_fu_3237_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_1445_087_reg_581 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_1445_087_reg_581 <= add_ln58_77_fu_3242_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_16_085_reg_609 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_16_085_reg_609 <= add_ln58_79_fu_3252_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_17_083_reg_623 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_17_083_reg_623 <= add_ln58_80_fu_3257_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_18_081_reg_637 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_18_081_reg_637 <= add_ln58_81_fu_3262_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_19_079_reg_651 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_19_079_reg_651 <= add_ln58_82_fu_3267_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_1_0107_reg_399 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_1_0107_reg_399 <= add_ln58_64_fu_3177_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_20_077_reg_665 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_20_077_reg_665 <= add_ln58_83_fu_3272_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_22_075_reg_693 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_22_075_reg_693 <= add_ln58_85_fu_3282_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_25_073_reg_735 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_25_073_reg_735 <= add_ln58_88_fu_3297_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_26_071_reg_749 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_26_071_reg_749 <= add_ln58_89_fu_3302_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_2786_069_reg_763 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_2786_069_reg_763 <= add_ln58_90_fu_3307_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_29_067_reg_791 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_29_067_reg_791 <= add_ln58_92_fu_3317_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_2_0105_reg_413 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_2_0105_reg_413 <= add_ln58_65_fu_3182_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_31_065_reg_819 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_31_065_reg_819 <= add_ln58_94_fu_3327_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_33_063_reg_847 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_33_063_reg_847 <= add_ln58_96_fu_3337_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_36_061_reg_889 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_36_061_reg_889 <= add_ln58_99_fu_3352_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_37_059_reg_903 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_37_059_reg_903 <= add_ln58_100_fu_3357_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_38_057_reg_917 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_38_057_reg_917 <= add_ln58_101_fu_3362_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_39_055_reg_931 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_39_055_reg_931 <= add_ln58_102_fu_3367_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_3_0103_reg_427 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_3_0103_reg_427 <= add_ln58_66_fu_3187_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_40_053_reg_945 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_40_053_reg_945 <= add_ln58_103_fu_3372_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_43_051_reg_987 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_43_051_reg_987 <= add_ln58_106_fu_3387_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_45_049_reg_1015 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_45_049_reg_1015 <= add_ln58_108_fu_3397_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_46_047_reg_1029 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_46_047_reg_1029 <= add_ln58_109_fu_3402_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_47_045_reg_1043 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_47_045_reg_1043 <= add_ln58_110_fu_3407_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_48_043_reg_1057 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_48_043_reg_1057 <= add_ln58_111_fu_3412_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_51_041_reg_1099 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_51_041_reg_1099 <= add_ln58_114_fu_3427_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_54_039_reg_1141 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_54_039_reg_1141 <= add_ln58_117_fu_3442_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_55_037_reg_1155 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_55_037_reg_1155 <= add_ln58_118_fu_3447_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_58_035_reg_1197 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_58_035_reg_1197 <= add_ln58_121_fu_3462_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_59_033_reg_1211 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_59_033_reg_1211 <= add_ln58_122_fu_3467_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_60_031_reg_1225 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_60_031_reg_1225 <= add_ln58_123_fu_3472_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_61_029_reg_1239 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_61_029_reg_1239 <= add_ln58_124_fu_3477_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_62_027_reg_1253 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_62_027_reg_1253 <= add_ln58_125_fu_3482_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_63_025_reg_1267 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_63_025_reg_1267 <= add_ln58_126_fu_3487_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_6_0101_reg_469 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_6_0101_reg_469 <= add_ln58_69_fu_3202_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_8_099_reg_497 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_8_099_reg_497 <= add_ln58_71_fu_3212_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1)) begin
            res_9_097_reg_511 <= 16'd0;
        end else if ((icmp_ln46_reg_3984_pp0_iter2_reg == 1'd0)) begin
            res_9_097_reg_511 <= add_ln58_72_fu_3217_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984 == 1'd0)))) begin
        w_index24_reg_346 <= w_index_reg_3979;
    end else if ((((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984 == 1'd1))))) begin
        w_index24_reg_346 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_reg_3988 <= a_fu_1315_p1;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln46_reg_3984 <= icmp_ln46_fu_1300_p2;
        icmp_ln46_reg_3984_pp0_iter1_reg <= icmp_ln46_reg_3984;
        shl_ln_reg_3969[8 : 4] <= shl_ln_fu_1286_p3[8 : 4];
        w_100_reg_4178 <= {{w2_q0[303:296]}};
        w_101_reg_4183 <= {{w2_q0[311:304]}};
        w_102_reg_4188 <= {{w2_q0[319:312]}};
        w_103_reg_4193 <= {{w2_q0[327:320]}};
        w_104_reg_4198 <= {{w2_q0[335:328]}};
        w_105_reg_4203 <= {{w2_q0[343:336]}};
        w_106_reg_4208 <= {{w2_q0[351:344]}};
        w_107_reg_4213 <= {{w2_q0[359:352]}};
        w_108_reg_4218 <= {{w2_q0[367:360]}};
        w_109_reg_4223 <= {{w2_q0[375:368]}};
        w_110_reg_4228 <= {{w2_q0[383:376]}};
        w_111_reg_4233 <= {{w2_q0[391:384]}};
        w_112_reg_4238 <= {{w2_q0[399:392]}};
        w_113_reg_4243 <= {{w2_q0[407:400]}};
        w_114_reg_4248 <= {{w2_q0[415:408]}};
        w_115_reg_4253 <= {{w2_q0[423:416]}};
        w_116_reg_4258 <= {{w2_q0[431:424]}};
        w_117_reg_4263 <= {{w2_q0[439:432]}};
        w_118_reg_4268 <= {{w2_q0[447:440]}};
        w_119_reg_4273 <= {{w2_q0[455:448]}};
        w_120_reg_4278 <= {{w2_q0[463:456]}};
        w_121_reg_4283 <= {{w2_q0[471:464]}};
        w_122_reg_4288 <= {{w2_q0[479:472]}};
        w_123_reg_4293 <= {{w2_q0[487:480]}};
        w_124_reg_4298 <= {{w2_q0[495:488]}};
        w_125_reg_4303 <= {{w2_q0[503:496]}};
        w_126_reg_4308 <= {{w2_q0[511:504]}};
        w_64_reg_3998 <= {{w2_q0[15:8]}};
        w_65_reg_4003 <= {{w2_q0[23:16]}};
        w_66_reg_4008 <= {{w2_q0[31:24]}};
        w_67_reg_4013 <= {{w2_q0[39:32]}};
        w_68_reg_4018 <= {{w2_q0[47:40]}};
        w_69_reg_4023 <= {{w2_q0[55:48]}};
        w_70_reg_4028 <= {{w2_q0[63:56]}};
        w_71_reg_4033 <= {{w2_q0[71:64]}};
        w_72_reg_4038 <= {{w2_q0[79:72]}};
        w_73_reg_4043 <= {{w2_q0[87:80]}};
        w_74_reg_4048 <= {{w2_q0[95:88]}};
        w_75_reg_4053 <= {{w2_q0[103:96]}};
        w_76_reg_4058 <= {{w2_q0[111:104]}};
        w_77_reg_4063 <= {{w2_q0[119:112]}};
        w_78_reg_4068 <= {{w2_q0[127:120]}};
        w_79_reg_4073 <= {{w2_q0[135:128]}};
        w_80_reg_4078 <= {{w2_q0[143:136]}};
        w_81_reg_4083 <= {{w2_q0[151:144]}};
        w_82_reg_4088 <= {{w2_q0[159:152]}};
        w_83_reg_4093 <= {{w2_q0[167:160]}};
        w_84_reg_4098 <= {{w2_q0[175:168]}};
        w_85_reg_4103 <= {{w2_q0[183:176]}};
        w_86_reg_4108 <= {{w2_q0[191:184]}};
        w_87_reg_4113 <= {{w2_q0[199:192]}};
        w_88_reg_4118 <= {{w2_q0[207:200]}};
        w_89_reg_4123 <= {{w2_q0[215:208]}};
        w_90_reg_4128 <= {{w2_q0[223:216]}};
        w_91_reg_4133 <= {{w2_q0[231:224]}};
        w_92_reg_4138 <= {{w2_q0[239:232]}};
        w_93_reg_4143 <= {{w2_q0[247:240]}};
        w_94_reg_4148 <= {{w2_q0[255:248]}};
        w_95_reg_4153 <= {{w2_q0[263:256]}};
        w_96_reg_4158 <= {{w2_q0[271:264]}};
        w_97_reg_4163 <= {{w2_q0[279:272]}};
        w_98_reg_4168 <= {{w2_q0[287:280]}};
        w_99_reg_4173 <= {{w2_q0[295:288]}};
        w_reg_3993 <= w_fu_1319_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_init_pp0_iter3_reg <= ap_loop_init_pp0_iter2_reg;
        icmp_ln46_reg_3984_pp0_iter2_reg <= icmp_ln46_reg_3984_pp0_iter1_reg;
        trunc_ln58_10_reg_4363 <= {{mul_ln58_10_fu_2149_p2[17:2]}};
        trunc_ln58_11_reg_4368 <= {{mul_ln58_11_fu_2168_p2[17:2]}};
        trunc_ln58_12_reg_4373 <= {{mul_ln58_12_fu_2187_p2[17:2]}};
        trunc_ln58_13_reg_4378 <= {{mul_ln58_13_fu_2206_p2[17:2]}};
        trunc_ln58_14_reg_4383 <= {{mul_ln58_14_fu_2225_p2[17:2]}};
        trunc_ln58_15_reg_4388 <= {{mul_ln58_15_fu_2244_p2[17:2]}};
        trunc_ln58_16_reg_4393 <= {{mul_ln58_16_fu_2263_p2[17:2]}};
        trunc_ln58_17_reg_4398 <= {{mul_ln58_17_fu_2282_p2[17:2]}};
        trunc_ln58_18_reg_4403 <= {{mul_ln58_18_fu_2301_p2[17:2]}};
        trunc_ln58_19_reg_4408 <= {{mul_ln58_19_fu_2320_p2[17:2]}};
        trunc_ln58_1_reg_4318 <= {{mul_ln58_1_fu_1978_p2[17:2]}};
        trunc_ln58_20_reg_4413 <= {{mul_ln58_20_fu_2339_p2[17:2]}};
        trunc_ln58_21_reg_4418 <= {{mul_ln58_21_fu_2358_p2[17:2]}};
        trunc_ln58_22_reg_4423 <= {{mul_ln58_22_fu_2377_p2[17:2]}};
        trunc_ln58_23_reg_4428 <= {{mul_ln58_23_fu_2396_p2[17:2]}};
        trunc_ln58_24_reg_4433 <= {{mul_ln58_24_fu_2415_p2[17:2]}};
        trunc_ln58_25_reg_4438 <= {{mul_ln58_25_fu_2434_p2[17:2]}};
        trunc_ln58_26_reg_4443 <= {{mul_ln58_26_fu_2453_p2[17:2]}};
        trunc_ln58_27_reg_4448 <= {{mul_ln58_27_fu_2472_p2[17:2]}};
        trunc_ln58_28_reg_4453 <= {{mul_ln58_28_fu_2491_p2[17:2]}};
        trunc_ln58_29_reg_4458 <= {{mul_ln58_29_fu_2510_p2[17:2]}};
        trunc_ln58_2_reg_4323 <= {{mul_ln58_2_fu_1997_p2[17:2]}};
        trunc_ln58_30_reg_4463 <= {{mul_ln58_30_fu_2529_p2[17:2]}};
        trunc_ln58_31_reg_4468 <= {{mul_ln58_31_fu_2548_p2[17:2]}};
        trunc_ln58_32_reg_4473 <= {{mul_ln58_32_fu_2567_p2[17:2]}};
        trunc_ln58_33_reg_4478 <= {{mul_ln58_33_fu_2586_p2[17:2]}};
        trunc_ln58_34_reg_4483 <= {{mul_ln58_34_fu_2605_p2[17:2]}};
        trunc_ln58_35_reg_4488 <= {{mul_ln58_35_fu_2624_p2[17:2]}};
        trunc_ln58_36_reg_4493 <= {{mul_ln58_36_fu_2643_p2[17:2]}};
        trunc_ln58_37_reg_4498 <= {{mul_ln58_37_fu_2662_p2[17:2]}};
        trunc_ln58_38_reg_4503 <= {{mul_ln58_38_fu_2681_p2[17:2]}};
        trunc_ln58_39_reg_4508 <= {{mul_ln58_39_fu_2700_p2[17:2]}};
        trunc_ln58_3_reg_4328 <= {{mul_ln58_3_fu_2016_p2[17:2]}};
        trunc_ln58_40_reg_4513 <= {{mul_ln58_40_fu_2719_p2[17:2]}};
        trunc_ln58_41_reg_4518 <= {{mul_ln58_41_fu_2738_p2[17:2]}};
        trunc_ln58_42_reg_4523 <= {{mul_ln58_42_fu_2757_p2[17:2]}};
        trunc_ln58_43_reg_4528 <= {{mul_ln58_43_fu_2776_p2[17:2]}};
        trunc_ln58_44_reg_4533 <= {{mul_ln58_44_fu_2795_p2[17:2]}};
        trunc_ln58_45_reg_4538 <= {{mul_ln58_45_fu_2814_p2[17:2]}};
        trunc_ln58_46_reg_4543 <= {{mul_ln58_46_fu_2833_p2[17:2]}};
        trunc_ln58_47_reg_4548 <= {{mul_ln58_47_fu_2852_p2[17:2]}};
        trunc_ln58_48_reg_4553 <= {{mul_ln58_48_fu_2871_p2[17:2]}};
        trunc_ln58_49_reg_4558 <= {{mul_ln58_49_fu_2890_p2[17:2]}};
        trunc_ln58_4_reg_4333 <= {{mul_ln58_4_fu_2035_p2[17:2]}};
        trunc_ln58_50_reg_4563 <= {{mul_ln58_50_fu_2909_p2[17:2]}};
        trunc_ln58_51_reg_4568 <= {{mul_ln58_51_fu_2928_p2[17:2]}};
        trunc_ln58_52_reg_4573 <= {{mul_ln58_52_fu_2947_p2[17:2]}};
        trunc_ln58_53_reg_4578 <= {{mul_ln58_53_fu_2966_p2[17:2]}};
        trunc_ln58_54_reg_4583 <= {{mul_ln58_54_fu_2985_p2[17:2]}};
        trunc_ln58_55_reg_4588 <= {{mul_ln58_55_fu_3004_p2[17:2]}};
        trunc_ln58_56_reg_4593 <= {{mul_ln58_56_fu_3023_p2[17:2]}};
        trunc_ln58_57_reg_4598 <= {{mul_ln58_57_fu_3042_p2[17:2]}};
        trunc_ln58_58_reg_4603 <= {{mul_ln58_58_fu_3061_p2[17:2]}};
        trunc_ln58_59_reg_4608 <= {{mul_ln58_59_fu_3080_p2[17:2]}};
        trunc_ln58_5_reg_4338 <= {{mul_ln58_5_fu_2054_p2[17:2]}};
        trunc_ln58_60_reg_4613 <= {{mul_ln58_60_fu_3099_p2[17:2]}};
        trunc_ln58_61_reg_4618 <= {{mul_ln58_61_fu_3118_p2[17:2]}};
        trunc_ln58_62_reg_4623 <= {{mul_ln58_62_fu_3137_p2[17:2]}};
        trunc_ln58_6_reg_4343 <= {{mul_ln58_6_fu_2073_p2[17:2]}};
        trunc_ln58_7_reg_4348 <= {{mul_ln58_7_fu_2092_p2[17:2]}};
        trunc_ln58_8_reg_4353 <= {{mul_ln58_8_fu_2111_p2[17:2]}};
        trunc_ln58_9_reg_4358 <= {{mul_ln58_9_fu_2130_p2[17:2]}};
        trunc_ln58_s_reg_4628 <= {{mul_ln58_63_fu_3156_p2[17:2]}};
        trunc_ln7_reg_4313 <= {{mul_ln58_fu_1959_p2[17:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[2'd0] == 1'b1))) begin
        w_index_reg_3979 <= w_index_fu_1294_p2;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[2'd0] == 1'b1) & ((icmp_ln46_fu_1300_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[2'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[2'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0) & (icmp_ln46_reg_3984 == 1'd0)))) begin
        ap_phi_mux_do_init_phi_fu_334_p6 = 1'd0;
    end else if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0) & (icmp_ln46_reg_3984 == 1'd1))))) begin
        ap_phi_mux_do_init_phi_fu_334_p6 = 1'd1;
    end else begin
        ap_phi_mux_do_init_phi_fu_334_p6 = do_init_reg_331;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_19_phi_fu_445_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_19_phi_fu_445_p6 = empty_19_reg_441;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_20_phi_fu_459_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_20_phi_fu_459_p6 = empty_20_reg_455;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_21_phi_fu_487_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_21_phi_fu_487_p6 = empty_21_reg_483;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_22_phi_fu_599_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_22_phi_fu_599_p6 = empty_22_reg_595;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_23_phi_fu_683_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_23_phi_fu_683_p6 = empty_23_reg_679;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_24_phi_fu_711_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_24_phi_fu_711_p6 = empty_24_reg_707;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_25_phi_fu_725_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_25_phi_fu_725_p6 = empty_25_reg_721;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_26_phi_fu_781_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_26_phi_fu_781_p6 = empty_26_reg_777;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_27_phi_fu_809_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_27_phi_fu_809_p6 = empty_27_reg_805;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_28_phi_fu_837_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_28_phi_fu_837_p6 = empty_28_reg_833;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_29_phi_fu_865_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_29_phi_fu_865_p6 = empty_29_reg_861;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_30_phi_fu_879_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_30_phi_fu_879_p6 = empty_30_reg_875;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_31_phi_fu_963_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_31_phi_fu_963_p6 = empty_31_reg_959;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_32_phi_fu_977_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_32_phi_fu_977_p6 = empty_32_reg_973;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_33_phi_fu_1005_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_33_phi_fu_1005_p6 = empty_33_reg_1001;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_34_phi_fu_1075_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_34_phi_fu_1075_p6 = empty_34_reg_1071;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_35_phi_fu_1089_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_35_phi_fu_1089_p6 = empty_35_reg_1085;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_36_phi_fu_1117_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_36_phi_fu_1117_p6 = empty_36_reg_1113;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_37_phi_fu_1131_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_37_phi_fu_1131_p6 = empty_37_reg_1127;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_38_phi_fu_1173_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_38_phi_fu_1173_p6 = empty_38_reg_1169;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_empty_39_phi_fu_1187_p6 = 16'd0;
    end else begin
        ap_phi_mux_empty_39_phi_fu_1187_p6 = empty_39_reg_1183;
    end
end

always @ (*) begin
    if ((do_init_reg_331 == 1'd0)) begin
        ap_phi_mux_in_x_load_phi_phi_fu_377_p4 = in_x_load_phi_reg_373;
    end else begin
        ap_phi_mux_in_x_load_phi_phi_fu_377_p4 = ap_phi_reg_pp0_iter1_in_x_load_phi_reg_373;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_0_0109_phi_fu_389_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_0_0109_phi_fu_389_p6 = res_0_0109_reg_385;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_10_095_phi_fu_529_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_10_095_phi_fu_529_p6 = res_10_095_reg_525;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_11_093_phi_fu_543_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_11_093_phi_fu_543_p6 = res_11_093_reg_539;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_12_091_phi_fu_557_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_12_091_phi_fu_557_p6 = res_12_091_reg_553;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_13_089_phi_fu_571_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_13_089_phi_fu_571_p6 = res_13_089_reg_567;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_1445_087_phi_fu_585_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_1445_087_phi_fu_585_p6 = res_1445_087_reg_581;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_16_085_phi_fu_613_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_16_085_phi_fu_613_p6 = res_16_085_reg_609;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_17_083_phi_fu_627_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_17_083_phi_fu_627_p6 = res_17_083_reg_623;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_18_081_phi_fu_641_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_18_081_phi_fu_641_p6 = res_18_081_reg_637;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_19_079_phi_fu_655_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_19_079_phi_fu_655_p6 = res_19_079_reg_651;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_1_0107_phi_fu_403_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_1_0107_phi_fu_403_p6 = res_1_0107_reg_399;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_20_077_phi_fu_669_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_20_077_phi_fu_669_p6 = res_20_077_reg_665;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_22_075_phi_fu_697_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_22_075_phi_fu_697_p6 = res_22_075_reg_693;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_25_073_phi_fu_739_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_25_073_phi_fu_739_p6 = res_25_073_reg_735;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_26_071_phi_fu_753_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_26_071_phi_fu_753_p6 = res_26_071_reg_749;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_2786_069_phi_fu_767_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_2786_069_phi_fu_767_p6 = res_2786_069_reg_763;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_29_067_phi_fu_795_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_29_067_phi_fu_795_p6 = res_29_067_reg_791;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_2_0105_phi_fu_417_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_2_0105_phi_fu_417_p6 = res_2_0105_reg_413;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_31_065_phi_fu_823_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_31_065_phi_fu_823_p6 = res_31_065_reg_819;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_33_063_phi_fu_851_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_33_063_phi_fu_851_p6 = res_33_063_reg_847;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_36_061_phi_fu_893_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_36_061_phi_fu_893_p6 = res_36_061_reg_889;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_37_059_phi_fu_907_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_37_059_phi_fu_907_p6 = res_37_059_reg_903;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_38_057_phi_fu_921_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_38_057_phi_fu_921_p6 = res_38_057_reg_917;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_39_055_phi_fu_935_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_39_055_phi_fu_935_p6 = res_39_055_reg_931;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_3_0103_phi_fu_431_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_3_0103_phi_fu_431_p6 = res_3_0103_reg_427;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_40_053_phi_fu_949_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_40_053_phi_fu_949_p6 = res_40_053_reg_945;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_43_051_phi_fu_991_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_43_051_phi_fu_991_p6 = res_43_051_reg_987;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_45_049_phi_fu_1019_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_45_049_phi_fu_1019_p6 = res_45_049_reg_1015;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_46_047_phi_fu_1033_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_46_047_phi_fu_1033_p6 = res_46_047_reg_1029;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_47_045_phi_fu_1047_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_47_045_phi_fu_1047_p6 = res_47_045_reg_1043;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_48_043_phi_fu_1061_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_48_043_phi_fu_1061_p6 = res_48_043_reg_1057;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_51_041_phi_fu_1103_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_51_041_phi_fu_1103_p6 = res_51_041_reg_1099;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_54_039_phi_fu_1145_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_54_039_phi_fu_1145_p6 = res_54_039_reg_1141;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_55_037_phi_fu_1159_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_55_037_phi_fu_1159_p6 = res_55_037_reg_1155;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_58_035_phi_fu_1201_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_58_035_phi_fu_1201_p6 = res_58_035_reg_1197;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_59_033_phi_fu_1215_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_59_033_phi_fu_1215_p6 = res_59_033_reg_1211;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_60_031_phi_fu_1229_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_60_031_phi_fu_1229_p6 = res_60_031_reg_1225;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_61_029_phi_fu_1243_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_61_029_phi_fu_1243_p6 = res_61_029_reg_1239;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_62_027_phi_fu_1257_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_62_027_phi_fu_1257_p6 = res_62_027_reg_1253;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_63_025_phi_fu_1271_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_63_025_phi_fu_1271_p6 = res_63_025_reg_1267;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_6_0101_phi_fu_473_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_6_0101_phi_fu_473_p6 = res_6_0101_reg_469;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_8_099_phi_fu_501_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_8_099_phi_fu_501_p6 = res_8_099_reg_497;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter3_reg == 1'b1)) begin
        ap_phi_mux_res_9_097_phi_fu_515_p6 = 16'd0;
    end else begin
        ap_phi_mux_res_9_097_phi_fu_515_p6 = res_9_097_reg_511;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0) & (icmp_ln46_reg_3984 == 1'd0)))) begin
        ap_phi_mux_w_index24_phi_fu_349_p6 = w_index_reg_3979;
    end else if ((((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((frp_pipeline_valid_U_valid_out[2'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0) & (icmp_ln46_reg_3984 == 1'd1))))) begin
        ap_phi_mux_w_index24_phi_fu_349_p6 = 5'd0;
    end else begin
        ap_phi_mux_w_index24_phi_fu_349_p6 = w_index24_reg_346;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (frp_pipeline_valid_U_valid_out[2'd0] == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_0_U_frpsig_data_in = add_ln58_fu_3172_p2;
    end else begin
        pf_ap_return_0_U_frpsig_data_in = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_10_U_frpsig_data_in = add_ln58_73_fu_3222_p2;
    end else begin
        pf_ap_return_10_U_frpsig_data_in = ap_return_10_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_11_U_frpsig_data_in = add_ln58_74_fu_3227_p2;
    end else begin
        pf_ap_return_11_U_frpsig_data_in = ap_return_11_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_12_U_frpsig_data_in = add_ln58_75_fu_3232_p2;
    end else begin
        pf_ap_return_12_U_frpsig_data_in = ap_return_12_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_13_U_frpsig_data_in = add_ln58_76_fu_3237_p2;
    end else begin
        pf_ap_return_13_U_frpsig_data_in = ap_return_13_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_14_U_frpsig_data_in = add_ln58_77_fu_3242_p2;
    end else begin
        pf_ap_return_14_U_frpsig_data_in = ap_return_14_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_15_U_frpsig_data_in = trunc_ln46_205_fu_3560_p1;
    end else begin
        pf_ap_return_15_U_frpsig_data_in = ap_return_15_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_16_U_frpsig_data_in = add_ln58_79_fu_3252_p2;
    end else begin
        pf_ap_return_16_U_frpsig_data_in = ap_return_16_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_17_U_frpsig_data_in = add_ln58_80_fu_3257_p2;
    end else begin
        pf_ap_return_17_U_frpsig_data_in = ap_return_17_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_18_U_frpsig_data_in = add_ln58_81_fu_3262_p2;
    end else begin
        pf_ap_return_18_U_frpsig_data_in = ap_return_18_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_19_U_frpsig_data_in = add_ln58_82_fu_3267_p2;
    end else begin
        pf_ap_return_19_U_frpsig_data_in = ap_return_19_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_1_U_frpsig_data_in = add_ln58_64_fu_3177_p2;
    end else begin
        pf_ap_return_1_U_frpsig_data_in = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_20_U_frpsig_data_in = add_ln58_83_fu_3272_p2;
    end else begin
        pf_ap_return_20_U_frpsig_data_in = ap_return_20_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_21_U_frpsig_data_in = trunc_ln46_204_fu_3556_p1;
    end else begin
        pf_ap_return_21_U_frpsig_data_in = ap_return_21_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_22_U_frpsig_data_in = add_ln58_85_fu_3282_p2;
    end else begin
        pf_ap_return_22_U_frpsig_data_in = ap_return_22_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_23_U_frpsig_data_in = trunc_ln46_203_fu_3552_p1;
    end else begin
        pf_ap_return_23_U_frpsig_data_in = ap_return_23_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_24_U_frpsig_data_in = trunc_ln46_202_fu_3548_p1;
    end else begin
        pf_ap_return_24_U_frpsig_data_in = ap_return_24_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_25_U_frpsig_data_in = add_ln58_88_fu_3297_p2;
    end else begin
        pf_ap_return_25_U_frpsig_data_in = ap_return_25_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_26_U_frpsig_data_in = add_ln58_89_fu_3302_p2;
    end else begin
        pf_ap_return_26_U_frpsig_data_in = ap_return_26_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_27_U_frpsig_data_in = add_ln58_90_fu_3307_p2;
    end else begin
        pf_ap_return_27_U_frpsig_data_in = ap_return_27_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_28_U_frpsig_data_in = trunc_ln46_201_fu_3544_p1;
    end else begin
        pf_ap_return_28_U_frpsig_data_in = ap_return_28_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_29_U_frpsig_data_in = add_ln58_92_fu_3317_p2;
    end else begin
        pf_ap_return_29_U_frpsig_data_in = ap_return_29_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_2_U_frpsig_data_in = add_ln58_65_fu_3182_p2;
    end else begin
        pf_ap_return_2_U_frpsig_data_in = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_30_U_frpsig_data_in = trunc_ln46_200_fu_3540_p1;
    end else begin
        pf_ap_return_30_U_frpsig_data_in = ap_return_30_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_31_U_frpsig_data_in = add_ln58_94_fu_3327_p2;
    end else begin
        pf_ap_return_31_U_frpsig_data_in = ap_return_31_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_32_U_frpsig_data_in = trunc_ln46_199_fu_3536_p1;
    end else begin
        pf_ap_return_32_U_frpsig_data_in = ap_return_32_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_33_U_frpsig_data_in = add_ln58_96_fu_3337_p2;
    end else begin
        pf_ap_return_33_U_frpsig_data_in = ap_return_33_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_34_U_frpsig_data_in = trunc_ln46_198_fu_3532_p1;
    end else begin
        pf_ap_return_34_U_frpsig_data_in = ap_return_34_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_35_U_frpsig_data_in = trunc_ln46_197_fu_3528_p1;
    end else begin
        pf_ap_return_35_U_frpsig_data_in = ap_return_35_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_36_U_frpsig_data_in = add_ln58_99_fu_3352_p2;
    end else begin
        pf_ap_return_36_U_frpsig_data_in = ap_return_36_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_37_U_frpsig_data_in = add_ln58_100_fu_3357_p2;
    end else begin
        pf_ap_return_37_U_frpsig_data_in = ap_return_37_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_38_U_frpsig_data_in = add_ln58_101_fu_3362_p2;
    end else begin
        pf_ap_return_38_U_frpsig_data_in = ap_return_38_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_39_U_frpsig_data_in = add_ln58_102_fu_3367_p2;
    end else begin
        pf_ap_return_39_U_frpsig_data_in = ap_return_39_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_3_U_frpsig_data_in = add_ln58_66_fu_3187_p2;
    end else begin
        pf_ap_return_3_U_frpsig_data_in = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_40_U_frpsig_data_in = add_ln58_103_fu_3372_p2;
    end else begin
        pf_ap_return_40_U_frpsig_data_in = ap_return_40_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_41_U_frpsig_data_in = trunc_ln46_196_fu_3524_p1;
    end else begin
        pf_ap_return_41_U_frpsig_data_in = ap_return_41_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_42_U_frpsig_data_in = trunc_ln46_195_fu_3520_p1;
    end else begin
        pf_ap_return_42_U_frpsig_data_in = ap_return_42_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_43_U_frpsig_data_in = add_ln58_106_fu_3387_p2;
    end else begin
        pf_ap_return_43_U_frpsig_data_in = ap_return_43_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_44_U_frpsig_data_in = trunc_ln46_194_fu_3516_p1;
    end else begin
        pf_ap_return_44_U_frpsig_data_in = ap_return_44_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_45_U_frpsig_data_in = add_ln58_108_fu_3397_p2;
    end else begin
        pf_ap_return_45_U_frpsig_data_in = ap_return_45_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_46_U_frpsig_data_in = add_ln58_109_fu_3402_p2;
    end else begin
        pf_ap_return_46_U_frpsig_data_in = ap_return_46_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_47_U_frpsig_data_in = add_ln58_110_fu_3407_p2;
    end else begin
        pf_ap_return_47_U_frpsig_data_in = ap_return_47_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_48_U_frpsig_data_in = add_ln58_111_fu_3412_p2;
    end else begin
        pf_ap_return_48_U_frpsig_data_in = ap_return_48_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_49_U_frpsig_data_in = trunc_ln46_193_fu_3512_p1;
    end else begin
        pf_ap_return_49_U_frpsig_data_in = ap_return_49_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_4_U_frpsig_data_in = trunc_ln46_208_fu_3572_p1;
    end else begin
        pf_ap_return_4_U_frpsig_data_in = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_50_U_frpsig_data_in = trunc_ln46_192_fu_3508_p1;
    end else begin
        pf_ap_return_50_U_frpsig_data_in = ap_return_50_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_51_U_frpsig_data_in = add_ln58_114_fu_3427_p2;
    end else begin
        pf_ap_return_51_U_frpsig_data_in = ap_return_51_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_52_U_frpsig_data_in = trunc_ln46_191_fu_3504_p1;
    end else begin
        pf_ap_return_52_U_frpsig_data_in = ap_return_52_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_53_U_frpsig_data_in = trunc_ln46_190_fu_3500_p1;
    end else begin
        pf_ap_return_53_U_frpsig_data_in = ap_return_53_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_54_U_frpsig_data_in = add_ln58_117_fu_3442_p2;
    end else begin
        pf_ap_return_54_U_frpsig_data_in = ap_return_54_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_55_U_frpsig_data_in = add_ln58_118_fu_3447_p2;
    end else begin
        pf_ap_return_55_U_frpsig_data_in = ap_return_55_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_56_U_frpsig_data_in = trunc_ln46_189_fu_3496_p1;
    end else begin
        pf_ap_return_56_U_frpsig_data_in = ap_return_56_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_57_U_frpsig_data_in = trunc_ln46_fu_3492_p1;
    end else begin
        pf_ap_return_57_U_frpsig_data_in = ap_return_57_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_58_U_frpsig_data_in = add_ln58_121_fu_3462_p2;
    end else begin
        pf_ap_return_58_U_frpsig_data_in = ap_return_58_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_59_U_frpsig_data_in = add_ln58_122_fu_3467_p2;
    end else begin
        pf_ap_return_59_U_frpsig_data_in = ap_return_59_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_5_U_frpsig_data_in = trunc_ln46_207_fu_3568_p1;
    end else begin
        pf_ap_return_5_U_frpsig_data_in = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_60_U_frpsig_data_in = add_ln58_123_fu_3472_p2;
    end else begin
        pf_ap_return_60_U_frpsig_data_in = ap_return_60_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_61_U_frpsig_data_in = add_ln58_124_fu_3477_p2;
    end else begin
        pf_ap_return_61_U_frpsig_data_in = ap_return_61_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_62_U_frpsig_data_in = add_ln58_125_fu_3482_p2;
    end else begin
        pf_ap_return_62_U_frpsig_data_in = ap_return_62_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_63_U_frpsig_data_in = add_ln58_126_fu_3487_p2;
    end else begin
        pf_ap_return_63_U_frpsig_data_in = ap_return_63_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_6_U_frpsig_data_in = add_ln58_69_fu_3202_p2;
    end else begin
        pf_ap_return_6_U_frpsig_data_in = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_7_U_frpsig_data_in = trunc_ln46_206_fu_3564_p1;
    end else begin
        pf_ap_return_7_U_frpsig_data_in = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_8_U_frpsig_data_in = add_ln58_71_fu_3212_p2;
    end else begin
        pf_ap_return_8_U_frpsig_data_in = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_3984_pp0_iter2_reg == 1'd1))) begin
        pf_ap_return_9_U_frpsig_data_in = add_ln58_72_fu_3217_p2;
    end else begin
        pf_ap_return_9_U_frpsig_data_in = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[2'd0] == 1'b1))) begin
        w2_ce0 = 1'b1;
    end else begin
        w2_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_1315_p1 = empty_18_fu_1309_p2[15:0];

assign add_ln58_100_fu_3357_p2 = (trunc_ln58_37_reg_4498 + ap_phi_mux_res_37_059_phi_fu_907_p6);

assign add_ln58_101_fu_3362_p2 = (trunc_ln58_38_reg_4503 + ap_phi_mux_res_38_057_phi_fu_921_p6);

assign add_ln58_102_fu_3367_p2 = (trunc_ln58_39_reg_4508 + ap_phi_mux_res_39_055_phi_fu_935_p6);

assign add_ln58_103_fu_3372_p2 = (trunc_ln58_40_reg_4513 + ap_phi_mux_res_40_053_phi_fu_949_p6);

assign add_ln58_104_fu_3377_p2 = (trunc_ln58_41_reg_4518 + ap_phi_mux_empty_31_phi_fu_963_p6);

assign add_ln58_105_fu_3382_p2 = (trunc_ln58_42_reg_4523 + ap_phi_mux_empty_32_phi_fu_977_p6);

assign add_ln58_106_fu_3387_p2 = (trunc_ln58_43_reg_4528 + ap_phi_mux_res_43_051_phi_fu_991_p6);

assign add_ln58_107_fu_3392_p2 = (trunc_ln58_44_reg_4533 + ap_phi_mux_empty_33_phi_fu_1005_p6);

assign add_ln58_108_fu_3397_p2 = (trunc_ln58_45_reg_4538 + ap_phi_mux_res_45_049_phi_fu_1019_p6);

assign add_ln58_109_fu_3402_p2 = (trunc_ln58_46_reg_4543 + ap_phi_mux_res_46_047_phi_fu_1033_p6);

assign add_ln58_110_fu_3407_p2 = (trunc_ln58_47_reg_4548 + ap_phi_mux_res_47_045_phi_fu_1047_p6);

assign add_ln58_111_fu_3412_p2 = (trunc_ln58_48_reg_4553 + ap_phi_mux_res_48_043_phi_fu_1061_p6);

assign add_ln58_112_fu_3417_p2 = (trunc_ln58_49_reg_4558 + ap_phi_mux_empty_34_phi_fu_1075_p6);

assign add_ln58_113_fu_3422_p2 = (trunc_ln58_50_reg_4563 + ap_phi_mux_empty_35_phi_fu_1089_p6);

assign add_ln58_114_fu_3427_p2 = (trunc_ln58_51_reg_4568 + ap_phi_mux_res_51_041_phi_fu_1103_p6);

assign add_ln58_115_fu_3432_p2 = (trunc_ln58_52_reg_4573 + ap_phi_mux_empty_36_phi_fu_1117_p6);

assign add_ln58_116_fu_3437_p2 = (trunc_ln58_53_reg_4578 + ap_phi_mux_empty_37_phi_fu_1131_p6);

assign add_ln58_117_fu_3442_p2 = (trunc_ln58_54_reg_4583 + ap_phi_mux_res_54_039_phi_fu_1145_p6);

assign add_ln58_118_fu_3447_p2 = (trunc_ln58_55_reg_4588 + ap_phi_mux_res_55_037_phi_fu_1159_p6);

assign add_ln58_119_fu_3452_p2 = (trunc_ln58_56_reg_4593 + ap_phi_mux_empty_38_phi_fu_1173_p6);

assign add_ln58_120_fu_3457_p2 = (trunc_ln58_57_reg_4598 + ap_phi_mux_empty_39_phi_fu_1187_p6);

assign add_ln58_121_fu_3462_p2 = (trunc_ln58_58_reg_4603 + ap_phi_mux_res_58_035_phi_fu_1201_p6);

assign add_ln58_122_fu_3467_p2 = (trunc_ln58_59_reg_4608 + ap_phi_mux_res_59_033_phi_fu_1215_p6);

assign add_ln58_123_fu_3472_p2 = (trunc_ln58_60_reg_4613 + ap_phi_mux_res_60_031_phi_fu_1229_p6);

assign add_ln58_124_fu_3477_p2 = (trunc_ln58_61_reg_4618 + ap_phi_mux_res_61_029_phi_fu_1243_p6);

assign add_ln58_125_fu_3482_p2 = (trunc_ln58_62_reg_4623 + ap_phi_mux_res_62_027_phi_fu_1257_p6);

assign add_ln58_126_fu_3487_p2 = (trunc_ln58_s_reg_4628 + ap_phi_mux_res_63_025_phi_fu_1271_p6);

assign add_ln58_64_fu_3177_p2 = (trunc_ln58_1_reg_4318 + ap_phi_mux_res_1_0107_phi_fu_403_p6);

assign add_ln58_65_fu_3182_p2 = (trunc_ln58_2_reg_4323 + ap_phi_mux_res_2_0105_phi_fu_417_p6);

assign add_ln58_66_fu_3187_p2 = (trunc_ln58_3_reg_4328 + ap_phi_mux_res_3_0103_phi_fu_431_p6);

assign add_ln58_67_fu_3192_p2 = (trunc_ln58_4_reg_4333 + ap_phi_mux_empty_19_phi_fu_445_p6);

assign add_ln58_68_fu_3197_p2 = (trunc_ln58_5_reg_4338 + ap_phi_mux_empty_20_phi_fu_459_p6);

assign add_ln58_69_fu_3202_p2 = (trunc_ln58_6_reg_4343 + ap_phi_mux_res_6_0101_phi_fu_473_p6);

assign add_ln58_70_fu_3207_p2 = (trunc_ln58_7_reg_4348 + ap_phi_mux_empty_21_phi_fu_487_p6);

assign add_ln58_71_fu_3212_p2 = (trunc_ln58_8_reg_4353 + ap_phi_mux_res_8_099_phi_fu_501_p6);

assign add_ln58_72_fu_3217_p2 = (trunc_ln58_9_reg_4358 + ap_phi_mux_res_9_097_phi_fu_515_p6);

assign add_ln58_73_fu_3222_p2 = (trunc_ln58_10_reg_4363 + ap_phi_mux_res_10_095_phi_fu_529_p6);

assign add_ln58_74_fu_3227_p2 = (trunc_ln58_11_reg_4368 + ap_phi_mux_res_11_093_phi_fu_543_p6);

assign add_ln58_75_fu_3232_p2 = (trunc_ln58_12_reg_4373 + ap_phi_mux_res_12_091_phi_fu_557_p6);

assign add_ln58_76_fu_3237_p2 = (trunc_ln58_13_reg_4378 + ap_phi_mux_res_13_089_phi_fu_571_p6);

assign add_ln58_77_fu_3242_p2 = (trunc_ln58_14_reg_4383 + ap_phi_mux_res_1445_087_phi_fu_585_p6);

assign add_ln58_78_fu_3247_p2 = (trunc_ln58_15_reg_4388 + ap_phi_mux_empty_22_phi_fu_599_p6);

assign add_ln58_79_fu_3252_p2 = (trunc_ln58_16_reg_4393 + ap_phi_mux_res_16_085_phi_fu_613_p6);

assign add_ln58_80_fu_3257_p2 = (trunc_ln58_17_reg_4398 + ap_phi_mux_res_17_083_phi_fu_627_p6);

assign add_ln58_81_fu_3262_p2 = (trunc_ln58_18_reg_4403 + ap_phi_mux_res_18_081_phi_fu_641_p6);

assign add_ln58_82_fu_3267_p2 = (trunc_ln58_19_reg_4408 + ap_phi_mux_res_19_079_phi_fu_655_p6);

assign add_ln58_83_fu_3272_p2 = (trunc_ln58_20_reg_4413 + ap_phi_mux_res_20_077_phi_fu_669_p6);

assign add_ln58_84_fu_3277_p2 = (trunc_ln58_21_reg_4418 + ap_phi_mux_empty_23_phi_fu_683_p6);

assign add_ln58_85_fu_3282_p2 = (trunc_ln58_22_reg_4423 + ap_phi_mux_res_22_075_phi_fu_697_p6);

assign add_ln58_86_fu_3287_p2 = (trunc_ln58_23_reg_4428 + ap_phi_mux_empty_24_phi_fu_711_p6);

assign add_ln58_87_fu_3292_p2 = (trunc_ln58_24_reg_4433 + ap_phi_mux_empty_25_phi_fu_725_p6);

assign add_ln58_88_fu_3297_p2 = (trunc_ln58_25_reg_4438 + ap_phi_mux_res_25_073_phi_fu_739_p6);

assign add_ln58_89_fu_3302_p2 = (trunc_ln58_26_reg_4443 + ap_phi_mux_res_26_071_phi_fu_753_p6);

assign add_ln58_90_fu_3307_p2 = (trunc_ln58_27_reg_4448 + ap_phi_mux_res_2786_069_phi_fu_767_p6);

assign add_ln58_91_fu_3312_p2 = (trunc_ln58_28_reg_4453 + ap_phi_mux_empty_26_phi_fu_781_p6);

assign add_ln58_92_fu_3317_p2 = (trunc_ln58_29_reg_4458 + ap_phi_mux_res_29_067_phi_fu_795_p6);

assign add_ln58_93_fu_3322_p2 = (trunc_ln58_30_reg_4463 + ap_phi_mux_empty_27_phi_fu_809_p6);

assign add_ln58_94_fu_3327_p2 = (trunc_ln58_31_reg_4468 + ap_phi_mux_res_31_065_phi_fu_823_p6);

assign add_ln58_95_fu_3332_p2 = (trunc_ln58_32_reg_4473 + ap_phi_mux_empty_28_phi_fu_837_p6);

assign add_ln58_96_fu_3337_p2 = (trunc_ln58_33_reg_4478 + ap_phi_mux_res_33_063_phi_fu_851_p6);

assign add_ln58_97_fu_3342_p2 = (trunc_ln58_34_reg_4483 + ap_phi_mux_empty_29_phi_fu_865_p6);

assign add_ln58_98_fu_3347_p2 = (trunc_ln58_35_reg_4488 + ap_phi_mux_empty_30_phi_fu_879_p6);

assign add_ln58_99_fu_3352_p2 = (trunc_ln58_36_reg_4493 + ap_phi_mux_res_36_061_phi_fu_893_p6);

assign add_ln58_fu_3172_p2 = (trunc_ln7_reg_4313 + ap_phi_mux_res_0_0109_phi_fu_389_p6);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_phi_mux_do_init_phi_fu_334_p6 == 1'd1) & (1'b1 == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = ((pf_ap_return_63_U_pf_ready == 1'b1) & (pf_ap_return_62_U_pf_ready == 1'b1) & (pf_ap_return_61_U_pf_ready == 1'b1) & (pf_ap_return_60_U_pf_ready == 1'b1) & (pf_ap_return_59_U_pf_ready == 1'b1) & (pf_ap_return_58_U_pf_ready == 1'b1) & (pf_ap_return_57_U_pf_ready == 1'b1) & (pf_ap_return_56_U_pf_ready == 1'b1) & (pf_ap_return_55_U_pf_ready == 1'b1) & (pf_ap_return_54_U_pf_ready == 1'b1) & (pf_ap_return_53_U_pf_ready == 1'b1) & (pf_ap_return_52_U_pf_ready == 1'b1) & (pf_ap_return_51_U_pf_ready == 1'b1) & (pf_ap_return_50_U_pf_ready == 1'b1) & (pf_ap_return_49_U_pf_ready == 1'b1) & (pf_ap_return_48_U_pf_ready == 1'b1) & (pf_ap_return_47_U_pf_ready == 1'b1) & (pf_ap_return_46_U_pf_ready == 1'b1) & (pf_ap_return_45_U_pf_ready == 1'b1) & (pf_ap_return_44_U_pf_ready == 1'b1) & (pf_ap_return_43_U_pf_ready == 1'b1) & (pf_ap_return_42_U_pf_ready == 1'b1) & (pf_ap_return_41_U_pf_ready == 1'b1) & (pf_ap_return_40_U_pf_ready == 1'b1) & (pf_ap_return_39_U_pf_ready == 1'b1) & (pf_ap_return_38_U_pf_ready == 1'b1) & (pf_ap_return_37_U_pf_ready 
    == 1'b1) & (pf_ap_return_36_U_pf_ready == 1'b1) & (pf_ap_return_35_U_pf_ready == 1'b1) & (pf_ap_return_34_U_pf_ready == 1'b1) & (pf_ap_return_33_U_pf_ready == 1'b1) & (pf_ap_return_32_U_pf_ready == 1'b1) & (pf_ap_return_31_U_pf_ready == 1'b1) & (pf_ap_return_30_U_pf_ready == 1'b1) & (pf_ap_return_29_U_pf_ready == 1'b1) & (pf_ap_return_28_U_pf_ready == 1'b1) & (pf_ap_return_27_U_pf_ready == 1'b1) & (pf_ap_return_26_U_pf_ready == 1'b1) & (pf_ap_return_25_U_pf_ready == 1'b1) & (pf_ap_return_24_U_pf_ready == 1'b1) & (pf_ap_return_23_U_pf_ready == 1'b1) & (pf_ap_return_22_U_pf_ready == 1'b1) & (pf_ap_return_21_U_pf_ready == 1'b1) & (pf_ap_return_20_U_pf_ready == 1'b1) & (pf_ap_return_19_U_pf_ready == 1'b1) & (pf_ap_return_18_U_pf_ready == 1'b1) & (pf_ap_return_17_U_pf_ready == 1'b1) & (pf_ap_return_16_U_pf_ready == 1'b1) & (pf_ap_return_15_U_pf_ready == 1'b1) & (pf_ap_return_14_U_pf_ready == 1'b1) & (pf_ap_return_13_U_pf_ready == 1'b1) & (pf_ap_return_12_U_pf_ready == 1'b1) & (pf_ap_return_11_U_pf_ready == 1'b1) & 
    (pf_ap_return_10_U_pf_ready == 1'b1) & (pf_ap_return_9_U_pf_ready == 1'b1) & (pf_ap_return_8_U_pf_ready == 1'b1) & (pf_ap_return_7_U_pf_ready == 1'b1) & (pf_ap_return_6_U_pf_ready == 1'b1) & (pf_ap_return_5_U_pf_ready == 1'b1) & (pf_ap_return_4_U_pf_ready == 1'b1) & (pf_ap_return_3_U_pf_ready == 1'b1) & (pf_ap_return_2_U_pf_ready == 1'b1) & (pf_ap_return_1_U_pf_ready == 1'b1) & (pf_ap_return_0_U_pf_ready == 1'b1));
end

always @ (*) begin
    ap_condition_frp_pvb_no_fwd_prs = ~((ap_phi_mux_do_init_phi_fu_334_p6 == 1'd1) & (in_x_ap_vld == 1'b0));
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_in_x_load_phi_reg_373 = 'bx;

assign ap_return_0 = pf_ap_return_0_U_data_out;

assign ap_return_1 = pf_ap_return_1_U_data_out;

assign ap_return_10 = pf_ap_return_10_U_data_out;

assign ap_return_11 = pf_ap_return_11_U_data_out;

assign ap_return_12 = pf_ap_return_12_U_data_out;

assign ap_return_13 = pf_ap_return_13_U_data_out;

assign ap_return_14 = pf_ap_return_14_U_data_out;

assign ap_return_15 = pf_ap_return_15_U_data_out;

assign ap_return_16 = pf_ap_return_16_U_data_out;

assign ap_return_17 = pf_ap_return_17_U_data_out;

assign ap_return_18 = pf_ap_return_18_U_data_out;

assign ap_return_19 = pf_ap_return_19_U_data_out;

assign ap_return_2 = pf_ap_return_2_U_data_out;

assign ap_return_20 = pf_ap_return_20_U_data_out;

assign ap_return_21 = pf_ap_return_21_U_data_out;

assign ap_return_22 = pf_ap_return_22_U_data_out;

assign ap_return_23 = pf_ap_return_23_U_data_out;

assign ap_return_24 = pf_ap_return_24_U_data_out;

assign ap_return_25 = pf_ap_return_25_U_data_out;

assign ap_return_26 = pf_ap_return_26_U_data_out;

assign ap_return_27 = pf_ap_return_27_U_data_out;

assign ap_return_28 = pf_ap_return_28_U_data_out;

assign ap_return_29 = pf_ap_return_29_U_data_out;

assign ap_return_3 = pf_ap_return_3_U_data_out;

assign ap_return_30 = pf_ap_return_30_U_data_out;

assign ap_return_31 = pf_ap_return_31_U_data_out;

assign ap_return_32 = pf_ap_return_32_U_data_out;

assign ap_return_33 = pf_ap_return_33_U_data_out;

assign ap_return_34 = pf_ap_return_34_U_data_out;

assign ap_return_35 = pf_ap_return_35_U_data_out;

assign ap_return_36 = pf_ap_return_36_U_data_out;

assign ap_return_37 = pf_ap_return_37_U_data_out;

assign ap_return_38 = pf_ap_return_38_U_data_out;

assign ap_return_39 = pf_ap_return_39_U_data_out;

assign ap_return_4 = pf_ap_return_4_U_data_out;

assign ap_return_40 = pf_ap_return_40_U_data_out;

assign ap_return_41 = pf_ap_return_41_U_data_out;

assign ap_return_42 = pf_ap_return_42_U_data_out;

assign ap_return_43 = pf_ap_return_43_U_data_out;

assign ap_return_44 = pf_ap_return_44_U_data_out;

assign ap_return_45 = pf_ap_return_45_U_data_out;

assign ap_return_46 = pf_ap_return_46_U_data_out;

assign ap_return_47 = pf_ap_return_47_U_data_out;

assign ap_return_48 = pf_ap_return_48_U_data_out;

assign ap_return_49 = pf_ap_return_49_U_data_out;

assign ap_return_5 = pf_ap_return_5_U_data_out;

assign ap_return_50 = pf_ap_return_50_U_data_out;

assign ap_return_51 = pf_ap_return_51_U_data_out;

assign ap_return_52 = pf_ap_return_52_U_data_out;

assign ap_return_53 = pf_ap_return_53_U_data_out;

assign ap_return_54 = pf_ap_return_54_U_data_out;

assign ap_return_55 = pf_ap_return_55_U_data_out;

assign ap_return_56 = pf_ap_return_56_U_data_out;

assign ap_return_57 = pf_ap_return_57_U_data_out;

assign ap_return_58 = pf_ap_return_58_U_data_out;

assign ap_return_59 = pf_ap_return_59_U_data_out;

assign ap_return_6 = pf_ap_return_6_U_data_out;

assign ap_return_60 = pf_ap_return_60_U_data_out;

assign ap_return_61 = pf_ap_return_61_U_data_out;

assign ap_return_62 = pf_ap_return_62_U_data_out;

assign ap_return_63 = pf_ap_return_63_U_data_out;

assign ap_return_7 = pf_ap_return_7_U_data_out;

assign ap_return_8 = pf_ap_return_8_U_data_out;

assign ap_return_9 = pf_ap_return_9_U_data_out;

assign empty_18_fu_1309_p2 = ap_phi_mux_in_x_load_phi_phi_fu_377_p4 >> empty_fu_1306_p1;

assign empty_fu_1306_p1 = shl_ln_reg_3969;

assign icmp_ln46_fu_1300_p2 = ((ap_phi_mux_w_index24_phi_fu_349_p6 == 5'd23) ? 1'b1 : 1'b0);

assign in_x_blk_n = 1'b1;

assign mul_ln58_10_fu_2149_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_11_fu_2168_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_12_fu_2187_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_13_fu_2206_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_14_fu_2225_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_15_fu_2244_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_16_fu_2263_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_17_fu_2282_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_18_fu_2301_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_19_fu_2320_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_1_fu_1978_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_20_fu_2339_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_21_fu_2358_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_22_fu_2377_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_23_fu_2396_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_24_fu_2415_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_25_fu_2434_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_26_fu_2453_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_27_fu_2472_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_28_fu_2491_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_29_fu_2510_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_2_fu_1997_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_30_fu_2529_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_31_fu_2548_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_32_fu_2567_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_33_fu_2586_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_34_fu_2605_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_35_fu_2624_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_36_fu_2643_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_37_fu_2662_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_38_fu_2681_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_39_fu_2700_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_3_fu_2016_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_40_fu_2719_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_41_fu_2738_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_42_fu_2757_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_43_fu_2776_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_44_fu_2795_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_45_fu_2814_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_46_fu_2833_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_47_fu_2852_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_48_fu_2871_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_49_fu_2890_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_4_fu_2035_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_50_fu_2909_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_51_fu_2928_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_52_fu_2947_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_53_fu_2966_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_54_fu_2985_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_55_fu_3004_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_56_fu_3023_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_57_fu_3042_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_58_fu_3061_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_59_fu_3080_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_5_fu_2054_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_60_fu_3099_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_61_fu_3118_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_62_fu_3137_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_63_fu_3156_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_6_fu_2073_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_7_fu_2092_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_8_fu_2111_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_9_fu_2130_p0 = sext_ln73_64_fu_1956_p1;

assign mul_ln58_fu_1959_p0 = sext_ln73_64_fu_1956_p1;

assign pf_all_done = (pf_ap_return_9_U_pf_done & pf_ap_return_8_U_pf_done & pf_ap_return_7_U_pf_done & pf_ap_return_6_U_pf_done & pf_ap_return_63_U_pf_done & pf_ap_return_62_U_pf_done & pf_ap_return_61_U_pf_done & pf_ap_return_60_U_pf_done & pf_ap_return_5_U_pf_done & pf_ap_return_59_U_pf_done & pf_ap_return_58_U_pf_done & pf_ap_return_57_U_pf_done & pf_ap_return_56_U_pf_done & pf_ap_return_55_U_pf_done & pf_ap_return_54_U_pf_done & pf_ap_return_53_U_pf_done & pf_ap_return_52_U_pf_done & pf_ap_return_51_U_pf_done & pf_ap_return_50_U_pf_done & pf_ap_return_4_U_pf_done & pf_ap_return_49_U_pf_done & pf_ap_return_48_U_pf_done & pf_ap_return_47_U_pf_done & pf_ap_return_46_U_pf_done & pf_ap_return_45_U_pf_done & pf_ap_return_44_U_pf_done & pf_ap_return_43_U_pf_done & pf_ap_return_42_U_pf_done & pf_ap_return_41_U_pf_done & pf_ap_return_40_U_pf_done & pf_ap_return_3_U_pf_done & pf_ap_return_39_U_pf_done & pf_ap_return_38_U_pf_done & pf_ap_return_37_U_pf_done & pf_ap_return_36_U_pf_done & pf_ap_return_35_U_pf_done & pf_ap_return_34_U_pf_done 
    & pf_ap_return_33_U_pf_done & pf_ap_return_32_U_pf_done & pf_ap_return_31_U_pf_done & pf_ap_return_30_U_pf_done & pf_ap_return_2_U_pf_done & pf_ap_return_29_U_pf_done & pf_ap_return_28_U_pf_done & pf_ap_return_27_U_pf_done & pf_ap_return_26_U_pf_done & pf_ap_return_25_U_pf_done & pf_ap_return_24_U_pf_done & pf_ap_return_23_U_pf_done & pf_ap_return_22_U_pf_done & pf_ap_return_21_U_pf_done & pf_ap_return_20_U_pf_done & pf_ap_return_1_U_pf_done & pf_ap_return_19_U_pf_done & pf_ap_return_18_U_pf_done & pf_ap_return_17_U_pf_done & pf_ap_return_16_U_pf_done & pf_ap_return_15_U_pf_done & pf_ap_return_14_U_pf_done & pf_ap_return_13_U_pf_done & pf_ap_return_12_U_pf_done & pf_ap_return_11_U_pf_done & pf_ap_return_10_U_pf_done & pf_ap_return_0_U_pf_done);

assign pf_data_in_last = ap_done_int_frp;

assign pf_sync_continue = (pf_all_done & ap_continue_int);

assign sext_ln73_64_fu_1956_p1 = $signed(a_reg_3988);

assign shl_ln_fu_1286_p3 = {{ap_phi_mux_w_index24_phi_fu_349_p6}, {4'd0}};

assign trunc_ln46_189_fu_3496_p1 = add_ln58_119_fu_3452_p2[14:0];

assign trunc_ln46_190_fu_3500_p1 = add_ln58_116_fu_3437_p2[14:0];

assign trunc_ln46_191_fu_3504_p1 = add_ln58_115_fu_3432_p2[14:0];

assign trunc_ln46_192_fu_3508_p1 = add_ln58_113_fu_3422_p2[14:0];

assign trunc_ln46_193_fu_3512_p1 = add_ln58_112_fu_3417_p2[14:0];

assign trunc_ln46_194_fu_3516_p1 = add_ln58_107_fu_3392_p2[14:0];

assign trunc_ln46_195_fu_3520_p1 = add_ln58_105_fu_3382_p2[14:0];

assign trunc_ln46_196_fu_3524_p1 = add_ln58_104_fu_3377_p2[14:0];

assign trunc_ln46_197_fu_3528_p1 = add_ln58_98_fu_3347_p2[14:0];

assign trunc_ln46_198_fu_3532_p1 = add_ln58_97_fu_3342_p2[14:0];

assign trunc_ln46_199_fu_3536_p1 = add_ln58_95_fu_3332_p2[14:0];

assign trunc_ln46_200_fu_3540_p1 = add_ln58_93_fu_3322_p2[14:0];

assign trunc_ln46_201_fu_3544_p1 = add_ln58_91_fu_3312_p2[14:0];

assign trunc_ln46_202_fu_3548_p1 = add_ln58_87_fu_3292_p2[14:0];

assign trunc_ln46_203_fu_3552_p1 = add_ln58_86_fu_3287_p2[14:0];

assign trunc_ln46_204_fu_3556_p1 = add_ln58_84_fu_3277_p2[14:0];

assign trunc_ln46_205_fu_3560_p1 = add_ln58_78_fu_3247_p2[14:0];

assign trunc_ln46_206_fu_3564_p1 = add_ln58_70_fu_3207_p2[14:0];

assign trunc_ln46_207_fu_3568_p1 = add_ln58_68_fu_3197_p2[14:0];

assign trunc_ln46_208_fu_3572_p1 = add_ln58_67_fu_3192_p2[14:0];

assign trunc_ln46_fu_3492_p1 = add_ln58_120_fu_3457_p2[14:0];

assign w2_address0 = zext_ln46_fu_1281_p1;

assign w_fu_1319_p1 = w2_q0[7:0];

assign w_index_fu_1294_p2 = (ap_phi_mux_w_index24_phi_fu_349_p6 + 5'd1);

assign zext_ln46_fu_1281_p1 = ap_phi_mux_w_index24_phi_fu_349_p6;

always @ (posedge ap_clk) begin
    shl_ln_reg_3969[3:0] <= 4'b0000;
end

endmodule //myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_10_5_3_0_config2_s
