{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511032216162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511032216167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 21:10:15 2017 " "Processing started: Sat Nov 18 21:10:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511032216167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032216167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_2 -c Lab3_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_2 -c Lab3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032216167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511032216616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511032216616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_2 " "Found entity 1: Lab3_2" {  } { { "Lab3_2.bdf" "" { Schematic "D:/QuartusLab/Lab3/Lab3_2/Lab3_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511032230714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032230714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec32.v 1 1 " "Found 1 design units, including 1 entities, in source file dec32.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEC32 " "Found entity 1: DEC32" {  } { { "DEC32.v" "" { Text "D:/QuartusLab/Lab3/Lab3_2/DEC32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511032230716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032230716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.sv" "" { Text "D:/QuartusLab/Lab3/Lab3_2/reg32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511032230717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032230717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.v" "" { Text "D:/QuartusLab/Lab3/Lab3_2/mux32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511032230719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032230719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg32_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_32 " "Found entity 1: reg32_32" {  } { { "reg32_32.sv" "" { Text "D:/QuartusLab/Lab3/Lab3_2/reg32_32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511032230720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032230720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_2 " "Elaborating entity \"Lab3_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511032230753 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk reg32 inst4 " "Port \"clk\" of type reg32 and instance \"inst4\" is missing source signal" {  } { { "Lab3_2.bdf" "" { Schematic "D:/QuartusLab/Lab3/Lab3_2/Lab3_2.bdf" { { 368 368 528 480 "inst4" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1511032230849 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk reg32 inst1 " "Port \"clk\" of type reg32 and instance \"inst1\" is missing source signal" {  } { { "Lab3_2.bdf" "" { Schematic "D:/QuartusLab/Lab3/Lab3_2/Lab3_2.bdf" { { 256 368 528 368 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1511032230849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:inst " "Elaborating entity \"mux32\" for hierarchy \"mux32:inst\"" {  } { { "Lab3_2.bdf" "inst" { Schematic "D:/QuartusLab/Lab3/Lab3_2/Lab3_2.bdf" { { 88 992 1136 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511032231010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux32:inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux32:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "mux32.v" "LPM_MUX_component" { Text "D:/QuartusLab/Lab3/Lab3_2/mux32.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511032231906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux32:inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux32:inst\|lpm_mux:LPM_MUX_component\"" {  } { { "mux32.v" "" { Text "D:/QuartusLab/Lab3/Lab3_2/mux32.v" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511032232005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux32:inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux32:inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Parameter \"lpm_size\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511032232027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511032232027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511032232027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511032232027 ""}  } { { "mux32.v" "" { Text "D:/QuartusLab/Lab3/Lab3_2/mux32.v" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511032232027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nc " "Found entity 1: mux_4nc" {  } { { "db/mux_4nc.tdf" "" { Text "D:/QuartusLab/Lab3/Lab3_2/db/mux_4nc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511032232259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032232259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nc mux32:inst\|lpm_mux:LPM_MUX_component\|mux_4nc:auto_generated " "Elaborating entity \"mux_4nc\" for hierarchy \"mux32:inst\|lpm_mux:LPM_MUX_component\|mux_4nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511032232259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 reg32:inst44 " "Elaborating entity \"reg32\" for hierarchy \"reg32:inst44\"" {  } { { "Lab3_2.bdf" "inst44" { Schematic "D:/QuartusLab/Lab3/Lab3_2/Lab3_2.bdf" { { 1936 368 528 2048 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511032232372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC32 DEC32:inst99 " "Elaborating entity \"DEC32\" for hierarchy \"DEC32:inst99\"" {  } { { "Lab3_2.bdf" "inst99" { Schematic "D:/QuartusLab/Lab3/Lab3_2/Lab3_2.bdf" { { 96 -40 88 656 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511032232549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode DEC32:inst99\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"DEC32:inst99\|lpm_decode:LPM_DECODE_component\"" {  } { { "DEC32.v" "LPM_DECODE_component" { Text "D:/QuartusLab/Lab3/Lab3_2/DEC32.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511032232914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DEC32:inst99\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"DEC32:inst99\|lpm_decode:LPM_DECODE_component\"" {  } { { "DEC32.v" "" { Text "D:/QuartusLab/Lab3/Lab3_2/DEC32.v" 185 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511032232997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DEC32:inst99\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"DEC32:inst99\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511032232998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511032232998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511032232998 ""}  } { { "DEC32.v" "" { Text "D:/QuartusLab/Lab3/Lab3_2/DEC32.v" 185 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511032232998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f5f " "Found entity 1: decode_f5f" {  } { { "db/decode_f5f.tdf" "" { Text "D:/QuartusLab/Lab3/Lab3_2/db/decode_f5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511032233157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032233157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f5f DEC32:inst99\|lpm_decode:LPM_DECODE_component\|decode_f5f:auto_generated " "Elaborating entity \"decode_f5f\" for hierarchy \"DEC32:inst99\|lpm_decode:LPM_DECODE_component\|decode_f5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511032233157 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511032267902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511032270597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511032270597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1714 " "Implemented 1714 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511032272260 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511032272260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1601 " "Implemented 1601 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511032272260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511032272260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511032272331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 21:11:12 2017 " "Processing ended: Sat Nov 18 21:11:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511032272331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511032272331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511032272331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511032272331 ""}
