# Uninterpreted Functions
Uninterpreted Functions in SystemVerilog, for Formal Property Verification.
