###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad12.sjsuad.sjsu.edu)
#  Generated on:      Sat Mar 14 16:48:24 2020
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix mf_postRoute -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin U13/\mult_x_1/clk_r_REG63_S1 /CLK 
Endpoint:   U13/\mult_x_1/clk_r_REG63_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Lwin12_reg[0] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.653
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.898
  Arrival Time                  1.718
  Slack Time                   -0.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.180 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.419 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.741 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.945 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.172 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.421 | 
     | clk__L6_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.220 |   1.461 |    1.641 | 
     | \Lwin12_reg[0]               | CLK ^ -> Q ^ | DFFSR    | 0.035 | 0.257 |   1.718 |    1.898 | 
     | U13/\mult_x_1/clk_r_REG63_S1 | D ^          | DFFPOSX1 | 0.035 | 0.000 |   1.718 |    1.898 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.180 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.059 | 
     | clk__L2_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.381 | 
     | clk__L3_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.586 | 
     | clk__L4_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.226 |   0.992 |    0.812 | 
     | U13/U9                       | A ^ -> Y v | INVX1    | 0.079 | 0.095 |   1.086 |    0.907 | 
     | U13/U82                      | A v -> Y ^ | INVX1    | 0.160 | 0.145 |   1.231 |    1.051 | 
     | U13/n2521__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.109 | 0.205 |   1.436 |    1.256 | 
     | U13/n2521__L2_I1             | A ^ -> Y ^ | CLKBUF1  | 0.127 | 0.213 |   1.648 |    1.469 | 
     | U13/\mult_x_1/clk_r_REG63_S1 | CLK ^      | DFFPOSX1 | 0.127 | 0.004 |   1.653 |    1.473 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin U13/\mult_x_1/clk_r_REG62_S1 /CLK 
Endpoint:   U13/\mult_x_1/clk_r_REG62_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Lwin12_reg[1] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.652
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.898
  Arrival Time                  1.721
  Slack Time                   -0.177
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.177 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.416 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.738 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.942 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.169 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.418 | 
     | clk__L6_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.220 |   1.461 |    1.638 | 
     | \Lwin12_reg[1]               | CLK ^ -> Q ^ | DFFSR    | 0.043 | 0.260 |   1.721 |    1.898 | 
     | U13/\mult_x_1/clk_r_REG62_S1 | D ^          | DFFPOSX1 | 0.043 | 0.000 |   1.721 |    1.898 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.177 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.062 | 
     | clk__L2_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.384 | 
     | clk__L3_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.589 | 
     | clk__L4_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.226 |   0.992 |    0.815 | 
     | U13/U9                       | A ^ -> Y v | INVX1    | 0.079 | 0.095 |   1.086 |    0.910 | 
     | U13/U82                      | A v -> Y ^ | INVX1    | 0.160 | 0.145 |   1.231 |    1.054 | 
     | U13/n2521__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.109 | 0.205 |   1.436 |    1.259 | 
     | U13/n2521__L2_I1             | A ^ -> Y ^ | CLKBUF1  | 0.127 | 0.213 |   1.648 |    1.472 | 
     | U13/\mult_x_1/clk_r_REG62_S1 | CLK ^      | DFFPOSX1 | 0.127 | 0.004 |   1.652 |    1.475 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin U20/\mult_x_1/clk_r_REG28_S1 /CLK 
Endpoint:   U20/\mult_x_1/clk_r_REG28_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin19_reg[3] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.645
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.892
  Arrival Time                  1.715
  Slack Time                   -0.176
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.176 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.415 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.712 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.932 | 
     | clk__L4_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.208 | 0.265 |   1.020 |    1.197 | 
     | clk__L5_I43                  | A ^ -> Y ^   | CLKBUF1  | 0.115 | 0.228 |   1.249 |    1.425 | 
     | clk__L6_I170                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.212 |   1.461 |    1.637 | 
     | \Ldin19_reg[3]               | CLK ^ -> Q ^ | DFFSR    | 0.035 | 0.255 |   1.715 |    1.892 | 
     | U20/\mult_x_1/clk_r_REG28_S1 | D ^          | DFFPOSX1 | 0.035 | 0.000 |   1.715 |    1.892 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.176 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.063 | 
     | clk__L2_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.206 |   0.445 |    0.268 | 
     | clk__L3_I5                   | A ^ -> Y ^ | CLKBUF1  | 0.060 | 0.175 |   0.620 |    0.443 | 
     | clk__L4_I10                  | A ^ -> Y ^ | CLKBUF1  | 0.219 | 0.256 |   0.875 |    0.699 | 
     | U20/U4                       | A ^ -> Y v | INVX1    | 0.124 | 0.179 |   1.054 |    0.878 | 
     | U20/U6                       | A v -> Y ^ | INVX1    | 0.169 | 0.165 |   1.219 |    1.043 | 
     | U20/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.149 | 0.231 |   1.450 |    1.274 | 
     | U20/n2518__L2_I3             | A ^ -> Y ^ | CLKBUF1  | 0.087 | 0.192 |   1.642 |    1.466 | 
     | U20/\mult_x_1/clk_r_REG28_S1 | CLK ^      | DFFPOSX1 | 0.087 | 0.002 |   1.645 |    1.468 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin U20/\mult_x_1/clk_r_REG35_S1 /CLK 
Endpoint:   U20/\mult_x_1/clk_r_REG35_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Lwin19_reg[28] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.644
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.892
  Arrival Time                  1.717
  Slack Time                   -0.175
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.175 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.414 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.710 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.930 | 
     | clk__L4_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.208 | 0.265 |   1.020 |    1.195 | 
     | clk__L5_I43                  | A ^ -> Y ^   | CLKBUF1  | 0.115 | 0.228 |   1.249 |    1.423 | 
     | clk__L6_I170                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.212 |   1.461 |    1.635 | 
     | \Lwin19_reg[28]              | CLK ^ -> Q ^ | DFFSR    | 0.036 | 0.256 |   1.717 |    1.891 | 
     | U20/\mult_x_1/clk_r_REG35_S1 | D ^          | DFFPOSX1 | 0.036 | 0.000 |   1.717 |    1.892 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.175 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.064 | 
     | clk__L2_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.206 |   0.445 |    0.270 | 
     | clk__L3_I5                   | A ^ -> Y ^ | CLKBUF1  | 0.060 | 0.175 |   0.620 |    0.445 | 
     | clk__L4_I10                  | A ^ -> Y ^ | CLKBUF1  | 0.219 | 0.256 |   0.875 |    0.701 | 
     | U20/U4                       | A ^ -> Y v | INVX1    | 0.124 | 0.179 |   1.054 |    0.879 | 
     | U20/U6                       | A v -> Y ^ | INVX1    | 0.169 | 0.165 |   1.219 |    1.045 | 
     | U20/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.149 | 0.231 |   1.450 |    1.275 | 
     | U20/n2518__L2_I3             | A ^ -> Y ^ | CLKBUF1  | 0.087 | 0.192 |   1.642 |    1.467 | 
     | U20/\mult_x_1/clk_r_REG35_S1 | CLK ^      | DFFPOSX1 | 0.087 | 0.002 |   1.644 |    1.470 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin U20/\mult_x_1/clk_r_REG34_S1 /CLK 
Endpoint:   U20/\mult_x_1/clk_r_REG34_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Lwin19_reg[29] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.645
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.892
  Arrival Time                  1.718
  Slack Time                   -0.174
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.174 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.413 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.710 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.930 | 
     | clk__L4_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.208 | 0.265 |   1.020 |    1.194 | 
     | clk__L5_I43                  | A ^ -> Y ^   | CLKBUF1  | 0.115 | 0.228 |   1.249 |    1.423 | 
     | clk__L6_I170                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.212 |   1.461 |    1.635 | 
     | \Lwin19_reg[29]              | CLK ^ -> Q ^ | DFFSR    | 0.038 | 0.257 |   1.718 |    1.892 | 
     | U20/\mult_x_1/clk_r_REG34_S1 | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.718 |    1.892 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.174 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.065 | 
     | clk__L2_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.206 |   0.445 |    0.271 | 
     | clk__L3_I5                   | A ^ -> Y ^ | CLKBUF1  | 0.060 | 0.175 |   0.620 |    0.446 | 
     | clk__L4_I10                  | A ^ -> Y ^ | CLKBUF1  | 0.219 | 0.256 |   0.875 |    0.701 | 
     | U20/U4                       | A ^ -> Y v | INVX1    | 0.124 | 0.179 |   1.054 |    0.880 | 
     | U20/U6                       | A v -> Y ^ | INVX1    | 0.169 | 0.165 |   1.219 |    1.045 | 
     | U20/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.149 | 0.231 |   1.450 |    1.276 | 
     | U20/n2518__L2_I3             | A ^ -> Y ^ | CLKBUF1  | 0.087 | 0.192 |   1.642 |    1.468 | 
     | U20/\mult_x_1/clk_r_REG34_S1 | CLK ^      | DFFPOSX1 | 0.087 | 0.002 |   1.645 |    1.471 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin U20/\mult_x_1/clk_r_REG21_S1 /CLK 
Endpoint:   U20/\mult_x_1/clk_r_REG21_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin19_reg[10] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.645
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.892
  Arrival Time                  1.719
  Slack Time                   -0.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.173 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.412 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.709 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.929 | 
     | clk__L4_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.208 | 0.265 |   1.020 |    1.194 | 
     | clk__L5_I43                  | A ^ -> Y ^   | CLKBUF1  | 0.115 | 0.228 |   1.249 |    1.422 | 
     | clk__L6_I170                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.212 |   1.461 |    1.634 | 
     | \Ldin19_reg[10]              | CLK ^ -> Q ^ | DFFSR    | 0.038 | 0.258 |   1.719 |    1.892 | 
     | U20/\mult_x_1/clk_r_REG21_S1 | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.719 |    1.892 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.173 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.066 | 
     | clk__L2_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.206 |   0.445 |    0.272 | 
     | clk__L3_I5                   | A ^ -> Y ^ | CLKBUF1  | 0.060 | 0.175 |   0.620 |    0.447 | 
     | clk__L4_I10                  | A ^ -> Y ^ | CLKBUF1  | 0.219 | 0.256 |   0.875 |    0.702 | 
     | U20/U4                       | A ^ -> Y v | INVX1    | 0.124 | 0.179 |   1.054 |    0.881 | 
     | U20/U6                       | A v -> Y ^ | INVX1    | 0.169 | 0.165 |   1.219 |    1.046 | 
     | U20/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.149 | 0.231 |   1.450 |    1.277 | 
     | U20/n2518__L2_I3             | A ^ -> Y ^ | CLKBUF1  | 0.087 | 0.192 |   1.642 |    1.469 | 
     | U20/\mult_x_1/clk_r_REG21_S1 | CLK ^      | DFFPOSX1 | 0.087 | 0.003 |   1.645 |    1.471 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin U20/\mult_x_1/clk_r_REG27_S1 /CLK 
Endpoint:   U20/\mult_x_1/clk_r_REG27_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin19_reg[4] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.643
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.890
  Arrival Time                  1.717
  Slack Time                   -0.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.173 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.412 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.709 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.929 | 
     | clk__L4_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.208 | 0.265 |   1.020 |    1.193 | 
     | clk__L5_I43                  | A ^ -> Y ^   | CLKBUF1  | 0.115 | 0.228 |   1.249 |    1.422 | 
     | clk__L6_I170                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.212 |   1.461 |    1.634 | 
     | \Ldin19_reg[4]               | CLK ^ -> Q ^ | DFFSR    | 0.037 | 0.256 |   1.717 |    1.890 | 
     | U20/\mult_x_1/clk_r_REG27_S1 | D ^          | DFFPOSX1 | 0.037 | 0.000 |   1.717 |    1.890 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.173 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.066 | 
     | clk__L2_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.206 |   0.445 |    0.272 | 
     | clk__L3_I5                   | A ^ -> Y ^ | CLKBUF1  | 0.060 | 0.175 |   0.620 |    0.447 | 
     | clk__L4_I10                  | A ^ -> Y ^ | CLKBUF1  | 0.219 | 0.256 |   0.875 |    0.702 | 
     | U20/U4                       | A ^ -> Y v | INVX1    | 0.124 | 0.179 |   1.054 |    0.881 | 
     | U20/U6                       | A v -> Y ^ | INVX1    | 0.169 | 0.165 |   1.219 |    1.046 | 
     | U20/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.149 | 0.231 |   1.450 |    1.277 | 
     | U20/n2518__L2_I1             | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.190 |   1.641 |    1.468 | 
     | U20/\mult_x_1/clk_r_REG27_S1 | CLK ^      | DFFPOSX1 | 0.085 | 0.002 |   1.643 |    1.470 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin U20/\mult_x_1/clk_r_REG31_S1 /CLK 
Endpoint:   U20/\mult_x_1/clk_r_REG31_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin19_reg[0] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.642
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.889
  Arrival Time                  1.717
  Slack Time                   -0.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.173 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.412 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.708 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.928 | 
     | clk__L4_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.208 | 0.265 |   1.020 |    1.193 | 
     | clk__L5_I43                  | A ^ -> Y ^   | CLKBUF1  | 0.115 | 0.228 |   1.249 |    1.421 | 
     | clk__L6_I170                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.212 |   1.461 |    1.633 | 
     | \Ldin19_reg[0]               | CLK ^ -> Q ^ | DFFSR    | 0.038 | 0.256 |   1.716 |    1.889 | 
     | U20/\mult_x_1/clk_r_REG31_S1 | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.717 |    1.889 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.173 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.066 | 
     | clk__L2_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.206 |   0.445 |    0.272 | 
     | clk__L3_I5                   | A ^ -> Y ^ | CLKBUF1  | 0.060 | 0.175 |   0.620 |    0.447 | 
     | clk__L4_I10                  | A ^ -> Y ^ | CLKBUF1  | 0.219 | 0.256 |   0.875 |    0.703 | 
     | U20/U4                       | A ^ -> Y v | INVX1    | 0.124 | 0.179 |   1.054 |    0.881 | 
     | U20/U6                       | A v -> Y ^ | INVX1    | 0.169 | 0.165 |   1.219 |    1.047 | 
     | U20/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.149 | 0.231 |   1.450 |    1.277 | 
     | U20/n2518__L2_I1             | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.190 |   1.641 |    1.468 | 
     | U20/\mult_x_1/clk_r_REG31_S1 | CLK ^      | DFFPOSX1 | 0.085 | 0.001 |   1.642 |    1.469 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin U20/\mult_x_1/clk_r_REG29_S1 /CLK 
Endpoint:   U20/\mult_x_1/clk_r_REG29_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin19_reg[2] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.642
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.890
  Arrival Time                  1.719
  Slack Time                   -0.171
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.171 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.410 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.707 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.927 | 
     | clk__L4_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.208 | 0.265 |   1.020 |    1.191 | 
     | clk__L5_I43                  | A ^ -> Y ^   | CLKBUF1  | 0.115 | 0.228 |   1.249 |    1.420 | 
     | clk__L6_I170                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.212 |   1.461 |    1.632 | 
     | \Ldin19_reg[2]               | CLK ^ -> Q ^ | DFFSR    | 0.041 | 0.258 |   1.719 |    1.890 | 
     | U20/\mult_x_1/clk_r_REG29_S1 | D ^          | DFFPOSX1 | 0.041 | 0.000 |   1.719 |    1.890 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.171 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.068 | 
     | clk__L2_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.206 |   0.445 |    0.274 | 
     | clk__L3_I5                   | A ^ -> Y ^ | CLKBUF1  | 0.060 | 0.175 |   0.620 |    0.449 | 
     | clk__L4_I10                  | A ^ -> Y ^ | CLKBUF1  | 0.219 | 0.256 |   0.875 |    0.704 | 
     | U20/U4                       | A ^ -> Y v | INVX1    | 0.124 | 0.179 |   1.054 |    0.883 | 
     | U20/U6                       | A v -> Y ^ | INVX1    | 0.169 | 0.165 |   1.219 |    1.048 | 
     | U20/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.149 | 0.231 |   1.450 |    1.279 | 
     | U20/n2518__L2_I1             | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.190 |   1.641 |    1.470 | 
     | U20/\mult_x_1/clk_r_REG29_S1 | CLK ^      | DFFPOSX1 | 0.085 | 0.002 |   1.642 |    1.471 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin U20/\mult_x_1/clk_r_REG30_S1 /CLK 
Endpoint:   U20/\mult_x_1/clk_r_REG30_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin19_reg[1] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.642
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.889
  Arrival Time                  1.719
  Slack Time                   -0.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.170 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.409 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.706 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.926 | 
     | clk__L4_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.208 | 0.265 |   1.020 |    1.190 | 
     | clk__L5_I43                  | A ^ -> Y ^   | CLKBUF1  | 0.115 | 0.228 |   1.249 |    1.418 | 
     | clk__L6_I170                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.212 |   1.461 |    1.631 | 
     | \Ldin19_reg[1]               | CLK ^ -> Q ^ | DFFSR    | 0.041 | 0.259 |   1.719 |    1.889 | 
     | U20/\mult_x_1/clk_r_REG30_S1 | D ^          | DFFPOSX1 | 0.041 | 0.000 |   1.719 |    1.889 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.170 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.069 | 
     | clk__L2_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.206 |   0.445 |    0.275 | 
     | clk__L3_I5                   | A ^ -> Y ^ | CLKBUF1  | 0.060 | 0.175 |   0.620 |    0.450 | 
     | clk__L4_I10                  | A ^ -> Y ^ | CLKBUF1  | 0.219 | 0.256 |   0.875 |    0.705 | 
     | U20/U4                       | A ^ -> Y v | INVX1    | 0.124 | 0.179 |   1.054 |    0.884 | 
     | U20/U6                       | A v -> Y ^ | INVX1    | 0.169 | 0.165 |   1.219 |    1.049 | 
     | U20/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.149 | 0.231 |   1.450 |    1.280 | 
     | U20/n2518__L2_I1             | A ^ -> Y ^ | CLKBUF1  | 0.085 | 0.190 |   1.641 |    1.471 | 
     | U20/\mult_x_1/clk_r_REG30_S1 | CLK ^      | DFFPOSX1 | 0.085 | 0.001 |   1.642 |    1.472 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin U20/\mult_x_1/clk_r_REG18_S1 /CLK 
Endpoint:   U20/\mult_x_1/clk_r_REG18_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin19_reg[13] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.635
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.883
  Arrival Time                  1.715
  Slack Time                   -0.168
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.168 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.407 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.704 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.923 | 
     | clk__L4_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.208 | 0.265 |   1.020 |    1.188 | 
     | clk__L5_I43                  | A ^ -> Y ^   | CLKBUF1  | 0.115 | 0.228 |   1.249 |    1.416 | 
     | clk__L6_I171                 | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.211 |   1.459 |    1.627 | 
     | \Ldin19_reg[13]              | CLK ^ -> Q ^ | DFFSR    | 0.036 | 0.256 |   1.715 |    1.883 | 
     | U20/\mult_x_1/clk_r_REG18_S1 | D ^          | DFFPOSX1 | 0.036 | 0.000 |   1.715 |    1.883 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.168 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.071 | 
     | clk__L2_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.206 |   0.445 |    0.277 | 
     | clk__L3_I5                   | A ^ -> Y ^ | CLKBUF1  | 0.060 | 0.175 |   0.620 |    0.452 | 
     | clk__L4_I10                  | A ^ -> Y ^ | CLKBUF1  | 0.219 | 0.256 |   0.875 |    0.708 | 
     | U20/U4                       | A ^ -> Y v | INVX1    | 0.124 | 0.179 |   1.054 |    0.886 | 
     | U20/U6                       | A v -> Y ^ | INVX1    | 0.169 | 0.165 |   1.219 |    1.051 | 
     | U20/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.149 | 0.231 |   1.450 |    1.282 | 
     | U20/n2518__L2_I2             | A ^ -> Y ^ | CLKBUF1  | 0.075 | 0.182 |   1.632 |    1.464 | 
     | U20/\mult_x_1/clk_r_REG18_S1 | CLK ^      | DFFPOSX1 | 0.075 | 0.003 |   1.635 |    1.467 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin U20/\mult_x_1/clk_r_REG19_S1 /CLK 
Endpoint:   U20/\mult_x_1/clk_r_REG19_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin19_reg[12] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.635
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.883
  Arrival Time                  1.720
  Slack Time                   -0.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.163 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.402 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.699 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.919 | 
     | clk__L4_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.208 | 0.265 |   1.020 |    1.184 | 
     | clk__L5_I43                  | A ^ -> Y ^   | CLKBUF1  | 0.115 | 0.228 |   1.249 |    1.412 | 
     | clk__L6_I171                 | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.211 |   1.459 |    1.623 | 
     | \Ldin19_reg[12]              | CLK ^ -> Q ^ | DFFSR    | 0.043 | 0.260 |   1.719 |    1.883 | 
     | U20/\mult_x_1/clk_r_REG19_S1 | D ^          | DFFPOSX1 | 0.043 | 0.000 |   1.720 |    1.883 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.163 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.076 | 
     | clk__L2_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.206 |   0.445 |    0.281 | 
     | clk__L3_I5                   | A ^ -> Y ^ | CLKBUF1  | 0.060 | 0.175 |   0.620 |    0.456 | 
     | clk__L4_I10                  | A ^ -> Y ^ | CLKBUF1  | 0.219 | 0.256 |   0.875 |    0.712 | 
     | U20/U4                       | A ^ -> Y v | INVX1    | 0.124 | 0.179 |   1.054 |    0.890 | 
     | U20/U6                       | A v -> Y ^ | INVX1    | 0.169 | 0.165 |   1.219 |    1.056 | 
     | U20/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.149 | 0.231 |   1.450 |    1.287 | 
     | U20/n2518__L2_I2             | A ^ -> Y ^ | CLKBUF1  | 0.075 | 0.182 |   1.632 |    1.469 | 
     | U20/\mult_x_1/clk_r_REG19_S1 | CLK ^      | DFFPOSX1 | 0.075 | 0.002 |   1.635 |    1.471 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin U20/\mult_x_1/clk_r_REG22_S1 /CLK 
Endpoint:   U20/\mult_x_1/clk_r_REG22_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin19_reg[9] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.634
+ Hold                         -0.002
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.883
  Arrival Time                  1.723
  Slack Time                   -0.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.160 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.399 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.696 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.916 | 
     | clk__L4_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.208 | 0.265 |   1.020 |    1.180 | 
     | clk__L5_I43                  | A ^ -> Y ^   | CLKBUF1  | 0.115 | 0.228 |   1.249 |    1.408 | 
     | clk__L6_I170                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.212 |   1.461 |    1.621 | 
     | \Ldin19_reg[9]               | CLK ^ -> Q ^ | DFFSR    | 0.043 | 0.262 |   1.723 |    1.883 | 
     | U20/\mult_x_1/clk_r_REG22_S1 | D ^          | DFFPOSX1 | 0.043 | 0.000 |   1.723 |    1.883 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.160 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.079 | 
     | clk__L2_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.206 |   0.445 |    0.285 | 
     | clk__L3_I5                   | A ^ -> Y ^ | CLKBUF1  | 0.060 | 0.175 |   0.620 |    0.460 | 
     | clk__L4_I10                  | A ^ -> Y ^ | CLKBUF1  | 0.219 | 0.256 |   0.875 |    0.715 | 
     | U20/U4                       | A ^ -> Y v | INVX1    | 0.124 | 0.179 |   1.054 |    0.894 | 
     | U20/U6                       | A v -> Y ^ | INVX1    | 0.169 | 0.165 |   1.219 |    1.059 | 
     | U20/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.149 | 0.231 |   1.450 |    1.290 | 
     | U20/n2518__L2_I2             | A ^ -> Y ^ | CLKBUF1  | 0.075 | 0.182 |   1.632 |    1.472 | 
     | U20/\mult_x_1/clk_r_REG22_S1 | CLK ^      | DFFPOSX1 | 0.075 | 0.002 |   1.634 |    1.475 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG30_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG30_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin13_reg[1] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.609
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.853
  Arrival Time                  1.705
  Slack Time                   -0.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.149 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.388 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.710 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.914 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.140 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.390 | 
     | clk__L6_I21                  | A ^ -> Y ^   | CLKBUF1  | 0.119 | 0.209 |   1.451 |    1.599 | 
     | \Ldin13_reg[1]               | CLK ^ -> Q ^ | DFFSR    | 0.036 | 0.254 |   1.705 |    1.853 | 
     | U14/\mult_x_1/clk_r_REG30_S1 | D ^          | DFFPOSX1 | 0.036 | 0.000 |   1.705 |    1.853 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.149 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.090 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.387 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.607 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.836 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    0.996 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.215 | 
     | U14/n2518__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.152 | 0.232 |   1.596 |    1.447 | 
     | U14/\mult_x_1/clk_r_REG30_S1 | CLK ^      | DFFPOSX1 | 0.154 | 0.013 |   1.609 |    1.461 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG28_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG28_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin13_reg[3] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.609
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.853
  Arrival Time                  1.707
  Slack Time                   -0.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.146 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.385 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.707 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.912 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.138 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.388 | 
     | clk__L6_I21                  | A ^ -> Y ^   | CLKBUF1  | 0.119 | 0.209 |   1.451 |    1.597 | 
     | \Ldin13_reg[3]               | CLK ^ -> Q ^ | DFFSR    | 0.040 | 0.256 |   1.707 |    1.853 | 
     | U14/\mult_x_1/clk_r_REG28_S1 | D ^          | DFFPOSX1 | 0.040 | 0.000 |   1.707 |    1.853 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.146 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.093 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.389 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.609 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.838 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    0.998 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.218 | 
     | U14/n2518__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.152 | 0.232 |   1.596 |    1.450 | 
     | U14/\mult_x_1/clk_r_REG28_S1 | CLK ^      | DFFPOSX1 | 0.154 | 0.013 |   1.609 |    1.463 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG27_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG27_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin13_reg[4] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.610
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.854
  Arrival Time                  1.710
  Slack Time                   -0.144
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.144 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.383 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.705 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.910 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.136 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.385 | 
     | clk__L6_I21                  | A ^ -> Y ^   | CLKBUF1  | 0.119 | 0.209 |   1.451 |    1.595 | 
     | \Ldin13_reg[4]               | CLK ^ -> Q ^ | DFFSR    | 0.043 | 0.259 |   1.710 |    1.854 | 
     | U14/\mult_x_1/clk_r_REG27_S1 | D ^          | DFFPOSX1 | 0.043 | 0.000 |   1.710 |    1.854 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.144 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.095 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.392 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.612 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.841 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    1.000 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.220 | 
     | U14/n2518__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.152 | 0.232 |   1.596 |    1.452 | 
     | U14/\mult_x_1/clk_r_REG27_S1 | CLK ^      | DFFPOSX1 | 0.154 | 0.014 |   1.610 |    1.466 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG24_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG24_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin13_reg[7] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.606
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.850
  Arrival Time                  1.707
  Slack Time                   -0.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.143 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.382 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.704 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.909 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.135 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.384 | 
     | clk__L6_I21                  | A ^ -> Y ^   | CLKBUF1  | 0.119 | 0.209 |   1.451 |    1.594 | 
     | \Ldin13_reg[7]               | CLK ^ -> Q ^ | DFFSR    | 0.038 | 0.256 |   1.707 |    1.850 | 
     | U14/\mult_x_1/clk_r_REG24_S1 | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.707 |    1.850 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.143 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.096 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.393 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.613 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.842 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    1.001 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.221 | 
     | U14/n2518__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.152 | 0.232 |   1.596 |    1.453 | 
     | U14/\mult_x_1/clk_r_REG24_S1 | CLK ^      | DFFPOSX1 | 0.154 | 0.010 |   1.606 |    1.463 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG25_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG25_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin13_reg[6] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.603
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.847
  Arrival Time                  1.704
  Slack Time                   -0.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.143 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.382 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.704 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.908 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.134 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.384 | 
     | clk__L6_I21                  | A ^ -> Y ^   | CLKBUF1  | 0.119 | 0.209 |   1.451 |    1.593 | 
     | \Ldin13_reg[6]               | CLK ^ -> Q ^ | DFFSR    | 0.034 | 0.254 |   1.704 |    1.847 | 
     | U14/\mult_x_1/clk_r_REG25_S1 | D ^          | DFFPOSX1 | 0.034 | 0.000 |   1.704 |    1.847 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.143 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.096 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.393 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.613 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.842 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    1.002 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.221 | 
     | U14/n2518__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.152 | 0.232 |   1.596 |    1.454 | 
     | U14/\mult_x_1/clk_r_REG25_S1 | CLK ^      | DFFPOSX1 | 0.154 | 0.007 |   1.603 |    1.461 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG29_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG29_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin13_reg[2] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.602
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.846
  Arrival Time                  1.705
  Slack Time                   -0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.141 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.380 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.702 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.906 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.133 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.382 | 
     | clk__L6_I21                  | A ^ -> Y ^   | CLKBUF1  | 0.119 | 0.209 |   1.451 |    1.592 | 
     | \Ldin13_reg[2]               | CLK ^ -> Q ^ | DFFSR    | 0.035 | 0.254 |   1.704 |    1.845 | 
     | U14/\mult_x_1/clk_r_REG29_S1 | D ^          | DFFPOSX1 | 0.035 | 0.000 |   1.705 |    1.846 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.141 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.098 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.395 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.615 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.844 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    1.003 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.223 | 
     | U14/n2518__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.152 | 0.232 |   1.596 |    1.455 | 
     | U14/\mult_x_1/clk_r_REG29_S1 | CLK ^      | DFFPOSX1 | 0.154 | 0.006 |   1.602 |    1.461 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG31_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG31_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin13_reg[0] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.608
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.853
  Arrival Time                  1.713
  Slack Time                   -0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.139 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.378 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.700 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.905 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.131 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.381 | 
     | clk__L6_I21                  | A ^ -> Y ^   | CLKBUF1  | 0.119 | 0.209 |   1.451 |    1.590 | 
     | \Ldin13_reg[0]               | CLK ^ -> Q ^ | DFFSR    | 0.048 | 0.262 |   1.713 |    1.852 | 
     | U14/\mult_x_1/clk_r_REG31_S1 | D ^          | DFFPOSX1 | 0.048 | 0.000 |   1.713 |    1.853 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.139 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.100 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.396 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.616 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.845 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    1.005 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.225 | 
     | U14/n2518__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.152 | 0.232 |   1.596 |    1.457 | 
     | U14/\mult_x_1/clk_r_REG31_S1 | CLK ^      | DFFPOSX1 | 0.154 | 0.012 |   1.608 |    1.469 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin U1/\mult_x_1/clk_r_REG1_S1 /CLK 
Endpoint:   U1/\mult_x_1/clk_r_REG1_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin00_reg[30] /Q            (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.611
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.857
  Arrival Time                  1.722
  Slack Time                   -0.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | clk ^        |          | 0.000 |       |   0.000 |    0.135 | 
     | clk__L1_I0                 | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.374 | 
     | clk__L2_I2                 | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.670 | 
     | clk__L3_I6                 | A ^ -> Y ^   | CLKBUF1  | 0.117 | 0.219 |   0.755 |    0.889 | 
     | clk__L4_I13                | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.246 |   1.001 |    1.135 | 
     | clk__L5_I24                | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.243 |   1.244 |    1.378 | 
     | clk__L6_I96                | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.217 |   1.461 |    1.595 | 
     | \Ldin00_reg[30]            | CLK ^ -> Q ^ | DFFSR    | 0.039 | 0.261 |   1.722 |    1.857 | 
     | U1/\mult_x_1/clk_r_REG1_S1 | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.722 |    1.857 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | clk ^      |          | 0.000 |       |   0.000 |   -0.135 | 
     | clk__L1_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.104 | 
     | clk__L2_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.426 | 
     | clk__L3_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.650 | 
     | clk__L4_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.202 | 0.237 |   1.021 |    0.887 | 
     | U1/U70                     | A ^ -> Y v | INVX1    | 0.111 | 0.164 |   1.186 |    1.051 | 
     | U1/U71                     | A v -> Y ^ | INVX1    | 0.221 | 0.199 |   1.385 |    1.250 | 
     | U1/n2517__L1_I1            | A ^ -> Y ^ | CLKBUF1  | 0.125 | 0.222 |   1.607 |    1.473 | 
     | U1/\mult_x_1/clk_r_REG1_S1 | CLK ^      | DFFPOSX1 | 0.125 | 0.004 |   1.611 |    1.477 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG34_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG34_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Lwin13_reg[29] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.590
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.836
  Arrival Time                  1.703
  Slack Time                   -0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.133 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.372 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.668 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.888 | 
     | clk__L4_I19                  | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.229 |   0.985 |    1.117 | 
     | clk__L5_I40                  | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.250 |   1.235 |    1.367 | 
     | clk__L6_I160                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.214 |   1.449 |    1.581 | 
     | \Lwin13_reg[29]              | CLK ^ -> Q ^ | DFFSR    | 0.035 | 0.254 |   1.703 |    1.835 | 
     | U14/\mult_x_1/clk_r_REG34_S1 | D ^          | DFFPOSX1 | 0.035 | 0.000 |   1.703 |    1.836 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.133 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.106 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.403 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.623 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.852 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    1.012 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.231 | 
     | U14/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.223 |   1.587 |    1.454 | 
     | U14/\mult_x_1/clk_r_REG34_S1 | CLK ^      | DFFPOSX1 | 0.123 | 0.003 |   1.590 |    1.458 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin U17/\mult_x_1/clk_r_REG63_S1 /CLK 
Endpoint:   U17/\mult_x_1/clk_r_REG63_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Lwin16_reg[0] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.638
+ Hold                         -0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.888
  Arrival Time                  1.755
  Slack Time                   -0.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.132 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.371 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.668 | 
     | clk__L3_I8                   | A ^ -> Y ^   | CLKBUF1  | 0.117 | 0.219 |   0.754 |    0.887 | 
     | clk__L4_I17                  | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.253 |   1.008 |    1.140 | 
     | clk__L5_I36                  | A ^ -> Y ^   | CLKBUF1  | 0.122 | 0.220 |   1.228 |    1.360 | 
     | clk__L6_I142                 | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.216 |   1.444 |    1.577 | 
     | \Lwin16_reg[0]               | CLK ^ -> Q ^ | DFFSR    | 0.100 | 0.309 |   1.754 |    1.886 | 
     | U17/\mult_x_1/clk_r_REG63_S1 | D ^          | DFFPOSX1 | 0.100 | 0.002 |   1.755 |    1.888 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.132 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.107 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.403 | 
     | clk__L3_I7                   | A ^ -> Y ^ | CLKBUF1  | 0.092 | 0.206 |   0.741 |    0.609 | 
     | clk__L4_I14                  | A ^ -> Y ^ | CLKBUF1  | 0.224 | 0.258 |   0.999 |    0.867 | 
     | U17/U11                      | A ^ -> Y v | INVX1    | 0.091 | 0.096 |   1.095 |    0.962 | 
     | U17/U15                      | A v -> Y ^ | INVX1    | 0.153 | 0.141 |   1.236 |    1.104 | 
     | U17/n2521__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.198 |   1.434 |    1.302 | 
     | U17/n2521__L2_I2             | A ^ -> Y ^ | CLKBUF1  | 0.107 | 0.197 |   1.631 |    1.499 | 
     | U17/\mult_x_1/clk_r_REG63_S1 | CLK ^      | DFFPOSX1 | 0.107 | 0.007 |   1.638 |    1.505 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin U1/\mult_x_1/clk_r_REG4_S1 /CLK 
Endpoint:   U1/\mult_x_1/clk_r_REG4_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin00_reg[27] /Q            (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.610
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.855
  Arrival Time                  1.723
  Slack Time                   -0.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | clk ^        |          | 0.000 |       |   0.000 |    0.132 | 
     | clk__L1_I0                 | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.371 | 
     | clk__L2_I2                 | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.668 | 
     | clk__L3_I6                 | A ^ -> Y ^   | CLKBUF1  | 0.117 | 0.219 |   0.755 |    0.887 | 
     | clk__L4_I13                | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.246 |   1.001 |    1.133 | 
     | clk__L5_I24                | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.243 |   1.244 |    1.376 | 
     | clk__L6_I96                | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.217 |   1.461 |    1.593 | 
     | \Ldin00_reg[27]            | CLK ^ -> Q ^ | DFFSR    | 0.036 | 0.262 |   1.723 |    1.855 | 
     | U1/\mult_x_1/clk_r_REG4_S1 | D ^          | DFFPOSX1 | 0.036 | 0.000 |   1.723 |    1.855 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | clk ^      |          | 0.000 |       |   0.000 |   -0.132 | 
     | clk__L1_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.107 | 
     | clk__L2_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.429 | 
     | clk__L3_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.652 | 
     | clk__L4_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.202 | 0.237 |   1.021 |    0.889 | 
     | U1/U70                     | A ^ -> Y v | INVX1    | 0.111 | 0.164 |   1.186 |    1.053 | 
     | U1/U71                     | A v -> Y ^ | INVX1    | 0.221 | 0.199 |   1.385 |    1.253 | 
     | U1/n2517__L1_I1            | A ^ -> Y ^ | CLKBUF1  | 0.125 | 0.222 |   1.607 |    1.475 | 
     | U1/\mult_x_1/clk_r_REG4_S1 | CLK ^      | DFFPOSX1 | 0.125 | 0.003 |   1.610 |    1.478 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG19_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG19_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin13_reg[12] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.591
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.837
  Arrival Time                  1.705
  Slack Time                   -0.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.132 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.371 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.668 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.888 | 
     | clk__L4_I19                  | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.229 |   0.985 |    1.117 | 
     | clk__L5_I40                  | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.250 |   1.235 |    1.367 | 
     | clk__L6_I160                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.214 |   1.449 |    1.581 | 
     | \Ldin13_reg[12]              | CLK ^ -> Q ^ | DFFSR    | 0.038 | 0.256 |   1.705 |    1.837 | 
     | U14/\mult_x_1/clk_r_REG19_S1 | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.705 |    1.837 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.132 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.107 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.404 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.624 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.853 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    1.012 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.232 | 
     | U14/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.223 |   1.587 |    1.455 | 
     | U14/\mult_x_1/clk_r_REG19_S1 | CLK ^      | DFFPOSX1 | 0.123 | 0.004 |   1.591 |    1.459 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin U1/\mult_x_1/clk_r_REG0_S1 /CLK 
Endpoint:   U1/\mult_x_1/clk_r_REG0_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin00_reg[31] /Q            (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.611
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.857
  Arrival Time                  1.725
  Slack Time                   -0.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | clk ^        |          | 0.000 |       |   0.000 |    0.132 | 
     | clk__L1_I0                 | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.371 | 
     | clk__L2_I2                 | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.668 | 
     | clk__L3_I6                 | A ^ -> Y ^   | CLKBUF1  | 0.117 | 0.219 |   0.755 |    0.887 | 
     | clk__L4_I13                | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.246 |   1.001 |    1.132 | 
     | clk__L5_I24                | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.243 |   1.244 |    1.376 | 
     | clk__L6_I96                | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.217 |   1.461 |    1.592 | 
     | \Ldin00_reg[31]            | CLK ^ -> Q ^ | DFFSR    | 0.041 | 0.264 |   1.725 |    1.856 | 
     | U1/\mult_x_1/clk_r_REG0_S1 | D ^          | DFFPOSX1 | 0.041 | 0.000 |   1.725 |    1.857 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | clk ^      |          | 0.000 |       |   0.000 |   -0.132 | 
     | clk__L1_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.107 | 
     | clk__L2_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.429 | 
     | clk__L3_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.653 | 
     | clk__L4_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.202 | 0.237 |   1.021 |    0.889 | 
     | U1/U70                     | A ^ -> Y v | INVX1    | 0.111 | 0.164 |   1.186 |    1.054 | 
     | U1/U71                     | A v -> Y ^ | INVX1    | 0.221 | 0.199 |   1.385 |    1.253 | 
     | U1/n2517__L1_I1            | A ^ -> Y ^ | CLKBUF1  | 0.125 | 0.222 |   1.607 |    1.475 | 
     | U1/\mult_x_1/clk_r_REG0_S1 | CLK ^      | DFFPOSX1 | 0.125 | 0.004 |   1.611 |    1.479 | 
     +-----------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG35_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG35_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Lwin13_reg[28] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.592
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.838
  Arrival Time                  1.707
  Slack Time                   -0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.131 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.370 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.667 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.887 | 
     | clk__L4_I19                  | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.229 |   0.985 |    1.116 | 
     | clk__L5_I40                  | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.250 |   1.235 |    1.366 | 
     | clk__L6_I160                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.214 |   1.449 |    1.580 | 
     | \Lwin13_reg[28]              | CLK ^ -> Q ^ | DFFSR    | 0.041 | 0.258 |   1.706 |    1.838 | 
     | U14/\mult_x_1/clk_r_REG35_S1 | D ^          | DFFPOSX1 | 0.041 | 0.000 |   1.707 |    1.838 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.131 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.108 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.404 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.624 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.853 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    1.013 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.233 | 
     | U14/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.223 |   1.587 |    1.456 | 
     | U14/\mult_x_1/clk_r_REG35_S1 | CLK ^      | DFFPOSX1 | 0.123 | 0.005 |   1.592 |    1.461 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin U13/\mult_x_1/clk_r_REG17_S1 /CLK 
Endpoint:   U13/\mult_x_1/clk_r_REG17_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin12_reg[14] /Q              (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.652
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.898
  Arrival Time                  1.767
  Slack Time                   -0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.130 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.369 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.691 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.896 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.122 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.372 | 
     | clk__L6_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.220 |   1.461 |    1.592 | 
     | \Ldin12_reg[14]              | CLK ^ -> Q v | DFFSR    | 0.030 | 0.264 |   1.725 |    1.856 | 
     | U13/U2102                    | A v -> Y ^   | INVX1    | 0.035 | 0.042 |   1.767 |    1.898 | 
     | U13/\mult_x_1/clk_r_REG17_S1 | D ^          | DFFPOSX1 | 0.035 | 0.000 |   1.767 |    1.898 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.130 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.109 | 
     | clk__L2_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.431 | 
     | clk__L3_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.635 | 
     | clk__L4_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.226 |   0.992 |    0.861 | 
     | U13/U9                       | A ^ -> Y v | INVX1    | 0.079 | 0.095 |   1.086 |    0.956 | 
     | U13/U82                      | A v -> Y ^ | INVX1    | 0.160 | 0.145 |   1.231 |    1.100 | 
     | U13/n2521__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.109 | 0.205 |   1.436 |    1.305 | 
     | U13/n2521__L2_I1             | A ^ -> Y ^ | CLKBUF1  | 0.127 | 0.213 |   1.648 |    1.518 | 
     | U13/\mult_x_1/clk_r_REG17_S1 | CLK ^      | DFFPOSX1 | 0.127 | 0.004 |   1.652 |    1.522 | 
     +-------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG22_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG22_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin13_reg[9] /Q               (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.590
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.835
  Arrival Time                  1.705
  Slack Time                   -0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.130 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.369 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.691 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.896 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.122 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.372 | 
     | clk__L6_I21                  | A ^ -> Y ^   | CLKBUF1  | 0.119 | 0.209 |   1.451 |    1.581 | 
     | \Ldin13_reg[9]               | CLK ^ -> Q ^ | DFFSR    | 0.035 | 0.254 |   1.704 |    1.835 | 
     | U14/\mult_x_1/clk_r_REG22_S1 | D ^          | DFFPOSX1 | 0.035 | 0.000 |   1.705 |    1.835 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.130 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.109 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.405 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.625 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.854 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    1.014 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.234 | 
     | U14/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.223 |   1.587 |    1.457 | 
     | U14/\mult_x_1/clk_r_REG22_S1 | CLK ^      | DFFPOSX1 | 0.123 | 0.003 |   1.590 |    1.459 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG18_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG18_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin13_reg[13] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.592
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.838
  Arrival Time                  1.708
  Slack Time                   -0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.130 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.369 | 
     | clk__L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.666 | 
     | clk__L3_I9                   | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.886 | 
     | clk__L4_I19                  | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.229 |   0.985 |    1.115 | 
     | clk__L5_I40                  | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.250 |   1.235 |    1.365 | 
     | clk__L6_I160                 | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.214 |   1.449 |    1.579 | 
     | \Ldin13_reg[13]              | CLK ^ -> Q ^ | DFFSR    | 0.042 | 0.259 |   1.708 |    1.838 | 
     | U14/\mult_x_1/clk_r_REG18_S1 | D ^          | DFFPOSX1 | 0.042 | 0.000 |   1.708 |    1.838 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.130 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.109 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.406 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.626 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.855 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    1.014 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.234 | 
     | U14/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.223 |   1.587 |    1.457 | 
     | U14/\mult_x_1/clk_r_REG18_S1 | CLK ^      | DFFPOSX1 | 0.123 | 0.005 |   1.592 |    1.462 | 
     +-------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin U1/\mult_x_1/clk_r_REG3_S1 /CLK 
Endpoint:   U1/\mult_x_1/clk_r_REG3_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin00_reg[28] /Q            (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.611
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.856
  Arrival Time                  1.726
  Slack Time                   -0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | clk ^        |          | 0.000 |       |   0.000 |    0.130 | 
     | clk__L1_I0                 | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.369 | 
     | clk__L2_I2                 | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.666 | 
     | clk__L3_I6                 | A ^ -> Y ^   | CLKBUF1  | 0.117 | 0.219 |   0.755 |    0.885 | 
     | clk__L4_I13                | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.246 |   1.001 |    1.131 | 
     | clk__L5_I24                | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.243 |   1.244 |    1.374 | 
     | clk__L6_I96                | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.217 |   1.461 |    1.591 | 
     | \Ldin00_reg[28]            | CLK ^ -> Q ^ | DFFSR    | 0.040 | 0.265 |   1.726 |    1.856 | 
     | U1/\mult_x_1/clk_r_REG3_S1 | D ^          | DFFPOSX1 | 0.040 | 0.000 |   1.726 |    1.856 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | clk ^      |          | 0.000 |       |   0.000 |   -0.130 | 
     | clk__L1_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.109 | 
     | clk__L2_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.431 | 
     | clk__L3_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.655 | 
     | clk__L4_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.202 | 0.237 |   1.021 |    0.891 | 
     | U1/U70                     | A ^ -> Y v | INVX1    | 0.111 | 0.164 |   1.186 |    1.056 | 
     | U1/U71                     | A v -> Y ^ | INVX1    | 0.221 | 0.199 |   1.385 |    1.255 | 
     | U1/n2517__L1_I1            | A ^ -> Y ^ | CLKBUF1  | 0.125 | 0.222 |   1.607 |    1.477 | 
     | U1/\mult_x_1/clk_r_REG3_S1 | CLK ^      | DFFPOSX1 | 0.125 | 0.004 |   1.611 |    1.481 | 
     +-----------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin U1/\mult_x_1/clk_r_REG7_S1 /CLK 
Endpoint:   U1/\mult_x_1/clk_r_REG7_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin00_reg[24] /Q            (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.610
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.855
  Arrival Time                  1.726
  Slack Time                   -0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | clk ^        |          | 0.000 |       |   0.000 |    0.130 | 
     | clk__L1_I0                 | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.369 | 
     | clk__L2_I2                 | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.666 | 
     | clk__L3_I6                 | A ^ -> Y ^   | CLKBUF1  | 0.117 | 0.219 |   0.755 |    0.884 | 
     | clk__L4_I13                | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.246 |   1.001 |    1.130 | 
     | clk__L5_I24                | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.243 |   1.244 |    1.373 | 
     | clk__L6_I96                | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.217 |   1.461 |    1.590 | 
     | \Ldin00_reg[24]            | CLK ^ -> Q ^ | DFFSR    | 0.039 | 0.265 |   1.726 |    1.855 | 
     | U1/\mult_x_1/clk_r_REG7_S1 | D ^          | DFFPOSX1 | 0.039 | 0.000 |   1.726 |    1.855 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | clk ^      |          | 0.000 |       |   0.000 |   -0.130 | 
     | clk__L1_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.109 | 
     | clk__L2_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.431 | 
     | clk__L3_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.655 | 
     | clk__L4_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.202 | 0.237 |   1.021 |    0.891 | 
     | U1/U70                     | A ^ -> Y v | INVX1    | 0.111 | 0.164 |   1.186 |    1.056 | 
     | U1/U71                     | A v -> Y ^ | INVX1    | 0.221 | 0.199 |   1.385 |    1.255 | 
     | U1/n2517__L1_I1            | A ^ -> Y ^ | CLKBUF1  | 0.125 | 0.222 |   1.607 |    1.477 | 
     | U1/\mult_x_1/clk_r_REG7_S1 | CLK ^      | DFFPOSX1 | 0.125 | 0.003 |   1.610 |    1.480 | 
     +-----------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin U14/\mult_x_1/clk_r_REG21_S1 /CLK 
Endpoint:   U14/\mult_x_1/clk_r_REG21_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin13_reg[10] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.589
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.834
  Arrival Time                  1.706
  Slack Time                   -0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.129 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.368 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.690 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.894 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.120 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.370 | 
     | clk__L6_I21                  | A ^ -> Y ^   | CLKBUF1  | 0.119 | 0.209 |   1.451 |    1.579 | 
     | \Ldin13_reg[10]              | CLK ^ -> Q ^ | DFFSR    | 0.036 | 0.255 |   1.706 |    1.834 | 
     | U14/\mult_x_1/clk_r_REG21_S1 | D ^          | DFFPOSX1 | 0.036 | 0.000 |   1.706 |    1.834 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.129 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.110 | 
     | clk__L2_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.407 | 
     | clk__L3_I9                   | A ^ -> Y ^ | CLKBUF1  | 0.118 | 0.220 |   0.756 |    0.627 | 
     | clk__L4_I19                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.229 |   0.985 |    0.856 | 
     | U14/U4                       | A ^ -> Y v | INVX1    | 0.120 | 0.160 |   1.144 |    1.016 | 
     | U14/U7                       | A v -> Y ^ | INVX1    | 0.249 | 0.220 |   1.364 |    1.235 | 
     | U14/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.123 | 0.223 |   1.587 |    1.458 | 
     | U14/\mult_x_1/clk_r_REG21_S1 | CLK ^      | DFFPOSX1 | 0.123 | 0.002 |   1.589 |    1.460 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin U1/\mult_x_1/clk_r_REG16_S1 /CLK 
Endpoint:   U1/\mult_x_1/clk_r_REG16_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin00_reg[15] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.606
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.851
  Arrival Time                  1.723
  Slack Time                   -0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |          |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                             | clk ^        |          | 0.000 |       |   0.000 |    0.128 | 
     | clk__L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.367 | 
     | clk__L2_I2                  | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.664 | 
     | clk__L3_I6                  | A ^ -> Y ^   | CLKBUF1  | 0.117 | 0.219 |   0.755 |    0.883 | 
     | clk__L4_I13                 | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.246 |   1.001 |    1.128 | 
     | clk__L5_I24                 | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.243 |   1.244 |    1.372 | 
     | clk__L6_I96                 | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.217 |   1.461 |    1.589 | 
     | \Ldin00_reg[15]             | CLK ^ -> Q ^ | DFFSR    | 0.035 | 0.263 |   1.723 |    1.851 | 
     | U1/\mult_x_1/clk_r_REG16_S1 | D ^          | DFFPOSX1 | 0.035 | 0.000 |   1.723 |    1.851 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |            |          |       |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+-------+---------+----------| 
     |                             | clk ^      |          | 0.000 |       |   0.000 |   -0.128 | 
     | clk__L1_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.111 | 
     | clk__L2_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.433 | 
     | clk__L3_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.657 | 
     | clk__L4_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.202 | 0.237 |   1.021 |    0.893 | 
     | U1/U70                      | A ^ -> Y v | INVX1    | 0.111 | 0.164 |   1.186 |    1.058 | 
     | U1/U71                      | A v -> Y ^ | INVX1    | 0.221 | 0.199 |   1.385 |    1.257 | 
     | U1/n2517__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.122 | 0.217 |   1.602 |    1.474 | 
     | U1/\mult_x_1/clk_r_REG16_S1 | CLK ^      | DFFPOSX1 | 0.122 | 0.004 |   1.606 |    1.478 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin U1/\mult_x_1/clk_r_REG6_S1 /CLK 
Endpoint:   U1/\mult_x_1/clk_r_REG6_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin00_reg[25] /Q            (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.610
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.856
  Arrival Time                  1.730
  Slack Time                   -0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |              |          |       |       |  Time   |   Time   | 
     |----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                            | clk ^        |          | 0.000 |       |   0.000 |    0.126 | 
     | clk__L1_I0                 | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.365 | 
     | clk__L2_I2                 | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.662 | 
     | clk__L3_I6                 | A ^ -> Y ^   | CLKBUF1  | 0.117 | 0.219 |   0.755 |    0.881 | 
     | clk__L4_I13                | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.246 |   1.001 |    1.127 | 
     | clk__L5_I24                | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.243 |   1.244 |    1.370 | 
     | clk__L6_I96                | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.217 |   1.461 |    1.587 | 
     | \Ldin00_reg[25]            | CLK ^ -> Q ^ | DFFSR    | 0.045 | 0.269 |   1.730 |    1.855 | 
     | U1/\mult_x_1/clk_r_REG6_S1 | D ^          | DFFPOSX1 | 0.045 | 0.000 |   1.730 |    1.856 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | clk ^      |          | 0.000 |       |   0.000 |   -0.126 | 
     | clk__L1_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.113 | 
     | clk__L2_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.435 | 
     | clk__L3_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.659 | 
     | clk__L4_I0                 | A ^ -> Y ^ | CLKBUF1  | 0.202 | 0.237 |   1.021 |    0.895 | 
     | U1/U70                     | A ^ -> Y v | INVX1    | 0.111 | 0.164 |   1.186 |    1.060 | 
     | U1/U71                     | A v -> Y ^ | INVX1    | 0.221 | 0.199 |   1.385 |    1.259 | 
     | U1/n2517__L1_I1            | A ^ -> Y ^ | CLKBUF1  | 0.125 | 0.222 |   1.607 |    1.481 | 
     | U1/\mult_x_1/clk_r_REG6_S1 | CLK ^      | DFFPOSX1 | 0.125 | 0.003 |   1.610 |    1.484 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin U5/\mult_x_1/clk_r_REG22_S1 /CLK 
Endpoint:   U5/\mult_x_1/clk_r_REG22_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin04_reg[9] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.616
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.860
  Arrival Time                  1.737
  Slack Time                   -0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |          |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                             | clk ^        |          | 0.000 |       |   0.000 |    0.123 | 
     | clk__L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.362 | 
     | clk__L2_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.684 | 
     | clk__L3_I3                  | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.223 |   0.784 |    0.907 | 
     | clk__L4_I6                  | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.231 |   1.014 |    1.138 | 
     | clk__L5_I14                 | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.249 |   1.263 |    1.387 | 
     | clk__L6_I59                 | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.219 |   1.482 |    1.605 | 
     | \Ldin04_reg[9]              | CLK ^ -> Q ^ | DFFSR    | 0.040 | 0.254 |   1.737 |    1.860 | 
     | U5/\mult_x_1/clk_r_REG22_S1 | D ^          | DFFPOSX1 | 0.040 | 0.000 |   1.737 |    1.860 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |            |          |       |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+-------+---------+----------| 
     |                             | clk ^      |          | 0.000 |       |   0.000 |   -0.123 | 
     | clk__L1_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.116 | 
     | clk__L2_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.438 | 
     | clk__L3_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.661 | 
     | clk__L4_I1                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.256 |   1.041 |    0.917 | 
     | U5/U4                       | A ^ -> Y v | INVX1    | 0.101 | 0.128 |   1.168 |    1.045 | 
     | U5/U6                       | A v -> Y ^ | INVX1    | 0.226 | 0.200 |   1.368 |    1.245 | 
     | U5/n2518__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.242 |   1.610 |    1.487 | 
     | U5/\mult_x_1/clk_r_REG22_S1 | CLK ^      | DFFPOSX1 | 0.156 | 0.006 |   1.616 |    1.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin U1/\mult_x_1/clk_r_REG15_S1 /CLK 
Endpoint:   U1/\mult_x_1/clk_r_REG15_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin00_reg[16] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.606
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.852
  Arrival Time                  1.730
  Slack Time                   -0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |          |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                             | clk ^        |          | 0.000 |       |   0.000 |    0.122 | 
     | clk__L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.361 | 
     | clk__L2_I2                  | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.657 | 
     | clk__L3_I6                  | A ^ -> Y ^   | CLKBUF1  | 0.117 | 0.219 |   0.755 |    0.876 | 
     | clk__L4_I13                 | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.246 |   1.001 |    1.122 | 
     | clk__L5_I24                 | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.243 |   1.244 |    1.365 | 
     | clk__L6_I96                 | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.217 |   1.461 |    1.582 | 
     | \Ldin00_reg[16]             | CLK ^ -> Q ^ | DFFSR    | 0.045 | 0.269 |   1.730 |    1.851 | 
     | U1/\mult_x_1/clk_r_REG15_S1 | D ^          | DFFPOSX1 | 0.045 | 0.000 |   1.730 |    1.852 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |            |          |       |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+-------+---------+----------| 
     |                             | clk ^      |          | 0.000 |       |   0.000 |   -0.122 | 
     | clk__L1_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.117 | 
     | clk__L2_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.439 | 
     | clk__L3_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.663 | 
     | clk__L4_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.202 | 0.237 |   1.021 |    0.900 | 
     | U1/U70                      | A ^ -> Y v | INVX1    | 0.111 | 0.164 |   1.186 |    1.064 | 
     | U1/U71                      | A v -> Y ^ | INVX1    | 0.221 | 0.199 |   1.385 |    1.263 | 
     | U1/n2517__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.122 | 0.217 |   1.602 |    1.480 | 
     | U1/\mult_x_1/clk_r_REG15_S1 | CLK ^      | DFFPOSX1 | 0.122 | 0.004 |   1.606 |    1.484 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin U13/\mult_x_1/clk_r_REG23_S1 /CLK 
Endpoint:   U13/\mult_x_1/clk_r_REG23_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin12_reg[8] /Q               (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.652
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.897
  Arrival Time                  1.776
  Slack Time                   -0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.121 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.360 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.682 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.887 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.113 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.362 | 
     | clk__L6_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.220 |   1.461 |    1.582 | 
     | \Ldin12_reg[8]               | CLK ^ -> Q v | DFFSR    | 0.032 | 0.267 |   1.728 |    1.850 | 
     | U13/U2100                    | A v -> Y ^   | INVX1    | 0.042 | 0.047 |   1.776 |    1.897 | 
     | U13/\mult_x_1/clk_r_REG23_S1 | D ^          | DFFPOSX1 | 0.042 | 0.000 |   1.776 |    1.897 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.121 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.118 | 
     | clk__L2_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.440 | 
     | clk__L3_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.644 | 
     | clk__L4_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.226 |   0.992 |    0.871 | 
     | U13/U9                       | A ^ -> Y v | INVX1    | 0.079 | 0.095 |   1.086 |    0.965 | 
     | U13/U82                      | A v -> Y ^ | INVX1    | 0.160 | 0.145 |   1.231 |    1.110 | 
     | U13/n2521__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.109 | 0.205 |   1.436 |    1.315 | 
     | U13/n2521__L2_I1             | A ^ -> Y ^ | CLKBUF1  | 0.127 | 0.213 |   1.648 |    1.527 | 
     | U13/\mult_x_1/clk_r_REG23_S1 | CLK ^      | DFFPOSX1 | 0.127 | 0.003 |   1.652 |    1.531 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin U13/\mult_x_1/clk_r_REG9_S1 /CLK 
Endpoint:   U13/\mult_x_1/clk_r_REG9_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin12_reg[22] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.581
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.827
  Arrival Time                  1.707
  Slack Time                   -0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |          |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                             | clk ^        |          | 0.000 |       |   0.000 |    0.120 | 
     | clk__L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.359 | 
     | clk__L2_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.681 | 
     | clk__L3_I1                  | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.885 | 
     | clk__L4_I2                  | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.112 | 
     | clk__L5_I5                  | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.361 | 
     | clk__L6_I22                 | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.211 |   1.452 |    1.572 | 
     | \Ldin12_reg[22]             | CLK ^ -> Q ^ | DFFSR    | 0.036 | 0.255 |   1.706 |    1.826 | 
     | U13/\mult_x_1/clk_r_REG9_S1 | D ^          | DFFPOSX1 | 0.036 | 0.000 |   1.707 |    1.827 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |            |          |       |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+-------+---------+----------| 
     |                             | clk ^      |          | 0.000 |       |   0.000 |   -0.120 | 
     | clk__L1_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.119 | 
     | clk__L2_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.441 | 
     | clk__L3_I1                  | A ^ -> Y ^ | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.646 | 
     | clk__L4_I2                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.226 |   0.992 |    0.872 | 
     | U13/U8                      | A ^ -> Y v | INVX1    | 0.122 | 0.154 |   1.146 |    1.026 | 
     | U13/U10                     | A v -> Y ^ | INVX1    | 0.227 | 0.208 |   1.354 |    1.234 | 
     | U13/n2517__L1_I1            | A ^ -> Y ^ | CLKBUF1  | 0.132 | 0.220 |   1.574 |    1.454 | 
     | U13/\mult_x_1/clk_r_REG9_S1 | CLK ^      | DFFPOSX1 | 0.132 | 0.007 |   1.581 |    1.461 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin U5/\mult_x_1/clk_r_REG28_S1 /CLK 
Endpoint:   U5/\mult_x_1/clk_r_REG28_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin04_reg[3] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.616
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.859
  Arrival Time                  1.740
  Slack Time                   -0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |          |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                             | clk ^        |          | 0.000 |       |   0.000 |    0.120 | 
     | clk__L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.359 | 
     | clk__L2_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.681 | 
     | clk__L3_I3                  | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.223 |   0.784 |    0.903 | 
     | clk__L4_I6                  | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.231 |   1.014 |    1.134 | 
     | clk__L5_I14                 | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.249 |   1.263 |    1.383 | 
     | clk__L6_I59                 | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.219 |   1.482 |    1.602 | 
     | \Ldin04_reg[3]              | CLK ^ -> Q ^ | DFFSR    | 0.035 | 0.257 |   1.740 |    1.859 | 
     | U5/\mult_x_1/clk_r_REG28_S1 | D ^          | DFFPOSX1 | 0.035 | 0.000 |   1.740 |    1.859 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |            |          |       |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+-------+---------+----------| 
     |                             | clk ^      |          | 0.000 |       |   0.000 |   -0.120 | 
     | clk__L1_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.119 | 
     | clk__L2_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.441 | 
     | clk__L3_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.665 | 
     | clk__L4_I1                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.256 |   1.041 |    0.921 | 
     | U5/U4                       | A ^ -> Y v | INVX1    | 0.101 | 0.128 |   1.168 |    1.049 | 
     | U5/U6                       | A v -> Y ^ | INVX1    | 0.226 | 0.200 |   1.368 |    1.248 | 
     | U5/n2518__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.242 |   1.610 |    1.490 | 
     | U5/\mult_x_1/clk_r_REG28_S1 | CLK ^      | DFFPOSX1 | 0.156 | 0.006 |   1.616 |    1.496 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin U13/\mult_x_1/clk_r_REG15_S1 /CLK 
Endpoint:   U13/\mult_x_1/clk_r_REG15_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin12_reg[16] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.581
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.826
  Arrival Time                  1.706
  Slack Time                   -0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.120 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.359 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.681 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.885 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.111 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.361 | 
     | clk__L6_I22                  | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.211 |   1.452 |    1.571 | 
     | \Ldin12_reg[16]              | CLK ^ -> Q ^ | DFFSR    | 0.035 | 0.254 |   1.706 |    1.826 | 
     | U13/\mult_x_1/clk_r_REG15_S1 | D ^          | DFFPOSX1 | 0.035 | 0.000 |   1.706 |    1.826 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.120 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.119 | 
     | clk__L2_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.441 | 
     | clk__L3_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.646 | 
     | clk__L4_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.226 |   0.992 |    0.872 | 
     | U13/U8                       | A ^ -> Y v | INVX1    | 0.122 | 0.154 |   1.146 |    1.026 | 
     | U13/U10                      | A v -> Y ^ | INVX1    | 0.227 | 0.208 |   1.354 |    1.235 | 
     | U13/n2517__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.132 | 0.220 |   1.574 |    1.455 | 
     | U13/\mult_x_1/clk_r_REG15_S1 | CLK ^      | DFFPOSX1 | 0.132 | 0.006 |   1.581 |    1.461 | 
     +-------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin U5/\mult_x_1/clk_r_REG25_S1 /CLK 
Endpoint:   U5/\mult_x_1/clk_r_REG25_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin04_reg[6] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.616
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.860
  Arrival Time                  1.740
  Slack Time                   -0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |          |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                             | clk ^        |          | 0.000 |       |   0.000 |    0.120 | 
     | clk__L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.359 | 
     | clk__L2_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.681 | 
     | clk__L3_I3                  | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.223 |   0.784 |    0.903 | 
     | clk__L4_I6                  | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.231 |   1.014 |    1.134 | 
     | clk__L5_I14                 | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.249 |   1.263 |    1.383 | 
     | clk__L6_I59                 | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.219 |   1.482 |    1.602 | 
     | \Ldin04_reg[6]              | CLK ^ -> Q ^ | DFFSR    | 0.036 | 0.258 |   1.740 |    1.860 | 
     | U5/\mult_x_1/clk_r_REG25_S1 | D ^          | DFFPOSX1 | 0.036 | 0.000 |   1.740 |    1.860 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |            |          |       |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+-------+---------+----------| 
     |                             | clk ^      |          | 0.000 |       |   0.000 |   -0.120 | 
     | clk__L1_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.119 | 
     | clk__L2_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.441 | 
     | clk__L3_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.665 | 
     | clk__L4_I1                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.256 |   1.041 |    0.921 | 
     | U5/U4                       | A ^ -> Y v | INVX1    | 0.101 | 0.128 |   1.168 |    1.049 | 
     | U5/U6                       | A v -> Y ^ | INVX1    | 0.226 | 0.200 |   1.368 |    1.249 | 
     | U5/n2518__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.242 |   1.610 |    1.491 | 
     | U5/\mult_x_1/clk_r_REG25_S1 | CLK ^      | DFFPOSX1 | 0.156 | 0.006 |   1.616 |    1.497 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin U5/\mult_x_1/clk_r_REG24_S1 /CLK 
Endpoint:   U5/\mult_x_1/clk_r_REG24_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin04_reg[7] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.616
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.860
  Arrival Time                  1.742
  Slack Time                   -0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |          |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                             | clk ^        |          | 0.000 |       |   0.000 |    0.118 | 
     | clk__L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.357 | 
     | clk__L2_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.679 | 
     | clk__L3_I3                  | A ^ -> Y ^   | CLKBUF1  | 0.118 | 0.223 |   0.784 |    0.902 | 
     | clk__L4_I6                  | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.231 |   1.014 |    1.132 | 
     | clk__L5_I14                 | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.249 |   1.263 |    1.381 | 
     | clk__L6_I59                 | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.219 |   1.482 |    1.600 | 
     | \Ldin04_reg[7]              | CLK ^ -> Q ^ | DFFSR    | 0.038 | 0.259 |   1.742 |    1.860 | 
     | U5/\mult_x_1/clk_r_REG24_S1 | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.742 |    1.860 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |            |          |       |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+-------+---------+----------| 
     |                             | clk ^      |          | 0.000 |       |   0.000 |   -0.118 | 
     | clk__L1_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.121 | 
     | clk__L2_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.443 | 
     | clk__L3_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.666 | 
     | clk__L4_I1                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.256 |   1.041 |    0.923 | 
     | U5/U4                       | A ^ -> Y v | INVX1    | 0.101 | 0.128 |   1.168 |    1.050 | 
     | U5/U6                       | A v -> Y ^ | INVX1    | 0.226 | 0.200 |   1.368 |    1.250 | 
     | U5/n2518__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.156 | 0.242 |   1.610 |    1.492 | 
     | U5/\mult_x_1/clk_r_REG24_S1 | CLK ^      | DFFPOSX1 | 0.156 | 0.006 |   1.616 |    1.498 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin U13/\mult_x_1/clk_r_REG12_S1 /CLK 
Endpoint:   U13/\mult_x_1/clk_r_REG12_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin12_reg[19] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.581
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.826
  Arrival Time                  1.708
  Slack Time                   -0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.118 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.357 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.679 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.883 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.110 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.359 | 
     | clk__L6_I22                  | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.211 |   1.452 |    1.570 | 
     | \Ldin12_reg[19]              | CLK ^ -> Q ^ | DFFSR    | 0.038 | 0.256 |   1.708 |    1.826 | 
     | U13/\mult_x_1/clk_r_REG12_S1 | D ^          | DFFPOSX1 | 0.038 | 0.000 |   1.708 |    1.826 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.118 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.121 | 
     | clk__L2_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.443 | 
     | clk__L3_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.647 | 
     | clk__L4_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.226 |   0.992 |    0.874 | 
     | U13/U8                       | A ^ -> Y v | INVX1    | 0.122 | 0.154 |   1.146 |    1.028 | 
     | U13/U10                      | A v -> Y ^ | INVX1    | 0.227 | 0.208 |   1.354 |    1.236 | 
     | U13/n2517__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.132 | 0.220 |   1.574 |    1.456 | 
     | U13/\mult_x_1/clk_r_REG12_S1 | CLK ^      | DFFPOSX1 | 0.132 | 0.007 |   1.581 |    1.463 | 
     +-------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin U13/\mult_x_1/clk_r_REG13_S1 /CLK 
Endpoint:   U13/\mult_x_1/clk_r_REG13_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin12_reg[18] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.580
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.826
  Arrival Time                  1.708
  Slack Time                   -0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.118 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.357 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.679 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.883 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.110 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.359 | 
     | clk__L6_I22                  | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.211 |   1.452 |    1.570 | 
     | \Ldin12_reg[18]              | CLK ^ -> Q ^ | DFFSR    | 0.037 | 0.256 |   1.707 |    1.825 | 
     | U13/\mult_x_1/clk_r_REG13_S1 | D ^          | DFFPOSX1 | 0.037 | 0.000 |   1.708 |    1.826 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.118 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.121 | 
     | clk__L2_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.443 | 
     | clk__L3_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.648 | 
     | clk__L4_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.226 |   0.992 |    0.874 | 
     | U13/U8                       | A ^ -> Y v | INVX1    | 0.122 | 0.154 |   1.146 |    1.028 | 
     | U13/U10                      | A v -> Y ^ | INVX1    | 0.227 | 0.208 |   1.354 |    1.236 | 
     | U13/n2517__L1_I1             | A ^ -> Y ^ | CLKBUF1  | 0.132 | 0.220 |   1.574 |    1.456 | 
     | U13/\mult_x_1/clk_r_REG13_S1 | CLK ^      | DFFPOSX1 | 0.132 | 0.006 |   1.580 |    1.462 | 
     +-------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin U1/\mult_x_1/clk_r_REG22_S1 /CLK 
Endpoint:   U1/\mult_x_1/clk_r_REG22_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin00_reg[9] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.592
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.837
  Arrival Time                  1.720
  Slack Time                   -0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |          |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                             | clk ^        |          | 0.000 |       |   0.000 |    0.117 | 
     | clk__L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.356 | 
     | clk__L2_I2                  | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.653 | 
     | clk__L3_I6                  | A ^ -> Y ^   | CLKBUF1  | 0.117 | 0.219 |   0.755 |    0.872 | 
     | clk__L4_I13                 | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.246 |   1.001 |    1.118 | 
     | clk__L5_I24                 | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.243 |   1.244 |    1.361 | 
     | clk__L6_I96                 | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.217 |   1.461 |    1.578 | 
     | \Ldin00_reg[9]              | CLK ^ -> Q ^ | DFFSR    | 0.036 | 0.259 |   1.720 |    1.837 | 
     | U1/\mult_x_1/clk_r_REG22_S1 | D ^          | DFFPOSX1 | 0.036 | 0.000 |   1.720 |    1.837 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |            |          |       |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+-------+---------+----------| 
     |                             | clk ^      |          | 0.000 |       |   0.000 |   -0.117 | 
     | clk__L1_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.122 | 
     | clk__L2_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.444 | 
     | clk__L3_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.105 | 0.223 |   0.785 |    0.667 | 
     | clk__L4_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.202 | 0.237 |   1.021 |    0.904 | 
     | U1/U70                      | A ^ -> Y v | INVX1    | 0.111 | 0.164 |   1.186 |    1.068 | 
     | U1/U9                       | A v -> Y ^ | INVX1    | 0.202 | 0.185 |   1.371 |    1.253 | 
     | U1/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.124 | 0.215 |   1.586 |    1.469 | 
     | U1/\mult_x_1/clk_r_REG22_S1 | CLK ^      | DFFPOSX1 | 0.124 | 0.006 |   1.592 |    1.474 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin U13/\mult_x_1/clk_r_REG11_S1 /CLK 
Endpoint:   U13/\mult_x_1/clk_r_REG11_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin12_reg[20] /Q              (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.635
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.882
  Arrival Time                  1.764
  Slack Time                   -0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.117 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.356 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.678 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.883 | 
     | clk__L4_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.109 | 
     | clk__L5_I5                   | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.359 | 
     | clk__L6_I23                  | A ^ -> Y ^   | CLKBUF1  | 0.119 | 0.213 |   1.454 |    1.572 | 
     | \Ldin12_reg[20]              | CLK ^ -> Q v | DFFSR    | 0.035 | 0.267 |   1.722 |    1.839 | 
     | U13/U2104                    | A v -> Y ^   | INVX1    | 0.036 | 0.043 |   1.764 |    1.882 | 
     | U13/\mult_x_1/clk_r_REG11_S1 | D ^          | DFFPOSX1 | 0.036 | 0.000 |   1.764 |    1.882 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.117 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.122 | 
     | clk__L2_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.444 | 
     | clk__L3_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.648 | 
     | clk__L4_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.226 |   0.992 |    0.874 | 
     | U13/U9                       | A ^ -> Y v | INVX1    | 0.079 | 0.095 |   1.086 |    0.969 | 
     | U13/U82                      | A v -> Y ^ | INVX1    | 0.160 | 0.145 |   1.231 |    1.113 | 
     | U13/n2521__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.109 | 0.205 |   1.436 |    1.318 | 
     | U13/n2521__L2_I2             | A ^ -> Y ^ | CLKBUF1  | 0.104 | 0.194 |   1.630 |    1.513 | 
     | U13/\mult_x_1/clk_r_REG11_S1 | CLK ^      | DFFPOSX1 | 0.104 | 0.005 |   1.635 |    1.518 | 
     +-------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin U13/\mult_x_1/clk_r_REG7_S1 /CLK 
Endpoint:   U13/\mult_x_1/clk_r_REG7_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin12_reg[24] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.582
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.827
  Arrival Time                  1.710
  Slack Time                   -0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |          |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                             | clk ^        |          | 0.000 |       |   0.000 |    0.117 | 
     | clk__L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.356 | 
     | clk__L2_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.678 | 
     | clk__L3_I1                  | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.883 | 
     | clk__L4_I2                  | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.226 |   0.992 |    1.109 | 
     | clk__L5_I5                  | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.249 |   1.241 |    1.359 | 
     | clk__L6_I22                 | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.211 |   1.452 |    1.569 | 
     | \Ldin12_reg[24]             | CLK ^ -> Q ^ | DFFSR    | 0.040 | 0.258 |   1.709 |    1.827 | 
     | U13/\mult_x_1/clk_r_REG7_S1 | D ^          | DFFPOSX1 | 0.040 | 0.000 |   1.710 |    1.827 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |            |          |       |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+-------+---------+----------| 
     |                             | clk ^      |          | 0.000 |       |   0.000 |   -0.117 | 
     | clk__L1_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.122 | 
     | clk__L2_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.444 | 
     | clk__L3_I1                  | A ^ -> Y ^ | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.648 | 
     | clk__L4_I2                  | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.226 |   0.992 |    0.874 | 
     | U13/U8                      | A ^ -> Y v | INVX1    | 0.122 | 0.154 |   1.146 |    1.028 | 
     | U13/U10                     | A v -> Y ^ | INVX1    | 0.227 | 0.208 |   1.354 |    1.237 | 
     | U13/n2517__L1_I1            | A ^ -> Y ^ | CLKBUF1  | 0.132 | 0.220 |   1.574 |    1.457 | 
     | U13/\mult_x_1/clk_r_REG7_S1 | CLK ^      | DFFPOSX1 | 0.132 | 0.007 |   1.582 |    1.464 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin U13/\mult_x_1/clk_r_REG26_S1 /CLK 
Endpoint:   U13/\mult_x_1/clk_r_REG26_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin12_reg[5] /Q               (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.652
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.898
  Arrival Time                  1.780
  Slack Time                   -0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |          |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                              | clk ^        |          | 0.000 |       |   0.000 |    0.117 | 
     | clk__L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.356 | 
     | clk__L2_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.678 | 
     | clk__L3_I1                   | A ^ -> Y ^   | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.883 | 
     | clk__L4_I3                   | A ^ -> Y ^   | CLKBUF1  | 0.199 | 0.254 |   1.020 |    1.137 | 
     | clk__L5_I8                   | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.227 |   1.247 |    1.364 | 
     | clk__L6_I35                  | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.222 |   1.469 |    1.586 | 
     | \Ldin12_reg[5]               | CLK ^ -> Q v | DFFSR    | 0.032 | 0.263 |   1.732 |    1.849 | 
     | U13/U2099                    | A v -> Y ^   | INVX1    | 0.043 | 0.048 |   1.780 |    1.897 | 
     | U13/\mult_x_1/clk_r_REG26_S1 | D ^          | DFFPOSX1 | 0.043 | 0.000 |   1.780 |    1.898 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | clk ^      |          | 0.000 |       |   0.000 |   -0.117 | 
     | clk__L1_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.122 | 
     | clk__L2_I0                   | A ^ -> Y ^ | CLKBUF1  | 0.207 | 0.322 |   0.561 |    0.444 | 
     | clk__L3_I1                   | A ^ -> Y ^ | CLKBUF1  | 0.091 | 0.205 |   0.765 |    0.648 | 
     | clk__L4_I2                   | A ^ -> Y ^ | CLKBUF1  | 0.168 | 0.226 |   0.992 |    0.874 | 
     | U13/U9                       | A ^ -> Y v | INVX1    | 0.079 | 0.095 |   1.086 |    0.969 | 
     | U13/U82                      | A v -> Y ^ | INVX1    | 0.160 | 0.145 |   1.231 |    1.114 | 
     | U13/n2521__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.109 | 0.205 |   1.436 |    1.318 | 
     | U13/n2521__L2_I1             | A ^ -> Y ^ | CLKBUF1  | 0.127 | 0.213 |   1.648 |    1.531 | 
     | U13/\mult_x_1/clk_r_REG26_S1 | CLK ^      | DFFPOSX1 | 0.127 | 0.004 |   1.652 |    1.535 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin U6/\mult_x_1/clk_r_REG31_S1 /CLK 
Endpoint:   U6/\mult_x_1/clk_r_REG31_S1 /D (^) checked with  leading edge of 
'clk'
Beginpoint: \Ldin05_reg[0] /Q              (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.613
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.851
  Arrival Time                  1.734
  Slack Time                   -0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |              |          |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+-------+---------+----------| 
     |                             | clk ^        |          | 0.000 |       |   0.000 |    0.117 | 
     | clk__L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.356 | 
     | clk__L2_I2                  | A ^ -> Y ^   | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.653 | 
     | clk__L3_I7                  | A ^ -> Y ^   | CLKBUF1  | 0.092 | 0.206 |   0.741 |    0.859 | 
     | clk__L4_I14                 | A ^ -> Y ^   | CLKBUF1  | 0.224 | 0.258 |   0.999 |    1.117 | 
     | clk__L5_I25                 | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.257 |   1.257 |    1.374 | 
     | clk__L6_I100                | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.220 |   1.477 |    1.594 | 
     | \Ldin05_reg[0]              | CLK ^ -> Q ^ | DFFSR    | 0.036 | 0.257 |   1.734 |    1.851 | 
     | U6/\mult_x_1/clk_r_REG31_S1 | D ^          | DFFPOSX1 | 0.036 | 0.000 |   1.734 |    1.851 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |            |          |       |       |  Time   |   Time   | 
     |-----------------------------+------------+----------+-------+-------+---------+----------| 
     |                             | clk ^      |          | 0.000 |       |   0.000 |   -0.117 | 
     | clk__L1_I0                  | A ^ -> Y ^ | CLKBUF1  | 0.226 | 0.239 |   0.239 |    0.122 | 
     | clk__L2_I2                  | A ^ -> Y ^ | CLKBUF1  | 0.210 | 0.297 |   0.536 |    0.419 | 
     | clk__L3_I8                  | A ^ -> Y ^ | CLKBUF1  | 0.117 | 0.219 |   0.754 |    0.637 | 
     | clk__L4_I16                 | A ^ -> Y ^ | CLKBUF1  | 0.174 | 0.234 |   0.988 |    0.871 | 
     | U6/U7                       | A ^ -> Y v | INVX1    | 0.108 | 0.142 |   1.130 |    1.013 | 
     | U6/U10                      | A v -> Y ^ | INVX1    | 0.176 | 0.165 |   1.296 |    1.178 | 
     | U6/n2518__L1_I0             | A ^ -> Y ^ | CLKBUF1  | 0.263 | 0.307 |   1.602 |    1.485 | 
     | U6/\mult_x_1/clk_r_REG31_S1 | CLK ^      | DFFPOSX1 | 0.264 | 0.010 |   1.613 |    1.495 | 
     +------------------------------------------------------------------------------------------+ 

