Flow report for FA
Sun Dec 15 04:49:14 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Flow Summary                                                                    ;
+------------------------------------+--------------------------------------------+
; Flow Status                        ; Successful - Sun Dec 15 04:49:14 2019      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; FA                                         ;
; Top-level Entity Name              ; FA                                         ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2 / 6,272 ( < 1 % )                        ;
;     Total combinational functions  ; 2 / 6,272 ( < 1 % )                        ;
;     Dedicated logic registers      ; 0 / 6,272 ( 0 % )                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 5 / 92 ( 5 % )                             ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                              ;
; Device                             ; EP4CE6E22C6                                ;
; Timing Models                      ; Final                                      ;
+------------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/13/2019 22:51:04 ;
; Main task         ; Compilation         ;
; Revision Name     ; FA                  ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                    ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                          ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 84440845636801.157624506416368 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)         ; <None>        ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                       ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING          ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                         ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                   ; --            ; --          ; --             ;
+-------------------------------------+--------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:09     ; 1.0                     ; 4785 MB             ; 00:00:19                           ;
; Fitter                    ; 00:00:04     ; 1.0                     ; 5043 MB             ; 00:00:03                           ;
; Assembler                 ; 00:00:00     ; 1.0                     ; 4739 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 4811 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4705 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4695 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4699 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 4680 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4684 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4680 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4680 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 4685 MB             ; 00:00:01                           ;
; Total                     ; 00:00:18     ; --                      ; --                  ; 00:00:34                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-TD2OLE3  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off FA -c FA
quartus_fit --read_settings_files=off --write_settings_files=off FA -c FA
quartus_asm --read_settings_files=off --write_settings_files=off FA -c FA
quartus_sta FA -c FA
quartus_eda --read_settings_files=off --write_settings_files=off FA -c FA
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off FA -c FA --vector_source=D:/UNIV/Quartus/FA/Waveform.vwf --testbench_file=D:/UNIV/Quartus/FA/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/UNIV/Quartus/FA/simulation/qsim/ FA -c FA
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off FA -c FA --vector_source=D:/UNIV/Quartus/FA/Waveform.vwf --testbench_file=D:/UNIV/Quartus/FA/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/UNIV/Quartus/FA/simulation/qsim/ FA -c FA
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off FA -c FA --vector_source=D:/UNIV/Quartus/FA/Waveform.vwf --testbench_file=D:/UNIV/Quartus/FA/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/UNIV/Quartus/FA/simulation/qsim/ FA -c FA
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog --write_settings_files=off FA -c FA --vector_source=D:/UNIV/Quartus/FA/Waveform.vwf --testbench_file=D:/UNIV/Quartus/FA/simulation/qsim/Waveform.vwf.vt
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/UNIV/Quartus/FA/simulation/qsim/ FA -c FA



