// Seed: 2725281318
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output id_3
);
  assign id_3 = 1 - id_1;
  wire id_4;
  assign id_4[1] = (id_4);
  logic id_5;
  initial id_2 = 1;
endmodule
