Timing Analyzer report for cpu
Tue Dec  3 13:21:15 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Recovery: 'clk'
 15. Slow 1200mV 85C Model Removal: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Hold: 'clk'
 25. Slow 1200mV 0C Model Recovery: 'clk'
 26. Slow 1200mV 0C Model Removal: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Hold: 'clk'
 35. Fast 1200mV 0C Model Recovery: 'clk'
 36. Fast 1200mV 0C Model Removal: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; cpu                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processors 3-4         ;   0.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 94.63 MHz ; 94.63 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -8.759 ; -447.038           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.388 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.729 ; -96.751               ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 1.346 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -140.864                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.759 ; processor:processador|registers[0][3] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.097     ; 9.660      ;
; -8.734 ; processor:processador|reg1[0]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.665      ;
; -8.693 ; processor:processador|registers[0][5] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.617      ;
; -8.649 ; processor:processador|registers[0][4] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.097     ; 9.550      ;
; -8.646 ; processor:processador|registers[0][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.097     ; 9.547      ;
; -8.621 ; processor:processador|reg1[0]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.552      ;
; -8.607 ; processor:processador|reg1[1]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.538      ;
; -8.597 ; processor:processador|reg2[1]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.528      ;
; -8.592 ; processor:processador|reg2[0]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.523      ;
; -8.580 ; processor:processador|registers[0][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.504      ;
; -8.567 ; processor:processador|registers[1][1] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.071     ; 9.494      ;
; -8.527 ; processor:processador|registers[0][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.097     ; 9.428      ;
; -8.513 ; processor:processador|reg1[0]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.444      ;
; -8.485 ; processor:processador|reg1[1]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.416      ;
; -8.484 ; processor:processador|reg2[1]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.415      ;
; -8.482 ; processor:processador|registers[0][7] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.406      ;
; -8.479 ; processor:processador|reg2[0]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.410      ;
; -8.474 ; processor:processador|registers[1][5] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.403      ;
; -8.462 ; processor:processador|registers[2][5] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.383      ;
; -8.459 ; processor:processador|registers[2][7] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.380      ;
; -8.454 ; processor:processador|registers[1][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.071     ; 9.381      ;
; -8.432 ; processor:processador|registers[0][1] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.356      ;
; -8.426 ; processor:processador|registers[1][7] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.355      ;
; -8.425 ; processor:processador|registers[1][6] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.354      ;
; -8.424 ; processor:processador|registers[0][3] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.096     ; 9.326      ;
; -8.399 ; processor:processador|reg1[0]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 9.331      ;
; -8.398 ; processor:processador|registers[0][3] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.097     ; 9.299      ;
; -8.395 ; processor:processador|registers[0][6] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.319      ;
; -8.376 ; processor:processador|registers[2][6] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.297      ;
; -8.370 ; processor:processador|reg1[1]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.301      ;
; -8.369 ; processor:processador|registers[0][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.293      ;
; -8.361 ; processor:processador|registers[1][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.290      ;
; -8.358 ; processor:processador|registers[0][5] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.073     ; 9.283      ;
; -8.352 ; processor:processador|registers[0][2] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.097     ; 9.253      ;
; -8.350 ; processor:processador|registers[1][4] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.279      ;
; -8.349 ; processor:processador|registers[2][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.270      ;
; -8.346 ; processor:processador|registers[1][1] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.071     ; 9.273      ;
; -8.346 ; processor:processador|registers[2][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.267      ;
; -8.327 ; processor:processador|registers[1][3] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.256      ;
; -8.324 ; processor:processador|registers[0][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.248      ;
; -8.319 ; processor:processador|registers[0][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.243      ;
; -8.314 ; processor:processador|registers[0][4] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.096     ; 9.216      ;
; -8.313 ; processor:processador|registers[1][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.242      ;
; -8.303 ; processor:processador|registers[1][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.232      ;
; -8.281 ; processor:processador|registers[0][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.205      ;
; -8.272 ; processor:processador|reg1[1]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 9.204      ;
; -8.263 ; processor:processador|registers[2][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.184      ;
; -8.262 ; processor:processador|reg2[1]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 9.194      ;
; -8.261 ; processor:processador|registers[0][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.185      ;
; -8.257 ; processor:processador|reg2[0]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 9.189      ;
; -8.253 ; processor:processador|registers[2][4] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.174      ;
; -8.232 ; processor:processador|registers[1][1] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.160      ;
; -8.230 ; processor:processador|registers[2][3] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.151      ;
; -8.230 ; processor:processador|registers[0][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.097     ; 9.131      ;
; -8.228 ; processor:processador|registers[1][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.157      ;
; -8.227 ; processor:processador|registers[0][4] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.097     ; 9.128      ;
; -8.214 ; processor:processador|registers[1][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.143      ;
; -8.211 ; processor:processador|registers[0][1] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.074     ; 9.135      ;
; -8.205 ; processor:processador|registers[1][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.134      ;
; -8.202 ; processor:processador|registers[2][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.123      ;
; -8.184 ; processor:processador|registers[2][2] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.105      ;
; -8.170 ; processor:processador|reg2[1]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.101      ;
; -8.165 ; processor:processador|reg2[0]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.096      ;
; -8.147 ; processor:processador|registers[0][7] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.073     ; 9.072      ;
; -8.142 ; processor:processador|registers[1][2] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.071      ;
; -8.139 ; processor:processador|registers[1][5] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.069      ;
; -8.131 ; processor:processador|registers[2][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.052      ;
; -8.127 ; processor:processador|registers[2][5] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.076     ; 9.049      ;
; -8.124 ; processor:processador|registers[2][7] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.076     ; 9.046      ;
; -8.117 ; processor:processador|registers[2][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.038      ;
; -8.097 ; processor:processador|registers[0][1] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.073     ; 9.022      ;
; -8.093 ; processor:processador|registers[2][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.014      ;
; -8.091 ; processor:processador|registers[1][7] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.021      ;
; -8.090 ; processor:processador|registers[1][6] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.068     ; 9.020      ;
; -8.062 ; processor:processador|registers[2][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.077     ; 8.983      ;
; -8.060 ; processor:processador|registers[0][6] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.073     ; 8.985      ;
; -8.047 ; processor:processador|registers[1][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.069     ; 8.976      ;
; -8.041 ; processor:processador|registers[2][6] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.076     ; 8.963      ;
; -8.034 ; processor:processador|registers[0][6] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.074     ; 8.958      ;
; -8.027 ; processor:processador|registers[1][6] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.069     ; 8.956      ;
; -8.020 ; processor:processador|registers[1][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.069     ; 8.949      ;
; -8.017 ; processor:processador|registers[0][2] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.096     ; 8.919      ;
; -8.016 ; processor:processador|registers[2][6] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.077     ; 8.937      ;
; -8.015 ; processor:processador|registers[1][4] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.945      ;
; -8.003 ; processor:processador|registers[1][6] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.069     ; 8.932      ;
; -7.992 ; processor:processador|registers[1][3] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.922      ;
; -7.986 ; processor:processador|registers[2][1] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.079     ; 8.905      ;
; -7.981 ; processor:processador|reg2[1]         ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.067     ; 8.912      ;
; -7.967 ; processor:processador|registers[0][2] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.097     ; 8.868      ;
; -7.928 ; processor:processador|registers[1][4] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.069     ; 8.857      ;
; -7.919 ; processor:processador|registers[0][3] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.097     ; 8.820      ;
; -7.918 ; processor:processador|registers[2][4] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.076     ; 8.840      ;
; -7.900 ; processor:processador|registers[1][3] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.069     ; 8.829      ;
; -7.899 ; processor:processador|registers[0][6] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.074     ; 8.823      ;
; -7.895 ; processor:processador|registers[2][3] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.076     ; 8.817      ;
; -7.894 ; processor:processador|reg1[0]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.067     ; 8.825      ;
; -7.886 ; processor:processador|registers[0][3] ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.097     ; 8.787      ;
; -7.873 ; processor:processador|registers[2][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.079     ; 8.792      ;
; -7.869 ; processor:processador|registers[2][3] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.077     ; 8.790      ;
; -7.861 ; processor:processador|reg1[0]         ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.067     ; 8.792      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.388 ; processor:processador|regI[1]         ; processor:processador|regI[1]                                                                              ; clk          ; clk         ; 0.000        ; 0.095      ; 0.669      ;
; 0.390 ; processor:processador|mem_step        ; processor:processador|mem_step                                                                             ; clk          ; clk         ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; processor:processador|state.RINST     ; processor:processador|state.RINST                                                                          ; clk          ; clk         ; 0.000        ; 0.093      ; 0.669      ;
; 0.405 ; processor:processador|regI[2]         ; processor:processador|regI[2]                                                                              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; processor:processador|regI[4]         ; processor:processador|regI[4]                                                                              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; processor:processador|regI[6]         ; processor:processador|regI[6]                                                                              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; processor:processador|flags[1]        ; processor:processador|flags[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; processor:processador|flags[0]        ; processor:processador|flags[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; processor:processador|stmem           ; processor:processador|stmem                                                                                ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; processor:processador|var             ; processor:processador|var                                                                                  ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; processor:processador|state.RESET     ; processor:processador|state.RESET                                                                          ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; processor:processador|reseted         ; processor:processador|reseted                                                                              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; processor:processador|regI[0]         ; processor:processador|regI[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; processor:processador|regI[3]         ; processor:processador|regI[3]                                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; processor:processador|regI[5]         ; processor:processador|regI[5]                                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; processor:processador|regI[7]         ; processor:processador|regI[7]                                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.669      ;
; 0.619 ; processor:processador|command[12]     ; processor:processador|int[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.076      ; 0.881      ;
; 0.644 ; processor:processador|reg1[1]         ; processor:processador|m_w[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.076      ; 0.906      ;
; 0.645 ; processor:processador|reg1[1]         ; processor:processador|m_w[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.076      ; 0.907      ;
; 0.688 ; processor:processador|flags[1]        ; processor:processador|flags[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.078      ; 0.952      ;
; 0.724 ; processor:processador|state.RESET     ; processor:processador|reseted                                                                              ; clk          ; clk         ; 0.000        ; 0.078      ; 0.988      ;
; 0.759 ; processor:processador|command[14]     ; processor:processador|int[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.076      ; 1.021      ;
; 0.780 ; processor:processador|reg1[1]         ; processor:processador|m_w[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.076      ; 1.042      ;
; 0.780 ; processor:processador|reg1[1]         ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.076      ; 1.042      ;
; 0.785 ; processor:processador|state.RESET     ; processor:processador|address[1]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.544      ; 1.515      ;
; 0.801 ; processor:processador|command[8]      ; processor:processador|int[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.076      ; 1.063      ;
; 0.883 ; processor:processador|m_w[6]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.367      ; 0.992      ;
; 0.895 ; processor:processador|command[1]      ; processor:processador|op_type[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 1.155      ;
; 0.904 ; processor:processador|command[1]      ; processor:processador|op_type[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 1.164      ;
; 0.904 ; processor:processador|command[1]      ; processor:processador|iinstruction[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.164      ;
; 0.918 ; processor:processador|m_w[7]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.367      ; 1.027      ;
; 0.928 ; processor:processador|address[7]~reg0 ; processor:processador|address[7]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.192      ;
; 0.937 ; processor:processador|command[3]      ; processor:processador|iinstruction[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.197      ;
; 0.947 ; processor:processador|state.RESET     ; processor:processador|command[7]                                                                           ; clk          ; clk         ; 0.000        ; 0.095      ; 1.228      ;
; 0.961 ; processor:processador|op_type[1]      ; processor:processador|mem_step                                                                             ; clk          ; clk         ; 0.000        ; 0.472      ; 1.619      ;
; 0.980 ; processor:processador|command[13]     ; processor:processador|int[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.076      ; 1.242      ;
; 0.986 ; processor:processador|command[10]     ; processor:processador|int[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.076      ; 1.248      ;
; 0.989 ; processor:processador|address[6]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.356      ; 1.087      ;
; 1.017 ; processor:processador|state.RESET     ; processor:processador|iinstruction[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.271      ;
; 1.018 ; processor:processador|state.RESET     ; processor:processador|iinstruction[0]                                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.272      ;
; 1.021 ; processor:processador|address[3]~reg0 ; processor:processador|address[3]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.285      ;
; 1.028 ; processor:processador|registers[2][1] ; processor:processador|m_w[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.066      ; 1.280      ;
; 1.044 ; processor:processador|command[0]      ; processor:processador|iinstruction[0]                                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.304      ;
; 1.086 ; processor:processador|registers[1][2] ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.075      ; 1.347      ;
; 1.124 ; processor:processador|mem_step        ; processor:processador|state.RINST                                                                          ; clk          ; clk         ; 0.000        ; 0.089      ; 1.399      ;
; 1.132 ; processor:processador|address[2]~reg0 ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.396      ;
; 1.133 ; processor:processador|address[4]~reg0 ; processor:processador|address[4]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.397      ;
; 1.135 ; processor:processador|command[0]      ; processor:processador|op_type[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 1.395      ;
; 1.136 ; processor:processador|command[0]      ; processor:processador|op_type[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 1.396      ;
; 1.159 ; processor:processador|registers[2][3] ; processor:processador|m_w[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 1.412      ;
; 1.159 ; processor:processador|registers[2][4] ; processor:processador|m_w[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 1.412      ;
; 1.160 ; processor:processador|command[3]      ; processor:processador|op_type[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 1.420      ;
; 1.177 ; processor:processador|state.RESET     ; processor:processador|command[3]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.435      ;
; 1.178 ; processor:processador|state.RESET     ; processor:processador|command[14]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.436      ;
; 1.178 ; processor:processador|state.RESET     ; processor:processador|command[10]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.436      ;
; 1.179 ; processor:processador|state.RESET     ; processor:processador|command[12]                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.437      ;
; 1.180 ; processor:processador|state.RESET     ; processor:processador|command[9]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.438      ;
; 1.180 ; processor:processador|state.RESET     ; processor:processador|command[5]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.438      ;
; 1.181 ; processor:processador|state.RESET     ; processor:processador|command[8]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.439      ;
; 1.187 ; processor:processador|state.MEM       ; processor:processador|mem_step                                                                             ; clk          ; clk         ; 0.000        ; 0.460      ; 1.833      ;
; 1.187 ; processor:processador|registers[1][4] ; processor:processador|m_w[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.075      ; 1.448      ;
; 1.193 ; processor:processador|address[0]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.358      ; 1.293      ;
; 1.194 ; processor:processador|state.RESET     ; processor:processador|flags[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.460      ;
; 1.194 ; processor:processador|state.RESET     ; processor:processador|flags[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.460      ;
; 1.194 ; processor:processador|state.RESET     ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.460      ;
; 1.199 ; processor:processador|address[4]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.380      ; 1.321      ;
; 1.200 ; processor:processador|address[2]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.380      ; 1.322      ;
; 1.203 ; processor:processador|command[3]      ; processor:processador|op_type[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 1.463      ;
; 1.206 ; processor:processador|address[5]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.380      ; 1.328      ;
; 1.208 ; processor:processador|address[3]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.380      ; 1.330      ;
; 1.216 ; processor:processador|address[5]~reg0 ; processor:processador|address[5]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.480      ;
; 1.224 ; processor:processador|registers[2][2] ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 1.477      ;
; 1.226 ; processor:processador|m_w[4]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.398      ; 1.366      ;
; 1.232 ; processor:processador|address[7]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.380      ; 1.354      ;
; 1.232 ; processor:processador|op_type[1]      ; processor:processador|registers[2][0]                                                                      ; clk          ; clk         ; 0.000        ; 0.066      ; 1.484      ;
; 1.235 ; processor:processador|op_type[1]      ; processor:processador|registers[2][1]                                                                      ; clk          ; clk         ; 0.000        ; 0.066      ; 1.487      ;
; 1.236 ; processor:processador|registers[1][3] ; processor:processador|m_w[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.075      ; 1.497      ;
; 1.244 ; processor:processador|state.RESET     ; processor:processador|iinstruction[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.498      ;
; 1.245 ; processor:processador|state.RESET     ; processor:processador|iinstruction[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.499      ;
; 1.247 ; processor:processador|state.RESET     ; processor:processador|address[6]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.515      ;
; 1.247 ; processor:processador|state.RESET     ; processor:processador|stmem                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.515      ;
; 1.254 ; processor:processador|regI[5]         ; processor:processador|registers[2][5]                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.520      ;
; 1.263 ; processor:processador|state.RESET     ; processor:processador|address[7]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.058      ; 1.507      ;
; 1.263 ; processor:processador|state.RESET     ; processor:processador|address[4]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.058      ; 1.507      ;
; 1.263 ; processor:processador|state.RESET     ; processor:processador|address[5]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.058      ; 1.507      ;
; 1.263 ; processor:processador|state.RESET     ; processor:processador|address[3]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.058      ; 1.507      ;
; 1.263 ; processor:processador|state.RESET     ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.058      ; 1.507      ;
; 1.278 ; processor:processador|address[1]~reg0 ; processor:processador|address[1]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.097      ; 1.561      ;
; 1.281 ; processor:processador|command[9]      ; processor:processador|int[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.076      ; 1.543      ;
; 1.282 ; processor:processador|state.RESET     ; processor:processador|registers[0][4]                                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.542      ;
; 1.282 ; processor:processador|state.RESET     ; processor:processador|registers[0][3]                                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.542      ;
; 1.282 ; processor:processador|state.RESET     ; processor:processador|registers[0][2]                                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.542      ;
; 1.284 ; processor:processador|state.RESET     ; processor:processador|registers[2][0]                                                                      ; clk          ; clk         ; 0.000        ; 0.056      ; 1.526      ;
; 1.284 ; processor:processador|state.RESET     ; processor:processador|registers[2][1]                                                                      ; clk          ; clk         ; 0.000        ; 0.056      ; 1.526      ;
; 1.293 ; processor:processador|state.RESET     ; processor:processador|command[15]                                                                          ; clk          ; clk         ; 0.000        ; 0.095      ; 1.574      ;
; 1.306 ; processor:processador|state.RESET     ; processor:processador|registers[1][1]                                                                      ; clk          ; clk         ; 0.000        ; 0.048      ; 1.540      ;
; 1.306 ; processor:processador|state.RESET     ; processor:processador|registers[1][0]                                                                      ; clk          ; clk         ; 0.000        ; 0.048      ; 1.540      ;
; 1.327 ; processor:processador|address[4]~reg0 ; processor:processador|address[3]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.591      ;
; 1.331 ; processor:processador|iinstruction[2] ; processor:processador|flags[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.090      ; 1.607      ;
; 1.334 ; processor:processador|state.IDLE      ; processor:processador|stmem                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.602      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.729 ; processor:processador|reseted ; processor:processador|registers[1][7] ; clk          ; clk         ; 1.000        ; -0.109     ; 2.618      ;
; -1.729 ; processor:processador|reseted ; processor:processador|registers[1][6] ; clk          ; clk         ; 1.000        ; -0.109     ; 2.618      ;
; -1.729 ; processor:processador|reseted ; processor:processador|registers[1][4] ; clk          ; clk         ; 1.000        ; -0.109     ; 2.618      ;
; -1.729 ; processor:processador|reseted ; processor:processador|registers[1][3] ; clk          ; clk         ; 1.000        ; -0.109     ; 2.618      ;
; -1.729 ; processor:processador|reseted ; processor:processador|registers[1][5] ; clk          ; clk         ; 1.000        ; -0.109     ; 2.618      ;
; -1.729 ; processor:processador|reseted ; processor:processador|registers[1][2] ; clk          ; clk         ; 1.000        ; -0.109     ; 2.618      ;
; -1.705 ; processor:processador|reseted ; processor:processador|reg1[1]         ; clk          ; clk         ; 1.000        ; -0.110     ; 2.593      ;
; -1.705 ; processor:processador|reseted ; processor:processador|reg1[0]         ; clk          ; clk         ; 1.000        ; -0.110     ; 2.593      ;
; -1.705 ; processor:processador|reseted ; processor:processador|reg2[0]         ; clk          ; clk         ; 1.000        ; -0.110     ; 2.593      ;
; -1.705 ; processor:processador|reseted ; processor:processador|reg2[1]         ; clk          ; clk         ; 1.000        ; -0.110     ; 2.593      ;
; -1.699 ; processor:processador|reseted ; processor:processador|registers[0][7] ; clk          ; clk         ; 1.000        ; -0.104     ; 2.593      ;
; -1.699 ; processor:processador|reseted ; processor:processador|registers[0][6] ; clk          ; clk         ; 1.000        ; -0.104     ; 2.593      ;
; -1.699 ; processor:processador|reseted ; processor:processador|registers[0][1] ; clk          ; clk         ; 1.000        ; -0.104     ; 2.593      ;
; -1.699 ; processor:processador|reseted ; processor:processador|registers[0][5] ; clk          ; clk         ; 1.000        ; -0.104     ; 2.593      ;
; -1.699 ; processor:processador|reseted ; processor:processador|registers[0][0] ; clk          ; clk         ; 1.000        ; -0.104     ; 2.593      ;
; -1.655 ; processor:processador|reseted ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.100     ; 2.553      ;
; -1.655 ; processor:processador|reseted ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.100     ; 2.553      ;
; -1.597 ; processor:processador|reseted ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.494      ;
; -1.597 ; processor:processador|reseted ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.494      ;
; -1.597 ; processor:processador|reseted ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.494      ;
; -1.597 ; processor:processador|reseted ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.494      ;
; -1.597 ; processor:processador|reseted ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.494      ;
; -1.597 ; processor:processador|reseted ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.101     ; 2.494      ;
; -1.596 ; processor:processador|reseted ; processor:processador|iinstruction[3] ; clk          ; clk         ; 1.000        ; -0.088     ; 2.506      ;
; -1.596 ; processor:processador|reseted ; processor:processador|iinstruction[0] ; clk          ; clk         ; 1.000        ; -0.088     ; 2.506      ;
; -1.596 ; processor:processador|reseted ; processor:processador|iinstruction[2] ; clk          ; clk         ; 1.000        ; -0.088     ; 2.506      ;
; -1.596 ; processor:processador|reseted ; processor:processador|iinstruction[1] ; clk          ; clk         ; 1.000        ; -0.088     ; 2.506      ;
; -1.591 ; processor:processador|reseted ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 1.000        ; -0.074     ; 2.515      ;
; -1.591 ; processor:processador|reseted ; processor:processador|stmem           ; clk          ; clk         ; 1.000        ; -0.074     ; 2.515      ;
; -1.499 ; processor:processador|reseted ; processor:processador|registers[1][1] ; clk          ; clk         ; 1.000        ; -0.107     ; 2.390      ;
; -1.499 ; processor:processador|reseted ; processor:processador|registers[1][0] ; clk          ; clk         ; 1.000        ; -0.107     ; 2.390      ;
; -1.464 ; processor:processador|reseted ; processor:processador|registers[0][4] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.381      ;
; -1.464 ; processor:processador|reseted ; processor:processador|registers[0][3] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.381      ;
; -1.464 ; processor:processador|reseted ; processor:processador|registers[0][2] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.381      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[8]      ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[14]     ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[13]     ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[12]     ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[11]     ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[9]      ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[10]     ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[1]      ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[2]      ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[4]      ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[0]      ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[5]      ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[6]      ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.454 ; processor:processador|reseted ; processor:processador|command[3]      ; clk          ; clk         ; 1.000        ; -0.084     ; 2.368      ;
; -1.410 ; processor:processador|reseted ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 1.000        ; -0.098     ; 2.310      ;
; -1.410 ; processor:processador|reseted ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 1.000        ; -0.098     ; 2.310      ;
; -1.410 ; processor:processador|reseted ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 1.000        ; -0.098     ; 2.310      ;
; -1.410 ; processor:processador|reseted ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 1.000        ; -0.098     ; 2.310      ;
; -1.410 ; processor:processador|reseted ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 1.000        ; -0.098     ; 2.310      ;
; -1.393 ; processor:processador|reseted ; processor:processador|command[15]     ; clk          ; clk         ; 1.000        ; -0.061     ; 2.330      ;
; -1.393 ; processor:processador|reseted ; processor:processador|command[7]      ; clk          ; clk         ; 1.000        ; -0.061     ; 2.330      ;
; -1.180 ; processor:processador|reseted ; processor:processador|state.RINST     ; clk          ; clk         ; 1.000        ; 0.287      ; 2.465      ;
; -1.148 ; processor:processador|reseted ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 1.000        ; 0.369      ; 2.515      ;
; -1.078 ; processor:processador|reseted ; processor:processador|mem_step        ; clk          ; clk         ; 1.000        ; 0.291      ; 2.367      ;
; -1.077 ; processor:processador|reseted ; processor:processador|flags[1]        ; clk          ; clk         ; 1.000        ; -0.076     ; 1.999      ;
; -1.077 ; processor:processador|reseted ; processor:processador|flags[0]        ; clk          ; clk         ; 1.000        ; -0.076     ; 1.999      ;
; -1.077 ; processor:processador|reseted ; processor:processador|state.MEM       ; clk          ; clk         ; 1.000        ; -0.076     ; 1.999      ;
; -1.077 ; processor:processador|reseted ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 1.000        ; -0.076     ; 1.999      ;
; -0.827 ; processor:processador|reseted ; processor:processador|state.IDLE      ; clk          ; clk         ; 1.000        ; -0.078     ; 1.747      ;
; -0.827 ; processor:processador|reseted ; processor:processador|state.OP        ; clk          ; clk         ; 1.000        ; -0.078     ; 1.747      ;
; -0.827 ; processor:processador|reseted ; processor:processador|state.RESET     ; clk          ; clk         ; 1.000        ; -0.078     ; 1.747      ;
; -0.827 ; processor:processador|reseted ; processor:processador|reseted         ; clk          ; clk         ; 1.000        ; -0.078     ; 1.747      ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.346 ; processor:processador|reseted ; processor:processador|state.IDLE      ; clk          ; clk         ; 0.000        ; 0.078      ; 1.610      ;
; 1.346 ; processor:processador|reseted ; processor:processador|state.OP        ; clk          ; clk         ; 0.000        ; 0.078      ; 1.610      ;
; 1.346 ; processor:processador|reseted ; processor:processador|state.RESET     ; clk          ; clk         ; 0.000        ; 0.078      ; 1.610      ;
; 1.346 ; processor:processador|reseted ; processor:processador|reseted         ; clk          ; clk         ; 0.000        ; 0.078      ; 1.610      ;
; 1.554 ; processor:processador|reseted ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.462      ; 2.202      ;
; 1.571 ; processor:processador|reseted ; processor:processador|flags[1]        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.571 ; processor:processador|reseted ; processor:processador|flags[0]        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.571 ; processor:processador|reseted ; processor:processador|state.MEM       ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.571 ; processor:processador|reseted ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.080      ; 1.837      ;
; 1.629 ; processor:processador|reseted ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.544      ; 2.359      ;
; 1.689 ; processor:processador|reseted ; processor:processador|state.RINST     ; clk          ; clk         ; 0.000        ; 0.458      ; 2.333      ;
; 1.879 ; processor:processador|reseted ; processor:processador|command[15]     ; clk          ; clk         ; 0.000        ; 0.095      ; 2.160      ;
; 1.879 ; processor:processador|reseted ; processor:processador|command[7]      ; clk          ; clk         ; 0.000        ; 0.095      ; 2.160      ;
; 1.903 ; processor:processador|reseted ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 0.000        ; 0.058      ; 2.147      ;
; 1.903 ; processor:processador|reseted ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 0.000        ; 0.058      ; 2.147      ;
; 1.903 ; processor:processador|reseted ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 0.000        ; 0.058      ; 2.147      ;
; 1.903 ; processor:processador|reseted ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.058      ; 2.147      ;
; 1.903 ; processor:processador|reseted ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.058      ; 2.147      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[8]      ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[14]     ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[13]     ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[12]     ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[11]     ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[9]      ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[10]     ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[1]      ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[4]      ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[0]      ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[5]      ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[6]      ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.947 ; processor:processador|reseted ; processor:processador|command[3]      ; clk          ; clk         ; 0.000        ; 0.072      ; 2.205      ;
; 1.953 ; processor:processador|reseted ; processor:processador|registers[0][4] ; clk          ; clk         ; 0.000        ; 0.074      ; 2.213      ;
; 1.953 ; processor:processador|reseted ; processor:processador|registers[0][3] ; clk          ; clk         ; 0.000        ; 0.074      ; 2.213      ;
; 1.953 ; processor:processador|reseted ; processor:processador|registers[0][2] ; clk          ; clk         ; 0.000        ; 0.074      ; 2.213      ;
; 1.987 ; processor:processador|reseted ; processor:processador|registers[1][1] ; clk          ; clk         ; 0.000        ; 0.048      ; 2.221      ;
; 1.987 ; processor:processador|reseted ; processor:processador|registers[1][0] ; clk          ; clk         ; 0.000        ; 0.048      ; 2.221      ;
; 2.091 ; processor:processador|reseted ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 0.000        ; 0.082      ; 2.359      ;
; 2.091 ; processor:processador|reseted ; processor:processador|stmem           ; clk          ; clk         ; 0.000        ; 0.082      ; 2.359      ;
; 2.106 ; processor:processador|reseted ; processor:processador|iinstruction[3] ; clk          ; clk         ; 0.000        ; 0.068      ; 2.360      ;
; 2.106 ; processor:processador|reseted ; processor:processador|iinstruction[0] ; clk          ; clk         ; 0.000        ; 0.068      ; 2.360      ;
; 2.106 ; processor:processador|reseted ; processor:processador|iinstruction[2] ; clk          ; clk         ; 0.000        ; 0.068      ; 2.360      ;
; 2.106 ; processor:processador|reseted ; processor:processador|iinstruction[1] ; clk          ; clk         ; 0.000        ; 0.068      ; 2.360      ;
; 2.114 ; processor:processador|reseted ; processor:processador|registers[2][2] ; clk          ; clk         ; 0.000        ; 0.054      ; 2.354      ;
; 2.114 ; processor:processador|reseted ; processor:processador|registers[2][3] ; clk          ; clk         ; 0.000        ; 0.054      ; 2.354      ;
; 2.114 ; processor:processador|reseted ; processor:processador|registers[2][4] ; clk          ; clk         ; 0.000        ; 0.054      ; 2.354      ;
; 2.114 ; processor:processador|reseted ; processor:processador|registers[2][5] ; clk          ; clk         ; 0.000        ; 0.054      ; 2.354      ;
; 2.114 ; processor:processador|reseted ; processor:processador|registers[2][6] ; clk          ; clk         ; 0.000        ; 0.054      ; 2.354      ;
; 2.114 ; processor:processador|reseted ; processor:processador|registers[2][7] ; clk          ; clk         ; 0.000        ; 0.054      ; 2.354      ;
; 2.167 ; processor:processador|reseted ; processor:processador|registers[2][0] ; clk          ; clk         ; 0.000        ; 0.056      ; 2.409      ;
; 2.167 ; processor:processador|reseted ; processor:processador|registers[2][1] ; clk          ; clk         ; 0.000        ; 0.056      ; 2.409      ;
; 2.188 ; processor:processador|reseted ; processor:processador|registers[0][7] ; clk          ; clk         ; 0.000        ; 0.051      ; 2.425      ;
; 2.188 ; processor:processador|reseted ; processor:processador|registers[0][6] ; clk          ; clk         ; 0.000        ; 0.051      ; 2.425      ;
; 2.188 ; processor:processador|reseted ; processor:processador|registers[0][1] ; clk          ; clk         ; 0.000        ; 0.051      ; 2.425      ;
; 2.188 ; processor:processador|reseted ; processor:processador|registers[0][5] ; clk          ; clk         ; 0.000        ; 0.051      ; 2.425      ;
; 2.188 ; processor:processador|reseted ; processor:processador|registers[0][0] ; clk          ; clk         ; 0.000        ; 0.051      ; 2.425      ;
; 2.208 ; processor:processador|reseted ; processor:processador|reg1[1]         ; clk          ; clk         ; 0.000        ; 0.044      ; 2.438      ;
; 2.208 ; processor:processador|reseted ; processor:processador|reg1[0]         ; clk          ; clk         ; 0.000        ; 0.044      ; 2.438      ;
; 2.208 ; processor:processador|reseted ; processor:processador|reg2[0]         ; clk          ; clk         ; 0.000        ; 0.044      ; 2.438      ;
; 2.208 ; processor:processador|reseted ; processor:processador|reg2[1]         ; clk          ; clk         ; 0.000        ; 0.044      ; 2.438      ;
; 2.237 ; processor:processador|reseted ; processor:processador|registers[1][7] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.469      ;
; 2.237 ; processor:processador|reseted ; processor:processador|registers[1][6] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.469      ;
; 2.237 ; processor:processador|reseted ; processor:processador|registers[1][4] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.469      ;
; 2.237 ; processor:processador|reseted ; processor:processador|registers[1][3] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.469      ;
; 2.237 ; processor:processador|reseted ; processor:processador|registers[1][5] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.469      ;
; 2.237 ; processor:processador|reseted ; processor:processador|registers[1][2] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.469      ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 103.37 MHz ; 103.37 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -7.954 ; -403.217          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.342 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -1.457 ; -80.382              ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 1.223 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -140.732                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.954 ; processor:processador|registers[0][3] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.092     ; 8.861      ;
; -7.907 ; processor:processador|reg1[0]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.844      ;
; -7.894 ; processor:processador|registers[0][4] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.092     ; 8.801      ;
; -7.885 ; processor:processador|registers[0][5] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.816      ;
; -7.871 ; processor:processador|reg2[1]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.808      ;
; -7.866 ; processor:processador|reg2[0]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.803      ;
; -7.836 ; processor:processador|registers[0][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.092     ; 8.743      ;
; -7.807 ; processor:processador|reg1[1]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.744      ;
; -7.789 ; processor:processador|reg1[0]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.726      ;
; -7.787 ; processor:processador|registers[1][1] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.720      ;
; -7.776 ; processor:processador|registers[0][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.092     ; 8.683      ;
; -7.767 ; processor:processador|registers[0][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.698      ;
; -7.764 ; processor:processador|registers[1][5] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.699      ;
; -7.753 ; processor:processador|reg2[1]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.690      ;
; -7.748 ; processor:processador|reg2[0]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.685      ;
; -7.743 ; processor:processador|registers[2][7] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.674      ;
; -7.709 ; processor:processador|registers[1][7] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.644      ;
; -7.689 ; processor:processador|reg1[1]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.626      ;
; -7.682 ; processor:processador|registers[0][7] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.613      ;
; -7.679 ; processor:processador|registers[2][5] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.610      ;
; -7.669 ; processor:processador|registers[1][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.602      ;
; -7.663 ; processor:processador|registers[1][6] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.598      ;
; -7.659 ; processor:processador|registers[0][2] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.092     ; 8.566      ;
; -7.656 ; processor:processador|reg1[0]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.593      ;
; -7.654 ; processor:processador|registers[1][3] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.589      ;
; -7.646 ; processor:processador|registers[1][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.581      ;
; -7.641 ; processor:processador|registers[0][1] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.572      ;
; -7.637 ; processor:processador|registers[0][3] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.090     ; 8.546      ;
; -7.630 ; processor:processador|registers[0][3] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.092     ; 8.537      ;
; -7.629 ; processor:processador|registers[0][6] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.560      ;
; -7.625 ; processor:processador|registers[2][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.556      ;
; -7.605 ; processor:processador|registers[2][6] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.536      ;
; -7.596 ; processor:processador|reg1[1]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.533      ;
; -7.591 ; processor:processador|registers[1][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.526      ;
; -7.590 ; processor:processador|reg1[0]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.060     ; 8.529      ;
; -7.577 ; processor:processador|registers[0][4] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.090     ; 8.486      ;
; -7.568 ; processor:processador|registers[0][5] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.501      ;
; -7.564 ; processor:processador|registers[0][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.495      ;
; -7.561 ; processor:processador|registers[2][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.492      ;
; -7.554 ; processor:processador|reg2[1]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.060     ; 8.493      ;
; -7.549 ; processor:processador|reg2[0]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.060     ; 8.488      ;
; -7.545 ; processor:processador|registers[1][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.480      ;
; -7.541 ; processor:processador|registers[0][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.092     ; 8.448      ;
; -7.538 ; processor:processador|registers[0][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.469      ;
; -7.536 ; processor:processador|registers[1][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.471      ;
; -7.533 ; processor:processador|registers[1][4] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.468      ;
; -7.523 ; processor:processador|registers[0][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.454      ;
; -7.511 ; processor:processador|registers[0][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.442      ;
; -7.503 ; processor:processador|registers[1][1] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.436      ;
; -7.501 ; processor:processador|registers[0][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.432      ;
; -7.490 ; processor:processador|reg1[1]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.060     ; 8.429      ;
; -7.487 ; processor:processador|registers[2][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.418      ;
; -7.484 ; processor:processador|registers[2][4] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.415      ;
; -7.475 ; processor:processador|registers[2][3] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.406      ;
; -7.470 ; processor:processador|registers[1][1] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.405      ;
; -7.457 ; processor:processador|registers[0][4] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.092     ; 8.364      ;
; -7.447 ; processor:processador|registers[1][5] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.384      ;
; -7.438 ; processor:processador|registers[2][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.369      ;
; -7.434 ; processor:processador|reg2[1]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.371      ;
; -7.431 ; processor:processador|registers[1][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.366      ;
; -7.429 ; processor:processador|reg2[0]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.366      ;
; -7.426 ; processor:processador|registers[2][7] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.359      ;
; -7.415 ; processor:processador|registers[1][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.350      ;
; -7.408 ; processor:processador|registers[1][2] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.343      ;
; -7.400 ; processor:processador|registers[2][2] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.331      ;
; -7.392 ; processor:processador|registers[1][7] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.329      ;
; -7.390 ; processor:processador|registers[0][1] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.321      ;
; -7.366 ; processor:processador|registers[2][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.297      ;
; -7.365 ; processor:processador|registers[0][7] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.298      ;
; -7.362 ; processor:processador|registers[2][5] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.295      ;
; -7.357 ; processor:processador|registers[2][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.288      ;
; -7.354 ; processor:processador|registers[1][6] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.289      ;
; -7.346 ; processor:processador|registers[1][6] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.283      ;
; -7.342 ; processor:processador|registers[0][2] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.090     ; 8.251      ;
; -7.337 ; processor:processador|registers[1][3] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.274      ;
; -7.327 ; processor:processador|registers[1][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.262      ;
; -7.324 ; processor:processador|registers[0][1] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.257      ;
; -7.312 ; processor:processador|registers[0][6] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.245      ;
; -7.293 ; processor:processador|registers[0][6] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.224      ;
; -7.290 ; processor:processador|registers[1][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.225      ;
; -7.288 ; processor:processador|registers[2][6] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.221      ;
; -7.282 ; processor:processador|registers[2][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.213      ;
; -7.280 ; processor:processador|registers[2][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.211      ;
; -7.266 ; processor:processador|reg2[1]         ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.203      ;
; -7.245 ; processor:processador|registers[2][1] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.174      ;
; -7.236 ; processor:processador|registers[1][6] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.171      ;
; -7.234 ; processor:processador|registers[0][6] ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.165      ;
; -7.222 ; processor:processador|registers[0][2] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.092     ; 8.129      ;
; -7.219 ; processor:processador|registers[2][6] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.068     ; 8.150      ;
; -7.217 ; processor:processador|registers[1][3] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.152      ;
; -7.216 ; processor:processador|registers[1][4] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.153      ;
; -7.167 ; processor:processador|registers[2][4] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.100      ;
; -7.158 ; processor:processador|registers[2][3] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.091      ;
; -7.157 ; processor:processador|reg2[0]         ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.094      ;
; -7.130 ; processor:processador|registers[0][3] ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.092     ; 8.037      ;
; -7.129 ; processor:processador|registers[0][3] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.092     ; 8.036      ;
; -7.127 ; processor:processador|registers[2][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.070     ; 8.056      ;
; -7.115 ; processor:processador|registers[1][4] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.064     ; 8.050      ;
; -7.115 ; processor:processador|registers[1][0] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.066     ; 8.048      ;
; -7.091 ; processor:processador|registers[1][2] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.062     ; 8.028      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                 ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; processor:processador|regI[1]         ; processor:processador|regI[1]                                                                              ; clk          ; clk         ; 0.000        ; 0.084      ; 0.597      ;
; 0.343 ; processor:processador|mem_step        ; processor:processador|mem_step                                                                             ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; processor:processador|state.RINST     ; processor:processador|state.RINST                                                                          ; clk          ; clk         ; 0.000        ; 0.083      ; 0.597      ;
; 0.357 ; processor:processador|regI[2]         ; processor:processador|regI[2]                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|regI[3]         ; processor:processador|regI[3]                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|regI[4]         ; processor:processador|regI[4]                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|regI[5]         ; processor:processador|regI[5]                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|regI[6]         ; processor:processador|regI[6]                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|regI[7]         ; processor:processador|regI[7]                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|flags[1]        ; processor:processador|flags[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|flags[0]        ; processor:processador|flags[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|stmem           ; processor:processador|stmem                                                                                ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|state.RESET     ; processor:processador|state.RESET                                                                          ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; processor:processador|reseted         ; processor:processador|reseted                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.597      ;
; 0.358 ; processor:processador|regI[0]         ; processor:processador|regI[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; processor:processador|var             ; processor:processador|var                                                                                  ; clk          ; clk         ; 0.000        ; 0.068      ; 0.597      ;
; 0.572 ; processor:processador|command[12]     ; processor:processador|int[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 0.810      ;
; 0.588 ; processor:processador|reg1[1]         ; processor:processador|m_w[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.068      ; 0.827      ;
; 0.590 ; processor:processador|reg1[1]         ; processor:processador|m_w[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.068      ; 0.829      ;
; 0.624 ; processor:processador|flags[1]        ; processor:processador|flags[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.069      ; 0.864      ;
; 0.658 ; processor:processador|state.RESET     ; processor:processador|reseted                                                                              ; clk          ; clk         ; 0.000        ; 0.069      ; 0.898      ;
; 0.704 ; processor:processador|command[14]     ; processor:processador|int[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 0.942      ;
; 0.709 ; processor:processador|reg1[1]         ; processor:processador|m_w[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.068      ; 0.948      ;
; 0.709 ; processor:processador|reg1[1]         ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.068      ; 0.948      ;
; 0.745 ; processor:processador|command[8]      ; processor:processador|int[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 0.983      ;
; 0.769 ; processor:processador|state.RESET     ; processor:processador|address[1]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.479      ; 1.419      ;
; 0.831 ; processor:processador|command[1]      ; processor:processador|op_type[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.063      ; 1.065      ;
; 0.831 ; processor:processador|command[1]      ; processor:processador|iinstruction[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.063      ; 1.065      ;
; 0.833 ; processor:processador|command[1]      ; processor:processador|op_type[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.063      ; 1.067      ;
; 0.857 ; processor:processador|address[7]~reg0 ; processor:processador|address[7]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.096      ;
; 0.863 ; processor:processador|command[3]      ; processor:processador|iinstruction[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.063      ; 1.097      ;
; 0.870 ; processor:processador|m_w[6]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.343      ; 0.934      ;
; 0.871 ; processor:processador|state.RESET     ; processor:processador|command[7]                                                                           ; clk          ; clk         ; 0.000        ; 0.086      ; 1.128      ;
; 0.892 ; processor:processador|op_type[1]      ; processor:processador|mem_step                                                                             ; clk          ; clk         ; 0.000        ; 0.419      ; 1.482      ;
; 0.901 ; processor:processador|m_w[7]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.343      ; 0.965      ;
; 0.905 ; processor:processador|command[13]     ; processor:processador|int[5]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 1.143      ;
; 0.909 ; processor:processador|command[10]     ; processor:processador|int[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 1.147      ;
; 0.939 ; processor:processador|address[3]~reg0 ; processor:processador|address[3]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.178      ;
; 0.946 ; processor:processador|state.RESET     ; processor:processador|iinstruction[0]                                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 1.179      ;
; 0.946 ; processor:processador|state.RESET     ; processor:processador|iinstruction[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 1.179      ;
; 0.954 ; processor:processador|address[6]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.337      ; 1.012      ;
; 0.956 ; processor:processador|registers[2][1] ; processor:processador|m_w[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.060      ; 1.187      ;
; 0.965 ; processor:processador|command[0]      ; processor:processador|iinstruction[0]                                                                      ; clk          ; clk         ; 0.000        ; 0.063      ; 1.199      ;
; 1.007 ; processor:processador|mem_step        ; processor:processador|state.RINST                                                                          ; clk          ; clk         ; 0.000        ; 0.078      ; 1.256      ;
; 1.011 ; processor:processador|registers[1][2] ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.066      ; 1.248      ;
; 1.029 ; processor:processador|command[0]      ; processor:processador|op_type[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.063      ; 1.263      ;
; 1.031 ; processor:processador|command[0]      ; processor:processador|op_type[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.063      ; 1.265      ;
; 1.040 ; processor:processador|address[2]~reg0 ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.279      ;
; 1.041 ; processor:processador|address[4]~reg0 ; processor:processador|address[4]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.280      ;
; 1.070 ; processor:processador|registers[2][4] ; processor:processador|m_w[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.062      ; 1.303      ;
; 1.073 ; processor:processador|registers[2][3] ; processor:processador|m_w[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.062      ; 1.306      ;
; 1.082 ; processor:processador|command[3]      ; processor:processador|op_type[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.063      ; 1.316      ;
; 1.086 ; processor:processador|state.RESET     ; processor:processador|command[14]                                                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 1.325      ;
; 1.086 ; processor:processador|state.RESET     ; processor:processador|command[3]                                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 1.325      ;
; 1.087 ; processor:processador|state.RESET     ; processor:processador|command[12]                                                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 1.326      ;
; 1.087 ; processor:processador|state.RESET     ; processor:processador|command[10]                                                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 1.326      ;
; 1.088 ; processor:processador|state.RESET     ; processor:processador|command[9]                                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 1.327      ;
; 1.089 ; processor:processador|state.RESET     ; processor:processador|command[8]                                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 1.328      ;
; 1.089 ; processor:processador|state.RESET     ; processor:processador|command[5]                                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 1.328      ;
; 1.100 ; processor:processador|state.MEM       ; processor:processador|mem_step                                                                             ; clk          ; clk         ; 0.000        ; 0.410      ; 1.681      ;
; 1.100 ; processor:processador|registers[1][4] ; processor:processador|m_w[4]                                                                               ; clk          ; clk         ; 0.000        ; 0.066      ; 1.337      ;
; 1.113 ; processor:processador|regI[5]         ; processor:processador|registers[2][5]                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.355      ;
; 1.114 ; processor:processador|address[5]~reg0 ; processor:processador|address[5]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.353      ;
; 1.114 ; processor:processador|command[3]      ; processor:processador|op_type[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.063      ; 1.348      ;
; 1.117 ; processor:processador|registers[1][3] ; processor:processador|m_w[3]                                                                               ; clk          ; clk         ; 0.000        ; 0.066      ; 1.354      ;
; 1.124 ; processor:processador|state.RESET     ; processor:processador|flags[1]                                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 1.366      ;
; 1.124 ; processor:processador|state.RESET     ; processor:processador|flags[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 1.366      ;
; 1.124 ; processor:processador|state.RESET     ; processor:processador|address[0]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.366      ;
; 1.131 ; processor:processador|registers[2][2] ; processor:processador|m_w[2]                                                                               ; clk          ; clk         ; 0.000        ; 0.062      ; 1.364      ;
; 1.137 ; processor:processador|op_type[1]      ; processor:processador|registers[2][0]                                                                      ; clk          ; clk         ; 0.000        ; 0.055      ; 1.363      ;
; 1.140 ; processor:processador|address[0]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.339      ; 1.200      ;
; 1.142 ; processor:processador|op_type[1]      ; processor:processador|registers[2][1]                                                                      ; clk          ; clk         ; 0.000        ; 0.055      ; 1.368      ;
; 1.148 ; processor:processador|address[2]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.359      ; 1.228      ;
; 1.151 ; processor:processador|state.RESET     ; processor:processador|iinstruction[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 1.384      ;
; 1.151 ; processor:processador|state.RESET     ; processor:processador|iinstruction[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 1.384      ;
; 1.154 ; processor:processador|address[3]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.359      ; 1.234      ;
; 1.156 ; processor:processador|address[5]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.359      ; 1.236      ;
; 1.159 ; processor:processador|address[4]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.359      ; 1.239      ;
; 1.163 ; processor:processador|command[9]      ; processor:processador|int[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.067      ; 1.401      ;
; 1.171 ; processor:processador|address[1]~reg0 ; processor:processador|address[1]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.085      ; 1.427      ;
; 1.175 ; processor:processador|state.RESET     ; processor:processador|address[6]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.419      ;
; 1.175 ; processor:processador|state.RESET     ; processor:processador|stmem                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 1.419      ;
; 1.176 ; processor:processador|state.RESET     ; processor:processador|command[15]                                                                          ; clk          ; clk         ; 0.000        ; 0.086      ; 1.433      ;
; 1.177 ; processor:processador|m_w[4]          ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; -0.500       ; 0.374      ; 1.272      ;
; 1.182 ; processor:processador|address[7]~reg0 ; ram:memoria|altsyncram:altsyncram_component|altsyncram_foq3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; -0.500       ; 0.359      ; 1.262      ;
; 1.187 ; processor:processador|state.RESET     ; processor:processador|address[7]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.050      ; 1.408      ;
; 1.187 ; processor:processador|state.RESET     ; processor:processador|address[4]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.050      ; 1.408      ;
; 1.187 ; processor:processador|state.RESET     ; processor:processador|address[5]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.050      ; 1.408      ;
; 1.187 ; processor:processador|state.RESET     ; processor:processador|address[3]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.050      ; 1.408      ;
; 1.187 ; processor:processador|state.RESET     ; processor:processador|address[2]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.050      ; 1.408      ;
; 1.204 ; processor:processador|state.RESET     ; processor:processador|registers[0][4]                                                                      ; clk          ; clk         ; 0.000        ; 0.070      ; 1.445      ;
; 1.204 ; processor:processador|state.RESET     ; processor:processador|registers[0][3]                                                                      ; clk          ; clk         ; 0.000        ; 0.070      ; 1.445      ;
; 1.204 ; processor:processador|state.RESET     ; processor:processador|registers[0][2]                                                                      ; clk          ; clk         ; 0.000        ; 0.070      ; 1.445      ;
; 1.206 ; processor:processador|state.RESET     ; processor:processador|registers[2][0]                                                                      ; clk          ; clk         ; 0.000        ; 0.048      ; 1.425      ;
; 1.206 ; processor:processador|state.RESET     ; processor:processador|registers[2][1]                                                                      ; clk          ; clk         ; 0.000        ; 0.048      ; 1.425      ;
; 1.209 ; processor:processador|state.RINST     ; processor:processador|address[1]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.155      ; 1.535      ;
; 1.217 ; processor:processador|address[4]~reg0 ; processor:processador|address[3]~reg0                                                                      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.456      ;
; 1.218 ; processor:processador|state.IDLE      ; processor:processador|stmem                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 1.462      ;
; 1.223 ; processor:processador|iinstruction[2] ; processor:processador|flags[0]                                                                             ; clk          ; clk         ; 0.000        ; 0.078      ; 1.472      ;
; 1.225 ; processor:processador|state.RESET     ; processor:processador|registers[1][1]                                                                      ; clk          ; clk         ; 0.000        ; 0.044      ; 1.440      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                 ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; processor:processador|reseted ; processor:processador|registers[1][7] ; clk          ; clk         ; 1.000        ; -0.095     ; 2.361      ;
; -1.457 ; processor:processador|reseted ; processor:processador|registers[1][6] ; clk          ; clk         ; 1.000        ; -0.095     ; 2.361      ;
; -1.457 ; processor:processador|reseted ; processor:processador|registers[1][4] ; clk          ; clk         ; 1.000        ; -0.095     ; 2.361      ;
; -1.457 ; processor:processador|reseted ; processor:processador|registers[1][3] ; clk          ; clk         ; 1.000        ; -0.095     ; 2.361      ;
; -1.457 ; processor:processador|reseted ; processor:processador|registers[1][5] ; clk          ; clk         ; 1.000        ; -0.095     ; 2.361      ;
; -1.457 ; processor:processador|reseted ; processor:processador|registers[1][2] ; clk          ; clk         ; 1.000        ; -0.095     ; 2.361      ;
; -1.429 ; processor:processador|reseted ; processor:processador|reg1[1]         ; clk          ; clk         ; 1.000        ; -0.097     ; 2.331      ;
; -1.429 ; processor:processador|reseted ; processor:processador|reg1[0]         ; clk          ; clk         ; 1.000        ; -0.097     ; 2.331      ;
; -1.429 ; processor:processador|reseted ; processor:processador|reg2[0]         ; clk          ; clk         ; 1.000        ; -0.097     ; 2.331      ;
; -1.429 ; processor:processador|reseted ; processor:processador|reg2[1]         ; clk          ; clk         ; 1.000        ; -0.097     ; 2.331      ;
; -1.420 ; processor:processador|reseted ; processor:processador|registers[0][7] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.328      ;
; -1.420 ; processor:processador|reseted ; processor:processador|registers[0][6] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.328      ;
; -1.420 ; processor:processador|reseted ; processor:processador|registers[0][1] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.328      ;
; -1.420 ; processor:processador|reseted ; processor:processador|registers[0][5] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.328      ;
; -1.420 ; processor:processador|reseted ; processor:processador|registers[0][0] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.328      ;
; -1.394 ; processor:processador|reseted ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.089     ; 2.304      ;
; -1.394 ; processor:processador|reseted ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.089     ; 2.304      ;
; -1.345 ; processor:processador|reseted ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.253      ;
; -1.345 ; processor:processador|reseted ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.253      ;
; -1.345 ; processor:processador|reseted ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.253      ;
; -1.345 ; processor:processador|reseted ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.253      ;
; -1.345 ; processor:processador|reseted ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.253      ;
; -1.345 ; processor:processador|reseted ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.091     ; 2.253      ;
; -1.336 ; processor:processador|reseted ; processor:processador|iinstruction[3] ; clk          ; clk         ; 1.000        ; -0.076     ; 2.259      ;
; -1.336 ; processor:processador|reseted ; processor:processador|iinstruction[0] ; clk          ; clk         ; 1.000        ; -0.076     ; 2.259      ;
; -1.336 ; processor:processador|reseted ; processor:processador|iinstruction[2] ; clk          ; clk         ; 1.000        ; -0.076     ; 2.259      ;
; -1.336 ; processor:processador|reseted ; processor:processador|iinstruction[1] ; clk          ; clk         ; 1.000        ; -0.076     ; 2.259      ;
; -1.330 ; processor:processador|reseted ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 1.000        ; -0.065     ; 2.264      ;
; -1.330 ; processor:processador|reseted ; processor:processador|stmem           ; clk          ; clk         ; 1.000        ; -0.065     ; 2.264      ;
; -1.248 ; processor:processador|reseted ; processor:processador|registers[1][1] ; clk          ; clk         ; 1.000        ; -0.093     ; 2.154      ;
; -1.248 ; processor:processador|reseted ; processor:processador|registers[1][0] ; clk          ; clk         ; 1.000        ; -0.093     ; 2.154      ;
; -1.213 ; processor:processador|reseted ; processor:processador|registers[0][4] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.144      ;
; -1.213 ; processor:processador|reseted ; processor:processador|registers[0][3] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.144      ;
; -1.213 ; processor:processador|reseted ; processor:processador|registers[0][2] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.144      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[8]      ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[14]     ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[13]     ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[12]     ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[11]     ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[9]      ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[10]     ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[1]      ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[2]      ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[4]      ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[0]      ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[5]      ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[6]      ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.202 ; processor:processador|reseted ; processor:processador|command[3]      ; clk          ; clk         ; 1.000        ; -0.070     ; 2.131      ;
; -1.168 ; processor:processador|reseted ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 1.000        ; -0.087     ; 2.080      ;
; -1.168 ; processor:processador|reseted ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 1.000        ; -0.087     ; 2.080      ;
; -1.168 ; processor:processador|reseted ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 1.000        ; -0.087     ; 2.080      ;
; -1.168 ; processor:processador|reseted ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 1.000        ; -0.087     ; 2.080      ;
; -1.168 ; processor:processador|reseted ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 1.000        ; -0.087     ; 2.080      ;
; -1.152 ; processor:processador|reseted ; processor:processador|command[15]     ; clk          ; clk         ; 1.000        ; -0.053     ; 2.098      ;
; -1.152 ; processor:processador|reseted ; processor:processador|command[7]      ; clk          ; clk         ; 1.000        ; -0.053     ; 2.098      ;
; -0.978 ; processor:processador|reseted ; processor:processador|state.RINST     ; clk          ; clk         ; 1.000        ; 0.255      ; 2.232      ;
; -0.940 ; processor:processador|reseted ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 1.000        ; 0.325      ; 2.264      ;
; -0.873 ; processor:processador|reseted ; processor:processador|mem_step        ; clk          ; clk         ; 1.000        ; 0.260      ; 2.132      ;
; -0.867 ; processor:processador|reseted ; processor:processador|flags[1]        ; clk          ; clk         ; 1.000        ; -0.067     ; 1.799      ;
; -0.867 ; processor:processador|reseted ; processor:processador|flags[0]        ; clk          ; clk         ; 1.000        ; -0.067     ; 1.799      ;
; -0.867 ; processor:processador|reseted ; processor:processador|state.MEM       ; clk          ; clk         ; 1.000        ; -0.067     ; 1.799      ;
; -0.867 ; processor:processador|reseted ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 1.000        ; -0.067     ; 1.799      ;
; -0.649 ; processor:processador|reseted ; processor:processador|state.IDLE      ; clk          ; clk         ; 1.000        ; -0.069     ; 1.579      ;
; -0.649 ; processor:processador|reseted ; processor:processador|state.OP        ; clk          ; clk         ; 1.000        ; -0.069     ; 1.579      ;
; -0.649 ; processor:processador|reseted ; processor:processador|state.RESET     ; clk          ; clk         ; 1.000        ; -0.069     ; 1.579      ;
; -0.649 ; processor:processador|reseted ; processor:processador|reseted         ; clk          ; clk         ; 1.000        ; -0.069     ; 1.579      ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                 ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.223 ; processor:processador|reseted ; processor:processador|state.IDLE      ; clk          ; clk         ; 0.000        ; 0.069      ; 1.463      ;
; 1.223 ; processor:processador|reseted ; processor:processador|state.OP        ; clk          ; clk         ; 0.000        ; 0.069      ; 1.463      ;
; 1.223 ; processor:processador|reseted ; processor:processador|state.RESET     ; clk          ; clk         ; 0.000        ; 0.069      ; 1.463      ;
; 1.223 ; processor:processador|reseted ; processor:processador|reseted         ; clk          ; clk         ; 0.000        ; 0.069      ; 1.463      ;
; 1.435 ; processor:processador|reseted ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.412      ; 2.018      ;
; 1.439 ; processor:processador|reseted ; processor:processador|flags[1]        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.681      ;
; 1.439 ; processor:processador|reseted ; processor:processador|flags[0]        ; clk          ; clk         ; 0.000        ; 0.071      ; 1.681      ;
; 1.439 ; processor:processador|reseted ; processor:processador|state.MEM       ; clk          ; clk         ; 0.000        ; 0.071      ; 1.681      ;
; 1.439 ; processor:processador|reseted ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.071      ; 1.681      ;
; 1.515 ; processor:processador|reseted ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.479      ; 2.165      ;
; 1.550 ; processor:processador|reseted ; processor:processador|state.RINST     ; clk          ; clk         ; 0.000        ; 0.407      ; 2.128      ;
; 1.733 ; processor:processador|reseted ; processor:processador|command[15]     ; clk          ; clk         ; 0.000        ; 0.086      ; 1.990      ;
; 1.733 ; processor:processador|reseted ; processor:processador|command[7]      ; clk          ; clk         ; 0.000        ; 0.086      ; 1.990      ;
; 1.748 ; processor:processador|reseted ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 0.000        ; 0.050      ; 1.969      ;
; 1.748 ; processor:processador|reseted ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 0.000        ; 0.050      ; 1.969      ;
; 1.748 ; processor:processador|reseted ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 0.000        ; 0.050      ; 1.969      ;
; 1.748 ; processor:processador|reseted ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.050      ; 1.969      ;
; 1.748 ; processor:processador|reseted ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.050      ; 1.969      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[8]      ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[14]     ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[13]     ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[12]     ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[11]     ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[9]      ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[10]     ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[1]      ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[2]      ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[4]      ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[0]      ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[5]      ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[6]      ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.779 ; processor:processador|reseted ; processor:processador|command[3]      ; clk          ; clk         ; 0.000        ; 0.068      ; 2.018      ;
; 1.788 ; processor:processador|reseted ; processor:processador|registers[0][4] ; clk          ; clk         ; 0.000        ; 0.070      ; 2.029      ;
; 1.788 ; processor:processador|reseted ; processor:processador|registers[0][3] ; clk          ; clk         ; 0.000        ; 0.070      ; 2.029      ;
; 1.788 ; processor:processador|reseted ; processor:processador|registers[0][2] ; clk          ; clk         ; 0.000        ; 0.070      ; 2.029      ;
; 1.823 ; processor:processador|reseted ; processor:processador|registers[1][1] ; clk          ; clk         ; 0.000        ; 0.044      ; 2.038      ;
; 1.823 ; processor:processador|reseted ; processor:processador|registers[1][0] ; clk          ; clk         ; 0.000        ; 0.044      ; 2.038      ;
; 1.921 ; processor:processador|reseted ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 0.000        ; 0.073      ; 2.165      ;
; 1.921 ; processor:processador|reseted ; processor:processador|stmem           ; clk          ; clk         ; 0.000        ; 0.073      ; 2.165      ;
; 1.931 ; processor:processador|reseted ; processor:processador|iinstruction[3] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.164      ;
; 1.931 ; processor:processador|reseted ; processor:processador|iinstruction[0] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.164      ;
; 1.931 ; processor:processador|reseted ; processor:processador|iinstruction[2] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.164      ;
; 1.931 ; processor:processador|reseted ; processor:processador|iinstruction[1] ; clk          ; clk         ; 0.000        ; 0.062      ; 2.164      ;
; 1.934 ; processor:processador|reseted ; processor:processador|registers[2][2] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.151      ;
; 1.934 ; processor:processador|reseted ; processor:processador|registers[2][3] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.151      ;
; 1.934 ; processor:processador|reseted ; processor:processador|registers[2][4] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.151      ;
; 1.934 ; processor:processador|reseted ; processor:processador|registers[2][5] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.151      ;
; 1.934 ; processor:processador|reseted ; processor:processador|registers[2][6] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.151      ;
; 1.934 ; processor:processador|reseted ; processor:processador|registers[2][7] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.151      ;
; 1.982 ; processor:processador|reseted ; processor:processador|registers[2][0] ; clk          ; clk         ; 0.000        ; 0.048      ; 2.201      ;
; 1.982 ; processor:processador|reseted ; processor:processador|registers[2][1] ; clk          ; clk         ; 0.000        ; 0.048      ; 2.201      ;
; 2.016 ; processor:processador|reseted ; processor:processador|registers[0][7] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.233      ;
; 2.016 ; processor:processador|reseted ; processor:processador|registers[0][6] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.233      ;
; 2.016 ; processor:processador|reseted ; processor:processador|registers[0][1] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.233      ;
; 2.016 ; processor:processador|reseted ; processor:processador|registers[0][5] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.233      ;
; 2.016 ; processor:processador|reseted ; processor:processador|registers[0][0] ; clk          ; clk         ; 0.000        ; 0.046      ; 2.233      ;
; 2.025 ; processor:processador|reseted ; processor:processador|reg1[1]         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.236      ;
; 2.025 ; processor:processador|reseted ; processor:processador|reg1[0]         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.236      ;
; 2.025 ; processor:processador|reseted ; processor:processador|reg2[0]         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.236      ;
; 2.025 ; processor:processador|reseted ; processor:processador|reg2[1]         ; clk          ; clk         ; 0.000        ; 0.040      ; 2.236      ;
; 2.044 ; processor:processador|reseted ; processor:processador|registers[1][7] ; clk          ; clk         ; 0.000        ; 0.042      ; 2.257      ;
; 2.044 ; processor:processador|reseted ; processor:processador|registers[1][6] ; clk          ; clk         ; 0.000        ; 0.042      ; 2.257      ;
; 2.044 ; processor:processador|reseted ; processor:processador|registers[1][4] ; clk          ; clk         ; 0.000        ; 0.042      ; 2.257      ;
; 2.044 ; processor:processador|reseted ; processor:processador|registers[1][3] ; clk          ; clk         ; 0.000        ; 0.042      ; 2.257      ;
; 2.044 ; processor:processador|reseted ; processor:processador|registers[1][5] ; clk          ; clk         ; 0.000        ; 0.042      ; 2.257      ;
; 2.044 ; processor:processador|reseted ; processor:processador|registers[1][2] ; clk          ; clk         ; 0.000        ; 0.042      ; 2.257      ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.846 ; -169.752          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.172 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -0.406 ; -17.420              ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.641 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -117.857                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.846 ; processor:processador|registers[0][4] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.770      ;
; -3.784 ; processor:processador|reg1[0]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.737      ;
; -3.778 ; processor:processador|registers[0][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.702      ;
; -3.773 ; processor:processador|reg2[0]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.726      ;
; -3.767 ; processor:processador|registers[0][3] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.691      ;
; -3.719 ; processor:processador|reg1[1]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.672      ;
; -3.715 ; processor:processador|reg1[0]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.668      ;
; -3.705 ; processor:processador|registers[0][2] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.629      ;
; -3.705 ; processor:processador|reg2[0]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.658      ;
; -3.698 ; processor:processador|registers[0][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.622      ;
; -3.697 ; processor:processador|registers[1][6] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.647      ;
; -3.697 ; processor:processador|registers[0][5] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.643      ;
; -3.693 ; processor:processador|registers[1][1] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.641      ;
; -3.672 ; processor:processador|registers[2][7] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.618      ;
; -3.671 ; processor:processador|registers[0][4] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.597      ;
; -3.658 ; processor:processador|reg2[1]         ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.611      ;
; -3.657 ; processor:processador|reg1[0]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.610      ;
; -3.653 ; processor:processador|registers[0][6] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.599      ;
; -3.652 ; processor:processador|registers[1][4] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.602      ;
; -3.651 ; processor:processador|reg1[1]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.604      ;
; -3.645 ; processor:processador|registers[1][5] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.595      ;
; -3.645 ; processor:processador|registers[0][7] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.591      ;
; -3.639 ; processor:processador|registers[1][7] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.589      ;
; -3.637 ; processor:processador|registers[0][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.561      ;
; -3.632 ; processor:processador|registers[2][4] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.578      ;
; -3.629 ; processor:processador|registers[1][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.579      ;
; -3.629 ; processor:processador|registers[0][4] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.553      ;
; -3.628 ; processor:processador|registers[0][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.574      ;
; -3.624 ; processor:processador|registers[1][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.572      ;
; -3.619 ; processor:processador|registers[2][6] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.565      ;
; -3.618 ; processor:processador|registers[0][1] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.564      ;
; -3.611 ; processor:processador|registers[0][3] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.535      ;
; -3.608 ; processor:processador|reg1[0]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.563      ;
; -3.604 ; processor:processador|registers[2][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.550      ;
; -3.598 ; processor:processador|reg2[0]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.553      ;
; -3.597 ; processor:processador|registers[2][5] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.543      ;
; -3.592 ; processor:processador|registers[2][2] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.538      ;
; -3.591 ; processor:processador|registers[0][3] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.517      ;
; -3.590 ; processor:processador|reg2[1]         ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.543      ;
; -3.585 ; processor:processador|registers[0][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.531      ;
; -3.584 ; processor:processador|registers[1][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.534      ;
; -3.577 ; processor:processador|registers[1][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.527      ;
; -3.576 ; processor:processador|registers[0][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.522      ;
; -3.571 ; processor:processador|registers[1][7] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.521      ;
; -3.566 ; processor:processador|registers[1][1] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.514      ;
; -3.564 ; processor:processador|registers[2][4] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.510      ;
; -3.556 ; processor:processador|reg2[0]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.509      ;
; -3.553 ; processor:processador|registers[1][3] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.503      ;
; -3.552 ; processor:processador|registers[1][2] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.502      ;
; -3.549 ; processor:processador|registers[0][1] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.495      ;
; -3.548 ; processor:processador|registers[0][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.494      ;
; -3.544 ; processor:processador|reg1[1]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.499      ;
; -3.530 ; processor:processador|registers[0][2] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.456      ;
; -3.528 ; processor:processador|registers[2][5] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.474      ;
; -3.525 ; processor:processador|reg1[1]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.478      ;
; -3.524 ; processor:processador|registers[2][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.470      ;
; -3.522 ; processor:processador|registers[1][6] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.474      ;
; -3.521 ; processor:processador|registers[0][5] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.469      ;
; -3.518 ; processor:processador|registers[0][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.464      ;
; -3.517 ; processor:processador|registers[1][1] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.467      ;
; -3.498 ; processor:processador|registers[2][3] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.444      ;
; -3.497 ; processor:processador|registers[2][6] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.443      ;
; -3.497 ; processor:processador|registers[2][7] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.445      ;
; -3.492 ; processor:processador|registers[2][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.438      ;
; -3.491 ; processor:processador|registers[0][1] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.437      ;
; -3.491 ; processor:processador|registers[0][6] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.437      ;
; -3.488 ; processor:processador|registers[0][2] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.412      ;
; -3.485 ; processor:processador|registers[2][6] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.431      ;
; -3.485 ; processor:processador|registers[1][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.435      ;
; -3.484 ; processor:processador|registers[1][2] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.434      ;
; -3.483 ; processor:processador|reg2[1]         ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.032     ; 4.438      ;
; -3.480 ; processor:processador|registers[1][6] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.430      ;
; -3.478 ; processor:processador|registers[0][6] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.426      ;
; -3.477 ; processor:processador|registers[1][4] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.429      ;
; -3.470 ; processor:processador|registers[1][7] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.420      ;
; -3.470 ; processor:processador|registers[1][5] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.422      ;
; -3.469 ; processor:processador|registers[0][7] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.417      ;
; -3.464 ; processor:processador|registers[1][7] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.416      ;
; -3.457 ; processor:processador|registers[2][4] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.405      ;
; -3.448 ; processor:processador|registers[2][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.394      ;
; -3.442 ; processor:processador|registers[0][1] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.390      ;
; -3.441 ; processor:processador|reg2[1]         ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.394      ;
; -3.435 ; processor:processador|registers[1][4] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.385      ;
; -3.430 ; processor:processador|registers[2][3] ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.376      ;
; -3.428 ; processor:processador|registers[1][5] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.037     ; 4.378      ;
; -3.426 ; processor:processador|registers[0][4] ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.350      ;
; -3.421 ; processor:processador|registers[2][5] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.369      ;
; -3.418 ; processor:processador|registers[0][4] ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.342      ;
; -3.417 ; processor:processador|registers[2][2] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.365      ;
; -3.415 ; processor:processador|registers[2][4] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.361      ;
; -3.405 ; processor:processador|registers[2][1] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.043     ; 4.349      ;
; -3.389 ; processor:processador|registers[1][0] ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.337      ;
; -3.386 ; processor:processador|reg1[0]         ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.339      ;
; -3.378 ; processor:processador|registers[2][6] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.039     ; 4.326      ;
; -3.378 ; processor:processador|registers[1][3] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.330      ;
; -3.378 ; processor:processador|reg1[0]         ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.034     ; 4.331      ;
; -3.377 ; processor:processador|registers[1][2] ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.035     ; 4.329      ;
; -3.375 ; processor:processador|registers[2][2] ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.041     ; 4.321      ;
; -3.371 ; processor:processador|registers[0][4] ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.297      ;
; -3.369 ; processor:processador|registers[0][3] ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.063     ; 4.293      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; processor:processador|mem_step        ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; processor:processador|regI[1]         ; processor:processador|regI[1]         ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; processor:processador|state.RINST     ; processor:processador|state.RINST     ; clk          ; clk         ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; processor:processador|regI[2]         ; processor:processador|regI[2]         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:processador|regI[4]         ; processor:processador|regI[4]         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:processador|regI[6]         ; processor:processador|regI[6]         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:processador|regI[7]         ; processor:processador|regI[7]         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:processador|flags[1]        ; processor:processador|flags[1]        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:processador|flags[0]        ; processor:processador|flags[0]        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:processador|stmem           ; processor:processador|stmem           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:processador|state.RESET     ; processor:processador|state.RESET     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:processador|reseted         ; processor:processador|reseted         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; processor:processador|regI[0]         ; processor:processador|regI[0]         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; processor:processador|regI[3]         ; processor:processador|regI[3]         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; processor:processador|regI[5]         ; processor:processador|regI[5]         ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; processor:processador|var             ; processor:processador|var             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.267 ; processor:processador|command[12]     ; processor:processador|int[4]          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.391      ;
; 0.296 ; processor:processador|reg1[1]         ; processor:processador|m_w[3]          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.421      ;
; 0.298 ; processor:processador|reg1[1]         ; processor:processador|m_w[4]          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.423      ;
; 0.304 ; processor:processador|state.RESET     ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.286      ; 0.674      ;
; 0.316 ; processor:processador|flags[1]        ; processor:processador|flags[0]        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.442      ;
; 0.327 ; processor:processador|command[14]     ; processor:processador|int[6]          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.451      ;
; 0.336 ; processor:processador|state.RESET     ; processor:processador|reseted         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.462      ;
; 0.343 ; processor:processador|command[8]      ; processor:processador|int[0]          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.467      ;
; 0.366 ; processor:processador|reg1[1]         ; processor:processador|m_w[1]          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.491      ;
; 0.367 ; processor:processador|reg1[1]         ; processor:processador|m_w[2]          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.492      ;
; 0.404 ; processor:processador|op_type[1]      ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.249      ; 0.737      ;
; 0.411 ; processor:processador|command[1]      ; processor:processador|op_type[1]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.532      ;
; 0.411 ; processor:processador|command[1]      ; processor:processador|iinstruction[1] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.532      ;
; 0.415 ; processor:processador|command[1]      ; processor:processador|op_type[0]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.536      ;
; 0.416 ; processor:processador|address[7]~reg0 ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.541      ;
; 0.426 ; processor:processador|state.RESET     ; processor:processador|command[7]      ; clk          ; clk         ; 0.000        ; 0.059      ; 0.569      ;
; 0.427 ; processor:processador|command[13]     ; processor:processador|int[5]          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.551      ;
; 0.427 ; processor:processador|command[3]      ; processor:processador|iinstruction[3] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.548      ;
; 0.430 ; processor:processador|command[10]     ; processor:processador|int[2]          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.554      ;
; 0.457 ; processor:processador|command[0]      ; processor:processador|iinstruction[0] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.578      ;
; 0.460 ; processor:processador|state.RESET     ; processor:processador|iinstruction[2] ; clk          ; clk         ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; processor:processador|state.RESET     ; processor:processador|iinstruction[0] ; clk          ; clk         ; 0.000        ; 0.040      ; 0.585      ;
; 0.463 ; processor:processador|address[3]~reg0 ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.588      ;
; 0.470 ; processor:processador|registers[2][1] ; processor:processador|m_w[1]          ; clk          ; clk         ; 0.000        ; 0.032      ; 0.586      ;
; 0.478 ; processor:processador|registers[1][2] ; processor:processador|m_w[2]          ; clk          ; clk         ; 0.000        ; 0.039      ; 0.601      ;
; 0.500 ; processor:processador|command[0]      ; processor:processador|op_type[0]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.621      ;
; 0.501 ; processor:processador|mem_step        ; processor:processador|state.RINST     ; clk          ; clk         ; 0.000        ; 0.046      ; 0.631      ;
; 0.501 ; processor:processador|command[0]      ; processor:processador|op_type[1]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.622      ;
; 0.510 ; processor:processador|state.MEM       ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.245      ; 0.839      ;
; 0.516 ; processor:processador|address[4]~reg0 ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; processor:processador|address[2]~reg0 ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.641      ;
; 0.521 ; processor:processador|state.RESET     ; processor:processador|flags[1]        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.649      ;
; 0.521 ; processor:processador|state.RESET     ; processor:processador|flags[0]        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.649      ;
; 0.521 ; processor:processador|state.RESET     ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.044      ; 0.649      ;
; 0.533 ; processor:processador|registers[1][4] ; processor:processador|m_w[4]          ; clk          ; clk         ; 0.000        ; 0.039      ; 0.656      ;
; 0.533 ; processor:processador|command[3]      ; processor:processador|op_type[1]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; processor:processador|registers[2][4] ; processor:processador|m_w[4]          ; clk          ; clk         ; 0.000        ; 0.034      ; 0.652      ;
; 0.535 ; processor:processador|registers[2][3] ; processor:processador|m_w[3]          ; clk          ; clk         ; 0.000        ; 0.034      ; 0.653      ;
; 0.540 ; processor:processador|registers[1][3] ; processor:processador|m_w[3]          ; clk          ; clk         ; 0.000        ; 0.039      ; 0.663      ;
; 0.544 ; processor:processador|state.RESET     ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 0.000        ; 0.046      ; 0.674      ;
; 0.544 ; processor:processador|state.RESET     ; processor:processador|stmem           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.674      ;
; 0.545 ; processor:processador|state.RESET     ; processor:processador|command[3]      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.674      ;
; 0.546 ; processor:processador|state.RESET     ; processor:processador|command[14]     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.675      ;
; 0.546 ; processor:processador|state.RESET     ; processor:processador|command[10]     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.675      ;
; 0.547 ; processor:processador|state.RESET     ; processor:processador|command[12]     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.676      ;
; 0.548 ; processor:processador|state.RESET     ; processor:processador|command[9]      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.677      ;
; 0.548 ; processor:processador|state.RESET     ; processor:processador|command[5]      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.677      ;
; 0.549 ; processor:processador|state.RESET     ; processor:processador|command[8]      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.678      ;
; 0.556 ; processor:processador|address[5]~reg0 ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.681      ;
; 0.556 ; processor:processador|command[3]      ; processor:processador|op_type[0]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.677      ;
; 0.557 ; processor:processador|registers[2][2] ; processor:processador|m_w[2]          ; clk          ; clk         ; 0.000        ; 0.034      ; 0.675      ;
; 0.561 ; processor:processador|command[9]      ; processor:processador|int[1]          ; clk          ; clk         ; 0.000        ; 0.040      ; 0.685      ;
; 0.563 ; processor:processador|regI[5]         ; processor:processador|registers[2][5] ; clk          ; clk         ; 0.000        ; 0.043      ; 0.690      ;
; 0.567 ; processor:processador|state.RESET     ; processor:processador|iinstruction[3] ; clk          ; clk         ; 0.000        ; 0.040      ; 0.691      ;
; 0.568 ; processor:processador|state.RESET     ; processor:processador|iinstruction[1] ; clk          ; clk         ; 0.000        ; 0.040      ; 0.692      ;
; 0.570 ; processor:processador|state.RESET     ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 0.000        ; 0.029      ; 0.683      ;
; 0.570 ; processor:processador|state.RESET     ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 0.000        ; 0.029      ; 0.683      ;
; 0.570 ; processor:processador|state.RESET     ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 0.000        ; 0.029      ; 0.683      ;
; 0.570 ; processor:processador|state.RESET     ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.029      ; 0.683      ;
; 0.570 ; processor:processador|state.RESET     ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.029      ; 0.683      ;
; 0.572 ; processor:processador|state.RESET     ; processor:processador|registers[0][4] ; clk          ; clk         ; 0.000        ; 0.047      ; 0.703      ;
; 0.572 ; processor:processador|state.RESET     ; processor:processador|registers[0][3] ; clk          ; clk         ; 0.000        ; 0.047      ; 0.703      ;
; 0.572 ; processor:processador|state.RESET     ; processor:processador|registers[0][2] ; clk          ; clk         ; 0.000        ; 0.047      ; 0.703      ;
; 0.577 ; processor:processador|op_type[1]      ; processor:processador|registers[2][0] ; clk          ; clk         ; 0.000        ; 0.029      ; 0.690      ;
; 0.578 ; processor:processador|state.RESET     ; processor:processador|command[15]     ; clk          ; clk         ; 0.000        ; 0.059      ; 0.721      ;
; 0.580 ; processor:processador|state.RESET     ; processor:processador|registers[2][0] ; clk          ; clk         ; 0.000        ; 0.027      ; 0.691      ;
; 0.580 ; processor:processador|state.RESET     ; processor:processador|registers[2][1] ; clk          ; clk         ; 0.000        ; 0.027      ; 0.691      ;
; 0.581 ; processor:processador|op_type[1]      ; processor:processador|registers[2][1] ; clk          ; clk         ; 0.000        ; 0.029      ; 0.694      ;
; 0.583 ; processor:processador|address[1]~reg0 ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.051      ; 0.718      ;
; 0.599 ; processor:processador|state.RESET     ; processor:processador|registers[1][1] ; clk          ; clk         ; 0.000        ; 0.023      ; 0.706      ;
; 0.599 ; processor:processador|state.RESET     ; processor:processador|registers[1][0] ; clk          ; clk         ; 0.000        ; 0.023      ; 0.706      ;
; 0.605 ; processor:processador|op_type[1]      ; processor:processador|state.RINST     ; clk          ; clk         ; 0.000        ; 0.244      ; 0.933      ;
; 0.606 ; processor:processador|address[4]~reg0 ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.731      ;
; 0.610 ; processor:processador|state.RINST     ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.094      ; 0.788      ;
; 0.617 ; processor:processador|address[5]~reg0 ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.742      ;
; 0.619 ; processor:processador|state.MEM       ; processor:processador|stmem           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.747      ;
; 0.622 ; processor:processador|state.IDLE      ; processor:processador|stmem           ; clk          ; clk         ; 0.000        ; 0.046      ; 0.752      ;
; 0.623 ; processor:processador|iinstruction[2] ; processor:processador|flags[0]        ; clk          ; clk         ; 0.000        ; 0.046      ; 0.753      ;
; 0.624 ; processor:processador|state.MEM       ; processor:processador|state.RINST     ; clk          ; clk         ; 0.000        ; 0.240      ; 0.948      ;
; 0.626 ; processor:processador|regI[3]         ; processor:processador|registers[2][3] ; clk          ; clk         ; 0.000        ; 0.043      ; 0.753      ;
; 0.629 ; processor:processador|address[5]~reg0 ; processor:processador|regI[5]         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.748      ;
; 0.636 ; processor:processador|op_type[0]      ; processor:processador|state.MEM       ; clk          ; clk         ; 0.000        ; 0.046      ; 0.766      ;
; 0.637 ; processor:processador|iinstruction[0] ; processor:processador|regI[1]         ; clk          ; clk         ; 0.000        ; 0.250      ; 0.971      ;
; 0.642 ; processor:processador|state.RESET     ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.247      ; 0.973      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                 ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.406 ; processor:processador|reseted ; processor:processador|registers[1][7] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.330      ;
; -0.406 ; processor:processador|reseted ; processor:processador|registers[1][6] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.330      ;
; -0.406 ; processor:processador|reseted ; processor:processador|registers[1][4] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.330      ;
; -0.406 ; processor:processador|reseted ; processor:processador|registers[1][3] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.330      ;
; -0.406 ; processor:processador|reseted ; processor:processador|registers[1][5] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.330      ;
; -0.406 ; processor:processador|reseted ; processor:processador|registers[1][2] ; clk          ; clk         ; 1.000        ; -0.063     ; 1.330      ;
; -0.398 ; processor:processador|reseted ; processor:processador|reg1[1]         ; clk          ; clk         ; 1.000        ; -0.065     ; 1.320      ;
; -0.398 ; processor:processador|reseted ; processor:processador|reg1[0]         ; clk          ; clk         ; 1.000        ; -0.065     ; 1.320      ;
; -0.398 ; processor:processador|reseted ; processor:processador|reg2[0]         ; clk          ; clk         ; 1.000        ; -0.065     ; 1.320      ;
; -0.398 ; processor:processador|reseted ; processor:processador|reg2[1]         ; clk          ; clk         ; 1.000        ; -0.065     ; 1.320      ;
; -0.382 ; processor:processador|reseted ; processor:processador|registers[0][7] ; clk          ; clk         ; 1.000        ; -0.059     ; 1.310      ;
; -0.382 ; processor:processador|reseted ; processor:processador|registers[0][6] ; clk          ; clk         ; 1.000        ; -0.059     ; 1.310      ;
; -0.382 ; processor:processador|reseted ; processor:processador|registers[0][1] ; clk          ; clk         ; 1.000        ; -0.059     ; 1.310      ;
; -0.382 ; processor:processador|reseted ; processor:processador|registers[0][5] ; clk          ; clk         ; 1.000        ; -0.059     ; 1.310      ;
; -0.382 ; processor:processador|reseted ; processor:processador|registers[0][0] ; clk          ; clk         ; 1.000        ; -0.059     ; 1.310      ;
; -0.362 ; processor:processador|reseted ; processor:processador|registers[2][0] ; clk          ; clk         ; 1.000        ; -0.056     ; 1.293      ;
; -0.362 ; processor:processador|reseted ; processor:processador|registers[2][1] ; clk          ; clk         ; 1.000        ; -0.056     ; 1.293      ;
; -0.334 ; processor:processador|reseted ; processor:processador|registers[2][2] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.263      ;
; -0.334 ; processor:processador|reseted ; processor:processador|registers[2][3] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.263      ;
; -0.334 ; processor:processador|reseted ; processor:processador|registers[2][4] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.263      ;
; -0.334 ; processor:processador|reseted ; processor:processador|registers[2][5] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.263      ;
; -0.334 ; processor:processador|reseted ; processor:processador|registers[2][6] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.263      ;
; -0.334 ; processor:processador|reseted ; processor:processador|registers[2][7] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.263      ;
; -0.325 ; processor:processador|reseted ; processor:processador|iinstruction[3] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.268      ;
; -0.325 ; processor:processador|reseted ; processor:processador|iinstruction[0] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.268      ;
; -0.325 ; processor:processador|reseted ; processor:processador|iinstruction[2] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.268      ;
; -0.325 ; processor:processador|reseted ; processor:processador|iinstruction[1] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.268      ;
; -0.318 ; processor:processador|reseted ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 1.000        ; -0.038     ; 1.267      ;
; -0.318 ; processor:processador|reseted ; processor:processador|stmem           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.267      ;
; -0.284 ; processor:processador|reseted ; processor:processador|registers[1][1] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.210      ;
; -0.284 ; processor:processador|reseted ; processor:processador|registers[1][0] ; clk          ; clk         ; 1.000        ; -0.061     ; 1.210      ;
; -0.254 ; processor:processador|reseted ; processor:processador|registers[0][4] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.204      ;
; -0.254 ; processor:processador|reseted ; processor:processador|registers[0][3] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.204      ;
; -0.254 ; processor:processador|reseted ; processor:processador|registers[0][2] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.204      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[8]      ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[14]     ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[13]     ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[12]     ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[11]     ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[9]      ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[10]     ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[1]      ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[2]      ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[4]      ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[0]      ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[5]      ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[6]      ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.249 ; processor:processador|reseted ; processor:processador|command[3]      ; clk          ; clk         ; 1.000        ; -0.039     ; 1.197      ;
; -0.232 ; processor:processador|reseted ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.165      ;
; -0.232 ; processor:processador|reseted ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.165      ;
; -0.232 ; processor:processador|reseted ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.165      ;
; -0.232 ; processor:processador|reseted ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.165      ;
; -0.232 ; processor:processador|reseted ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 1.000        ; -0.054     ; 1.165      ;
; -0.215 ; processor:processador|reseted ; processor:processador|command[15]     ; clk          ; clk         ; 1.000        ; -0.025     ; 1.177      ;
; -0.215 ; processor:processador|reseted ; processor:processador|command[7]      ; clk          ; clk         ; 1.000        ; -0.025     ; 1.177      ;
; -0.110 ; processor:processador|reseted ; processor:processador|state.RINST     ; clk          ; clk         ; 1.000        ; 0.150      ; 1.247      ;
; -0.087 ; processor:processador|reseted ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 1.000        ; 0.193      ; 1.267      ;
; -0.051 ; processor:processador|reseted ; processor:processador|mem_step        ; clk          ; clk         ; 1.000        ; 0.154      ; 1.192      ;
; -0.041 ; processor:processador|reseted ; processor:processador|flags[1]        ; clk          ; clk         ; 1.000        ; -0.040     ; 0.988      ;
; -0.041 ; processor:processador|reseted ; processor:processador|flags[0]        ; clk          ; clk         ; 1.000        ; -0.040     ; 0.988      ;
; -0.041 ; processor:processador|reseted ; processor:processador|state.MEM       ; clk          ; clk         ; 1.000        ; -0.040     ; 0.988      ;
; -0.041 ; processor:processador|reseted ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 1.000        ; -0.040     ; 0.988      ;
; 0.093  ; processor:processador|reseted ; processor:processador|state.IDLE      ; clk          ; clk         ; 1.000        ; -0.042     ; 0.852      ;
; 0.093  ; processor:processador|reseted ; processor:processador|state.OP        ; clk          ; clk         ; 1.000        ; -0.042     ; 0.852      ;
; 0.093  ; processor:processador|reseted ; processor:processador|state.RESET     ; clk          ; clk         ; 1.000        ; -0.042     ; 0.852      ;
; 0.093  ; processor:processador|reseted ; processor:processador|reseted         ; clk          ; clk         ; 1.000        ; -0.042     ; 0.852      ;
+--------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                 ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.641 ; processor:processador|reseted ; processor:processador|state.IDLE      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.767      ;
; 0.641 ; processor:processador|reseted ; processor:processador|state.OP        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.767      ;
; 0.641 ; processor:processador|reseted ; processor:processador|state.RESET     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.767      ;
; 0.641 ; processor:processador|reseted ; processor:processador|reseted         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.767      ;
; 0.708 ; processor:processador|reseted ; processor:processador|mem_step        ; clk          ; clk         ; 0.000        ; 0.247      ; 1.039      ;
; 0.741 ; processor:processador|reseted ; processor:processador|address[1]~reg0 ; clk          ; clk         ; 0.000        ; 0.286      ; 1.111      ;
; 0.742 ; processor:processador|reseted ; processor:processador|flags[1]        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.870      ;
; 0.742 ; processor:processador|reseted ; processor:processador|flags[0]        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.870      ;
; 0.742 ; processor:processador|reseted ; processor:processador|state.MEM       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.870      ;
; 0.742 ; processor:processador|reseted ; processor:processador|address[0]~reg0 ; clk          ; clk         ; 0.000        ; 0.044      ; 0.870      ;
; 0.777 ; processor:processador|reseted ; processor:processador|state.RINST     ; clk          ; clk         ; 0.000        ; 0.242      ; 1.103      ;
; 0.889 ; processor:processador|reseted ; processor:processador|command[15]     ; clk          ; clk         ; 0.000        ; 0.059      ; 1.032      ;
; 0.889 ; processor:processador|reseted ; processor:processador|command[7]      ; clk          ; clk         ; 0.000        ; 0.059      ; 1.032      ;
; 0.908 ; processor:processador|reseted ; processor:processador|address[7]~reg0 ; clk          ; clk         ; 0.000        ; 0.029      ; 1.021      ;
; 0.908 ; processor:processador|reseted ; processor:processador|address[4]~reg0 ; clk          ; clk         ; 0.000        ; 0.029      ; 1.021      ;
; 0.908 ; processor:processador|reseted ; processor:processador|address[5]~reg0 ; clk          ; clk         ; 0.000        ; 0.029      ; 1.021      ;
; 0.908 ; processor:processador|reseted ; processor:processador|address[3]~reg0 ; clk          ; clk         ; 0.000        ; 0.029      ; 1.021      ;
; 0.908 ; processor:processador|reseted ; processor:processador|address[2]~reg0 ; clk          ; clk         ; 0.000        ; 0.029      ; 1.021      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[8]      ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[14]     ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[13]     ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[12]     ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[11]     ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[9]      ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[10]     ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[1]      ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[2]      ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[4]      ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[0]      ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[5]      ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[6]      ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.916 ; processor:processador|reseted ; processor:processador|command[3]      ; clk          ; clk         ; 0.000        ; 0.045      ; 1.045      ;
; 0.918 ; processor:processador|reseted ; processor:processador|registers[0][4] ; clk          ; clk         ; 0.000        ; 0.047      ; 1.049      ;
; 0.918 ; processor:processador|reseted ; processor:processador|registers[0][3] ; clk          ; clk         ; 0.000        ; 0.047      ; 1.049      ;
; 0.918 ; processor:processador|reseted ; processor:processador|registers[0][2] ; clk          ; clk         ; 0.000        ; 0.047      ; 1.049      ;
; 0.947 ; processor:processador|reseted ; processor:processador|registers[1][1] ; clk          ; clk         ; 0.000        ; 0.023      ; 1.054      ;
; 0.947 ; processor:processador|reseted ; processor:processador|registers[1][0] ; clk          ; clk         ; 0.000        ; 0.023      ; 1.054      ;
; 0.981 ; processor:processador|reseted ; processor:processador|address[6]~reg0 ; clk          ; clk         ; 0.000        ; 0.046      ; 1.111      ;
; 0.981 ; processor:processador|reseted ; processor:processador|stmem           ; clk          ; clk         ; 0.000        ; 0.046      ; 1.111      ;
; 0.988 ; processor:processador|reseted ; processor:processador|iinstruction[3] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.112      ;
; 0.988 ; processor:processador|reseted ; processor:processador|iinstruction[0] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.112      ;
; 0.988 ; processor:processador|reseted ; processor:processador|iinstruction[2] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.112      ;
; 0.988 ; processor:processador|reseted ; processor:processador|iinstruction[1] ; clk          ; clk         ; 0.000        ; 0.040      ; 1.112      ;
; 1.004 ; processor:processador|reseted ; processor:processador|registers[2][2] ; clk          ; clk         ; 0.000        ; 0.025      ; 1.113      ;
; 1.004 ; processor:processador|reseted ; processor:processador|registers[2][3] ; clk          ; clk         ; 0.000        ; 0.025      ; 1.113      ;
; 1.004 ; processor:processador|reseted ; processor:processador|registers[2][4] ; clk          ; clk         ; 0.000        ; 0.025      ; 1.113      ;
; 1.004 ; processor:processador|reseted ; processor:processador|registers[2][5] ; clk          ; clk         ; 0.000        ; 0.025      ; 1.113      ;
; 1.004 ; processor:processador|reseted ; processor:processador|registers[2][6] ; clk          ; clk         ; 0.000        ; 0.025      ; 1.113      ;
; 1.004 ; processor:processador|reseted ; processor:processador|registers[2][7] ; clk          ; clk         ; 0.000        ; 0.025      ; 1.113      ;
; 1.022 ; processor:processador|reseted ; processor:processador|registers[2][0] ; clk          ; clk         ; 0.000        ; 0.027      ; 1.133      ;
; 1.022 ; processor:processador|reseted ; processor:processador|registers[2][1] ; clk          ; clk         ; 0.000        ; 0.027      ; 1.133      ;
; 1.038 ; processor:processador|reseted ; processor:processador|registers[0][7] ; clk          ; clk         ; 0.000        ; 0.025      ; 1.147      ;
; 1.038 ; processor:processador|reseted ; processor:processador|registers[0][6] ; clk          ; clk         ; 0.000        ; 0.025      ; 1.147      ;
; 1.038 ; processor:processador|reseted ; processor:processador|registers[0][1] ; clk          ; clk         ; 0.000        ; 0.025      ; 1.147      ;
; 1.038 ; processor:processador|reseted ; processor:processador|registers[0][5] ; clk          ; clk         ; 0.000        ; 0.025      ; 1.147      ;
; 1.038 ; processor:processador|reseted ; processor:processador|registers[0][0] ; clk          ; clk         ; 0.000        ; 0.025      ; 1.147      ;
; 1.050 ; processor:processador|reseted ; processor:processador|reg1[1]         ; clk          ; clk         ; 0.000        ; 0.018      ; 1.152      ;
; 1.050 ; processor:processador|reseted ; processor:processador|reg1[0]         ; clk          ; clk         ; 0.000        ; 0.018      ; 1.152      ;
; 1.050 ; processor:processador|reseted ; processor:processador|reg2[0]         ; clk          ; clk         ; 0.000        ; 0.018      ; 1.152      ;
; 1.050 ; processor:processador|reseted ; processor:processador|reg2[1]         ; clk          ; clk         ; 0.000        ; 0.018      ; 1.152      ;
; 1.056 ; processor:processador|reseted ; processor:processador|registers[1][7] ; clk          ; clk         ; 0.000        ; 0.021      ; 1.161      ;
; 1.056 ; processor:processador|reseted ; processor:processador|registers[1][6] ; clk          ; clk         ; 0.000        ; 0.021      ; 1.161      ;
; 1.056 ; processor:processador|reseted ; processor:processador|registers[1][4] ; clk          ; clk         ; 0.000        ; 0.021      ; 1.161      ;
; 1.056 ; processor:processador|reseted ; processor:processador|registers[1][3] ; clk          ; clk         ; 0.000        ; 0.021      ; 1.161      ;
; 1.056 ; processor:processador|reseted ; processor:processador|registers[1][5] ; clk          ; clk         ; 0.000        ; 0.021      ; 1.161      ;
; 1.056 ; processor:processador|reseted ; processor:processador|registers[1][2] ; clk          ; clk         ; 0.000        ; 0.021      ; 1.161      ;
+-------+-------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -8.759   ; 0.172 ; -1.729   ; 0.641   ; -3.000              ;
;  clk             ; -8.759   ; 0.172 ; -1.729   ; 0.641   ; -3.000              ;
; Design-wide TNS  ; -447.038 ; 0.0   ; -96.751  ; 0.0     ; -140.864            ;
;  clk             ; -447.038 ; 0.000 ; -96.751  ; 0.000   ; -140.864            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; output[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 0        ; 17       ; 40       ; 12858    ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 0        ; 17       ; 40       ; 12858    ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 0        ; 0        ; 0        ; 66       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 0        ; 0        ; 0        ; 66       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 154   ; 154  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; button     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; output[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; button     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; output[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Dec  3 13:21:13 2024
Info: Command: quartus_sta cpu -c cpu
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.759
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.759            -447.038 clk 
Info (332146): Worst-case hold slack is 0.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.388               0.000 clk 
Info (332146): Worst-case recovery slack is -1.729
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.729             -96.751 clk 
Info (332146): Worst-case removal slack is 1.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.346               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -140.864 clk 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.954            -403.217 clk 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 clk 
Info (332146): Worst-case recovery slack is -1.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.457             -80.382 clk 
Info (332146): Worst-case removal slack is 1.223
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.223               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -140.732 clk 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.846
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.846            -169.752 clk 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 clk 
Info (332146): Worst-case recovery slack is -0.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.406             -17.420 clk 
Info (332146): Worst-case removal slack is 0.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.641               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -117.857 clk 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Tue Dec  3 13:21:15 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


