/*
 * Non-ANSI port-declaration transcription of the macro interface declared by
 * flow/blackbox-RM_IHPSG13_1P_256x16_c2_bm_bist.v (this repository's single
 * declaration of the 17-port hard-macro pin list). `klt lvs`'s
 * `gate-level-verilog` reference converter accepts non-ANSI port
 * declarations only -- the source file's ANSI-style header cannot be fed to
 * it directly -- so this stub carries the same 17 ports, same names, same
 * widths, same directions, in the same order. It is a pin-list declaration
 * for the LVS reference side only; it models nothing.
 */
module RM_IHPSG13_1P_256x16_c2_bm_bist (A_CLK, A_MEN, A_WEN, A_REN, A_ADDR, A_DIN, A_DLY, A_DOUT, A_BM, A_BIST_CLK, A_BIST_EN, A_BIST_MEN, A_BIST_WEN, A_BIST_REN, A_BIST_ADDR, A_BIST_DIN, A_BIST_BM);
  input A_CLK;
  input A_MEN;
  input A_WEN;
  input A_REN;
  input [7:0] A_ADDR;
  input [15:0] A_DIN;
  input A_DLY;
  output [15:0] A_DOUT;
  input [15:0] A_BM;
  input A_BIST_CLK;
  input A_BIST_EN;
  input A_BIST_MEN;
  input A_BIST_WEN;
  input A_BIST_REN;
  input [7:0] A_BIST_ADDR;
  input [15:0] A_BIST_DIN;
  input [15:0] A_BIST_BM;
endmodule
