#-----------------------------------------------------------
# Webtalk v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Dec 21 01:33:35 2019
# Process ID: 8080
# Current directory: E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.sim/sim_1/synth/timing/xsim
# Command line: wbtcv.exe -mode batch -source E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.sim/sim_1/synth/timing/xsim/xsim.dir/PipelineCPUTest_time_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.sim/sim_1/synth/timing/xsim/webtalk.log
# Journal file: E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.sim/sim_1/synth/timing/xsim\webtalk.jou
#-----------------------------------------------------------
source E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.sim/sim_1/synth/timing/xsim/xsim.dir/PipelineCPUTest_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.sim/sim_1/synth/timing/xsim/xsim.dir/PipelineCPUTest_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec 21 01:33:41 2019. For additional details about this file, please refer to the WebTalk help file at E:/Xlinx2018/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 52.340 ; gain = 0.695
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 21 01:33:41 2019...
