$date
	Fri May 14 08:17:11 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rs_flipflop_tb $end
$var wire 1 ! q $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$scope module UUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ clk $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
0"
x!
$end
#2
0$
#25
0!
1#
1$
#50
0#
0$
#75
1!
1"
1$
#100
0"
0$
#125
0!
1#
1$
#150
0#
1"
0$
#175
1!
1$
#200
0$
#225
1$
#250
0$
#275
1$
#300
0$
#325
1$
#350
0$
#375
1$
#400
0$
