import argparse
import os

import torch
import triton
import triton.language as tl

# =============================================================================
#  Real TLE tile-DSA API (replaces the old dl.dsa executable mock)
#
#  These are the genuine CommonIR builders from
#    python/triton/experimental/tle/language/dsa/{core,semantic}.py
#  Each `tile_*` builtin emits a tile.* op into the Triton IR module, so the
#  compiled TTIR *is* the intermediate CommonIR we want to dump.
#
#  IMPORTANT — they are @triton.language `@builtin`s: they must be called
#  DIRECTLY inside the @triton.jit body (so the code-generator injects the
#  MLIR builder). Wrapping them in plain Python helpers would break tracing,
#  which is exactly why the old `_DL_DSA` static-method mock never lowered to
#  real ops. Here we call them directly.
#
#  `import triton.experimental.tle as tle` also patches triton.compiler so the
#  tile/tle dialects are registered in the MLIR context during compilation.
# =============================================================================
import triton.experimental.tle as tle  # noqa: F401  (registers tile/tle dialects)
from triton.experimental.tle.language.dsa.ascend import (  # noqa: F401
    L1, L0C, UB, PIPE, sync_block_set, sync_block_wait, sync_block_all,
)
from triton.experimental.tle.language.dsa import tile_copy, tile_alloc, tile_to_tensor  # noqa: F401
# from triton.experimental.tle.language.dsa import tle.dsa.copy  # noqa: F401

# ---- cross-engine sync_block events -----------------------------------------
# (sender, receiver, event_id, sender_pipe, receiver_pipe). Replaces the old
# tile.set_flag/wait_flag pipe pairs with core-to-core (cube<->vector) sync via
# tle.dsa.ascend.sync_block_set / sync_block_wait (hivm.hir.sync_block_*).
# Constraint: sender != receiver; event_id in [0,15].
EVT_MTE3_MTE2 = ("vector", "cube", 0, PIPE.PIPE_MTE3, PIPE.PIPE_MTE2)  # Vec1 wrote P -> Bmm2 reads
EVT_MTE2_V = ("cube", "vector", 1, PIPE.PIPE_MTE2, PIPE.PIPE_V)  # data loaded -> Vector computes
EVT_V_MTE3 = ("vector", "cube", 2, PIPE.PIPE_V, PIPE.PIPE_MTE3)  # Vector done -> store / next
# ---- Cross-core semaphores (one id per signal, ids 0-5) --------------------
# Each id may be set at most once before being waited.  The pipeline is
# single-slot: init pre-arms exactly one "free" token per workspace so the
# first iteration's wait passes; every subsequent set is preceded by the
# matching wait in the same slot, keeping each id in strictly alternating
# set→wait→set→... state.
SEM_S_READY: tl.constexpr = tl.constexpr(0)  # C -> V : workspace_s has data
SEM_S_FREE: tl.constexpr = tl.constexpr(1)  # V -> C : workspace_s slot free
SEM_P_READY: tl.constexpr = tl.constexpr(2)  # V -> C : workspace_p has data
SEM_P_FREE: tl.constexpr = tl.constexpr(3)  # C -> V : workspace_p slot free
SEM_PV_READY: tl.constexpr = tl.constexpr(4)  # C -> V : workspace_pv has data
SEM_PV_FREE: tl.constexpr = tl.constexpr(5)  # V -> C : workspace_pv slot free

# NOTE: The tle tile-DSA layer now has minimal tile.cube_launch / tile.cube_wait
# builder bindings. This architecture dump still keeps Cube matmul as
# synchronous tl.dot + tl.store until the final cube token semantics and
# CommonIRToHIVM lowering pipeline are confirmed.

# =============================================================================
#  Compile-time configuration
# =============================================================================
NUM_CORES = 20
BLOCK_M = 32
BLOCK_N = 32
DIM = 64

# constexpr shape literals for tile.copy (semantic.copy runs scalar_constant on
# each extent, which requires tl.constexpr rather than a plain int).
CBM = tl.constexpr(BLOCK_M)
CBN = tl.constexpr(BLOCK_N)
CD = tl.constexpr(DIM)

# ---- arch22 "3-task" schedule constants -----------------------------------
RING: tl.constexpr = tl.constexpr(3)  # depth of the task ring  (the "3-task" of the schedule)

# ---- cross-core semaphore IDs ----------------------------------------------
SEM_S_READY: tl.constexpr = tl.constexpr(0)  # C->V : workspace_s (S)   has data
SEM_S_FREE: tl.constexpr = tl.constexpr(1)  # V->C : workspace_s slot  free
SEM_P_READY: tl.constexpr = tl.constexpr(2)  # V->C : workspace_p (P)   has data
SEM_P_FREE: tl.constexpr = tl.constexpr(3)  # C->V : workspace_p slot  free
SEM_PV_READY: tl.constexpr = tl.constexpr(4)  # C->V : workspace_pv (PV) has data
SEM_PV_FREE: tl.constexpr = tl.constexpr(5)  # V->C : workspace_pv slot  free

# =============================================================================
#  Step sub-functions (each called from the main kernel; decorated @triton.jit
#  so the compiler sees them as inlinable device functions).
# =============================================================================


@triton.jit
def _mm1_qkt(
    # inputs
    Q,
    K,
    workspace_s,
    # task geometry
    cid,
    idx_in_conbine,
    global_head_idx,
    batch_idx,
    head_idx,
    kv_head_idx,
    ring_slot,
    # strides
    sQb,
    sQh,
    sQs,
    sQd,
    sKb,
    sKh,
    sKs,
    sKd,
    S,
    CB: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    DIM: tl.constexpr,
):
    """MM1: compute S = Q * K^T for CB KV blocks and store into workspace_s.

    Handles resident-Q reload (first task of a tile) and the full L1
    DMA + MMA sequence for each KV block.

    Each KV block uses a fresh zero accumulator so the tl.dot result is the
    per-block score directly.  It is stored to GM (workspace_s) before any
    vector-core arithmetic touches it, satisfying the cube→GM→vector ordering
    constraint (matching the fa_4func.py pattern).
    """
    # wait workspace_s[ring_slot] task slot free (Vector released after Vec1)
    sync_block_wait("vector", "cube", SEM_S_FREE, PIPE.PIPE_MTE2, PIPE.PIPE_FIX)

    # q_l1 is a plain register tensor; initialise to zeros so that both
    # branches of the if below have the same type (fp16[BLOCK_M, DIM]),
    # satisfying the SSA phi-node type constraint.
    q_l1 = tl.zeros((BLOCK_M, DIM), Q.dtype.element_ty)
    # reload Q at the first task of each output tile
    #if idx_in_conbine == 0:
    q_row_offs = global_head_idx * BLOCK_M + tl.arange(0, BLOCK_M)
    q_col_offs = tl.arange(0, DIM)
    q_ptr = (Q + batch_idx * sQb + head_idx * sQh + q_row_offs[:, None] * sQs + q_col_offs[None, :] * sQd)
    q_l1 = tl.load(q_ptr)

    for cb_idx in range(CB):
        kv_idx = idx_in_conbine * CB + cb_idx

        # Load K as a plain register tensor then transpose for Q @ K^T
        k_bp = tl.make_block_ptr(K + batch_idx * sKb + kv_head_idx * sKh, (S, DIM), (sKs, sKd), (kv_idx * BLOCK_N, 0),
                                 (BLOCK_N, DIM), (1, 0))
        k_block = tl.load(k_bp)

        # Both operands are plain tensors: no tile_to_tensor, no 4D cbuf issue.
        attn_score_l0c = tl.dot(q_l1, tl.trans(k_block), tl.zeros((BLOCK_M, BLOCK_N), tl.float32))

        score_store_bp = tl.make_block_ptr(
            workspace_s +
            (cid * RING * CB * BLOCK_M * BLOCK_N + ring_slot * CB * BLOCK_M * BLOCK_N + cb_idx * BLOCK_M * BLOCK_N),
            (BLOCK_M, BLOCK_N), (BLOCK_N, 1), (0, 0), (BLOCK_M, BLOCK_N), (1, 0))
        tl.store(score_store_bp, attn_score_l0c.to(workspace_s.dtype.element_ty))

    # all CB S-blocks written -> notify Vec1
    sync_block_set("cube", "vector", SEM_S_READY, PIPE.PIPE_FIX, PIPE.PIPE_MTE2)


@triton.jit
def _mm2_pv(
    # inputs
    V,
    workspace_p,
    workspace_pv,
    # task geometry
    cid,
    prev_idx_in_conbine,
    prev_batch_idx,
    kv_prev_head_idx,
    prev_ring_slot,
    # strides
    sKb,
    sKh,
    sKs,
    sKd,
    S,
    CB: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    DIM: tl.constexpr,
):
    """MM2: compute O_part = P * V for CB blocks and store into workspace_pv.

    Both P and V are loaded via tl.load (plain register tensors), mirroring
    fa_4func.py.  Using tile_copy+tile_to_tensor for either operand causes
    bishengir-compile to see a 4D cbuf memref for operand 0 of the lowered
    func.call, which the matmul intrinsic rejects (expects 2D).
    """
    # wait workspace_p[prev_ring_slot] (P from Vec1) ready
    sync_block_wait("vector", "cube", SEM_P_READY, PIPE.PIPE_MTE3, PIPE.PIPE_MTE2)
    # wait workspace_pv[prev_ring_slot] slot free (Vec2 released after accumulating)
    sync_block_wait("vector", "cube", SEM_PV_FREE, PIPE.PIPE_MTE2, PIPE.PIPE_FIX)

    for cb_idx in range(CB):
        prev_kv_idx = prev_idx_in_conbine * CB + cb_idx

        # Load V from GM as a plain register tensor (matches fa_4func.py pattern)
        v_bp = tl.make_block_ptr(V + prev_batch_idx * sKb + kv_prev_head_idx * sKh, (S, DIM), (sKs, sKd),
                                 (prev_kv_idx * BLOCK_N, 0), (BLOCK_N, DIM), (1, 0))
        v_block = tl.load(v_bp)

        # Load P from workspace_p as a plain register tensor
        prob_load_bp = tl.make_block_ptr(
            workspace_p + (cid * RING * CB * BLOCK_M * BLOCK_N + prev_ring_slot * CB * BLOCK_M * BLOCK_N +
                           cb_idx * BLOCK_M * BLOCK_N), (BLOCK_M, BLOCK_N), (BLOCK_N, 1), (0, 0), (BLOCK_M, BLOCK_N),
            (1, 0))
        p_block = tl.load(prob_load_bp)

        # Both operands are plain tensors: no tile_to_tensor, no 4D cbuf issue.
        pv_part_l0c = tl.dot(p_block, v_block, tl.zeros((BLOCK_M, DIM), tl.float32))

        pv_store_bp = tl.make_block_ptr(
            workspace_pv + cid * RING * CB * BLOCK_M * DIM + prev_ring_slot * CB * BLOCK_M * DIM +
            cb_idx * BLOCK_M * DIM, (BLOCK_M, DIM), (DIM, 1), (0, 0), (BLOCK_M, DIM), (1, 0))
        tl.store(pv_store_bp, pv_part_l0c.to(workspace_pv.dtype.element_ty))

    # all CB P*V blocks done -> notify Vec2; release workspace_p[prev_ring_slot]
    sync_block_set("cube", "vector", SEM_P_FREE, PIPE.PIPE_MTE2, PIPE.PIPE_MTE3)
    sync_block_set("cube", "vector", SEM_PV_READY, PIPE.PIPE_FIX, PIPE.PIPE_MTE2)


@triton.jit
def _vec1_softmax(
    workspace_s,
    workspace_p,
    workspace_rescale,
    workspace_expsum,
    cid,
    idx_in_conbine,
    ring_slot,
    neg_max_even,
    neg_max_odd,
    sm_scale,
    # causal mask inputs
    IS_CAUSAL: tl.constexpr,
    block_start,
    conbined_block_num,
    num_seq_blocks,
    g,
    CB: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
):
    """Vec1: online softmax over CB score blocks -> workspace_p + rescale/expsum.

    Reads workspace_s[ring_slot], applies causal mask if needed, computes
    stabilised softmax probabilities, and stores P, rescale, and block_expsum
    to their respective GM ring-buffers for MM2 and Vec2.

    Returns updated (neg_max_even, neg_max_odd).
    """
    # wait workspace_s[ring_slot] (all CB score blocks) ready from MM1
    sync_block_wait("cube", "vector", SEM_S_READY, PIPE.PIPE_FIX, PIPE.PIPE_MTE2)
    # wait workspace_p[ring_slot] slot free (MM2 released after reading P)
    sync_block_wait("cube", "vector", SEM_P_FREE, PIPE.PIPE_MTE2, PIPE.PIPE_MTE3)

    # reset running max at the first task of each output tile
    if idx_in_conbine == 0:
        neg_max_even = tl.full((BLOCK_M, ), 2**30, tl.float32)
        neg_max_odd = tl.full((BLOCK_M, ), 2**30, tl.float32)

    for cb_idx in range(CB):
        kv_idx = idx_in_conbine * CB + cb_idx
        cur_parity = kv_idx % 2

        # load score[0:BLOCK_M, :] from workspace_s GM -> UB
        score_load_bp = tl.make_block_ptr(
            workspace_s + cid * RING * CB * BLOCK_M * BLOCK_N + ring_slot * CB * BLOCK_M * BLOCK_N +
            cb_idx * BLOCK_M * BLOCK_N, (BLOCK_M, BLOCK_N), (BLOCK_N, 1), (0, 0), (BLOCK_M, BLOCK_N), (1, 0))
        attn_score_block = tl.load(score_load_bp).to(tl.float32)

        if IS_CAUSAL:
            conbined_block_idx = g // conbined_block_num
            global_block_id = block_start + conbined_block_idx
            q_global_head_idx = global_block_id % num_seq_blocks
            q_row_idx = q_global_head_idx * BLOCK_M + tl.arange(0, BLOCK_M)
            kv_col_idx = kv_idx * BLOCK_N + tl.arange(0, BLOCK_N)
            causal_mask = q_row_idx[:, None] >= kv_col_idx[None, :]
            attn_score_block = tl.where(causal_mask, attn_score_block, float("-inf"))

        # online softmax: compute new running -max*scale (ping-pong)
        block_row_max = tl.max(attn_score_block, axis=-1, keep_dims=False)
        neg_max_new = tl.minimum(-block_row_max * sm_scale, tl.where(cur_parity == 0, neg_max_even, neg_max_odd))
        neg_max_prv = tl.where(cur_parity == 0, neg_max_odd, neg_max_even)

        # softmax_p = exp(sm_scale * score + neg_max_new)
        softmax_p = tl.exp(sm_scale * attn_score_block + neg_max_new[:, None])

        # rescale = exp(neg_max_new - neg_max_prv): correction factor for Vec2
        rescale = tl.exp(neg_max_new - neg_max_prv)
        # block_expsum: partial row-sum contributed by this KV block
        block_expsum = tl.sum(softmax_p, axis=-1, keep_dims=False)

        # store rescale and block_expsum into GM ring-buffers for Vec2
        # layout: [NUM_CORES, RING, CB, BLOCK_M]
        rescale_offset = (cid * RING * CB * BLOCK_M + ring_slot * CB * BLOCK_M + cb_idx * BLOCK_M)
        rescale_store_bp = tl.make_block_ptr(workspace_rescale + rescale_offset, (BLOCK_M, 1), (1, 1), (0, 0),
                                             (BLOCK_M, 1), (1, 0))
        tl.store(rescale_store_bp, rescale[:, None])
        expsum_store_bp = tl.make_block_ptr(workspace_expsum + rescale_offset, (BLOCK_M, 1), (1, 1), (0, 0),
                                            (BLOCK_M, 1), (1, 0))
        tl.store(expsum_store_bp, block_expsum[:, None])

        # update running max ping-pong
        if cur_parity == 0:
            neg_max_even = neg_max_new
        else:
            neg_max_odd = neg_max_new

        # softmax_p -> workspace_p GM (MTE3): vector core owns full BLOCK_M rows
        prob_store_bp = tl.make_block_ptr(
            workspace_p + cid * RING * CB * BLOCK_M * BLOCK_N + ring_slot * CB * BLOCK_M * BLOCK_N +
            cb_idx * BLOCK_M * BLOCK_N, (BLOCK_M, BLOCK_N), (BLOCK_N, 1), (0, 0), (BLOCK_M, BLOCK_N), (1, 0))
        tl.store(prob_store_bp, softmax_p.to(workspace_p.dtype.element_ty))

    # all CB P-blocks written -> release workspace_s[ring_slot]; notify MM2
    sync_block_set("vector", "cube", SEM_S_FREE, PIPE.PIPE_MTE2, PIPE.PIPE_FIX)
    sync_block_set("vector", "cube", SEM_P_READY, PIPE.PIPE_MTE3, PIPE.PIPE_MTE2)

    return neg_max_even, neg_max_odd


@triton.jit
def _vec2_accumulate(
    Out,
    workspace_pv,
    workspace_rescale,
    workspace_expsum,
    cid,
    prev_idx_in_conbine,
    prev_global_head_idx,
    prev_batch_idx,
    prev_head_idx,
    prev_ring_slot,
    acc_o,
    softmax_denom,
    sOb,
    sOh,
    sOs,
    sOd,
    S,
    CB: tl.constexpr,
    NUM_KV_BLOCKS: tl.constexpr,
    BLOCK_M: tl.constexpr,
    DIM: tl.constexpr,
):
    """Vec2: rescale acc_o with each new KV block's P*V; finalize on last block.

    Reads pv_acc from workspace_pv and (rescale, block_expsum) from
    workspace_rescale/expsum (both written by Vec1), accumulates into acc_o
    and softmax_denom, and writes the final output row on the last KV block.

    Returns updated (acc_o, softmax_denom).
    """
    # wait workspace_pv[prev_ring_slot] (all CB P*V blocks) ready from MM2
    sync_block_wait("cube", "vector", SEM_PV_READY, PIPE.PIPE_FIX, PIPE.PIPE_MTE2)

    for cb_idx in range(CB):
        prev_kv_idx = prev_idx_in_conbine * CB + cb_idx

        # load pv_acc[0:BLOCK_M, :] from workspace_pv (MTE2)
        pv_load_bp = tl.make_block_ptr(
            workspace_pv + cid * RING * CB * BLOCK_M * DIM + prev_ring_slot * CB * BLOCK_M * DIM +
            cb_idx * BLOCK_M * DIM, (BLOCK_M, DIM), (DIM, 1), (0, 0), (BLOCK_M, DIM), (1, 0))
        pv_acc = tl.load(pv_load_bp).to(tl.float32)

        # load rescale and block_expsum written by Vec1 for this slot
        prev_rescale_offset = (cid * RING * CB * BLOCK_M + prev_ring_slot * CB * BLOCK_M + cb_idx * BLOCK_M)
        rescale_load_bp = tl.make_block_ptr(workspace_rescale + prev_rescale_offset, (BLOCK_M, 1), (1, 1), (0, 0),
                                            (BLOCK_M, 1), (1, 0))
        rescale = tl.reshape(tl.load(rescale_load_bp).to(tl.float32), (BLOCK_M, ))
        expsum_load_bp = tl.make_block_ptr(workspace_expsum + prev_rescale_offset, (BLOCK_M, 1), (1, 1), (0, 0),
                                           (BLOCK_M, 1), (1, 0))
        block_expsum = tl.reshape(tl.load(expsum_load_bp).to(tl.float32), (BLOCK_M, ))

        if prev_kv_idx == 0:
            # first KV block: init acc_o and softmax_denom directly
            acc_o = pv_acc
            softmax_denom = block_expsum
        else:
            # rescale acc_o and accumulate
            rescale_bc = tl.broadcast_to(rescale[:, None], (BLOCK_M, DIM))
            acc_o = acc_o * rescale_bc + pv_acc
            softmax_denom = softmax_denom * rescale + block_expsum

        if prev_kv_idx == NUM_KV_BLOCKS - 1:
            # last KV block: divide by softmax denominator and write output
            denom_bc = tl.broadcast_to(softmax_denom[:, None], (BLOCK_M, DIM))
            output_block = (acc_o / denom_bc).to(Out.dtype.element_ty)
            o_bp = tl.make_block_ptr(Out + prev_batch_idx * sOb + prev_head_idx * sOh, (S, DIM), (sOs, sOd),
                                     ((prev_global_head_idx * BLOCK_M).to(tl.int32), 0), (BLOCK_M, DIM), (1, 0))
            tl.store(o_bp, output_block)

    # all CB blocks consumed -> release workspace_pv[prev_ring_slot]
    sync_block_set("vector", "cube", SEM_PV_FREE, PIPE.PIPE_MTE2, PIPE.PIPE_FIX)

    return acc_o, softmax_denom


# =============================================================================
#  The single-stream 3-task scheduler kernel (CommonIR / tle.dsa form)
#
#  grid = (NUM_CORES,). Each program drives one Cube + one Vector engine.
#  On-chip staging (L1 / L0C) is allocated with tile.alloc; DMA uses
#  tile.copy; cross-engine ordering uses tile.set_flag / tile.wait_flag /
#  tile.pipe_barrier. The Vector-side online-softmax state stays in registers
#  (plain tl.* ops) since it is pure compute.
# =============================================================================
@triton.jit
def flash_attention_fwd_3task_kernel(
    Q,
    K,
    V,
    Out,
    workspace_s,
    workspace_p,
    workspace_pv,  # GM ping-pong workspaces
    workspace_rescale,
    workspace_expsum,  # GM softmax state (Vec1->Vec2)
    sm_scale,
    B,
    Hq,
    Hkv,
    S,
    sQb,
    sQh,
    sQs,
    sQd,
    sKb,
    sKh,
    sKs,
    sKd,
    sOb,
    sOh,
    sOs,
    sOd,
    num_seq_blocks,
    heads_q,
    gqa_group,
    num_kv_blocks,  # KV blocks per output tile  (= seq_len // BLOCK_N)
    conbined_block_num,  # tasks per output tile      (= num_kv_blocks // CB)
    block_num_per_core,
    rem_block_num,
    CB: tl.constexpr,  # KV blocks per task (combine_batch)
    NUM_KV_BLOCKS: tl.constexpr,  # = num_kv_blocks  (used in causal mask)
    IS_CAUSAL: tl.constexpr,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    DIM: tl.constexpr,
):
    cid = tl.program_id(0)

    # ---- static task distribution  (== AICPU GetFASectionInfo metadata) ----
    block_start = cid * block_num_per_core + tl.where(cid < rem_block_num, cid, rem_block_num)
    block_num = block_num_per_core + tl.where(cid < rem_block_num, 1, 0)
    num_global_tasks = block_num * conbined_block_num  # total pipelined tasks on this core

    # -- Vector side (UB registers): full online-softmax state ---------------
    # acc_o and running max span the full BLOCK_M rows; state per (ring_slot, cb_idx)
    # stored as flat GM-backed workspaces; running max uses a ping-pong register
    # pair (one per kv parity).
    acc_o = tl.zeros((BLOCK_M, DIM), tl.float32)
    softmax_denom = tl.zeros((BLOCK_M, ), tl.float32)  # running denominator l
    # neg_max_even/odd: running -max*scale for even/odd kv index, reset each tile
    neg_max_even = tl.full((BLOCK_M, ), 2**30, tl.float32)
    neg_max_odd = tl.full((BLOCK_M, ), 2**30, tl.float32)

    # =========================================================================
    #  3-task pipeline: Cube (MM1/MM2) and Vector (Vec1/Vec2) scopes
    #  run tick-by-tick inside a single outer loop.
    # =========================================================================

    # =========================================================================
    #  PROLOGUE: initialize semaphores (outside the main loop to avoid races)
    # =========================================================================
    with tle.scope(core_mode="cube"):
        # init: pre-arm P_FREE so Vec1 can proceed on first tick
        sync_block_set("cube", "vector", SEM_P_FREE, PIPE.PIPE_MTE2, PIPE.PIPE_MTE3)

    with tle.scope(core_mode="vector"):
        # init: pre-arm S_FREE and PV_FREE so MM1/MM2 can proceed on first tick
        sync_block_set("vector", "cube", SEM_S_FREE, PIPE.PIPE_MTE2, PIPE.PIPE_FIX)
        sync_block_set("vector", "cube", SEM_PV_FREE, PIPE.PIPE_MTE2, PIPE.PIPE_FIX)

    for g in range(num_global_tasks + 1):

        # -----------------------------------------------------------------
        #  Cube scope
        # -----------------------------------------------------------------
        with tle.scope(core_mode="cube"):
            # ===== MM1(g): S = Q*K^T for CB KV blocks -> workspace_s[cid, g%RING, :] =====
            if g < num_global_tasks:
                idx_in_conbine = g % conbined_block_num
                conbined_block_idx = g // conbined_block_num
                output_block_id = block_start + conbined_block_idx
                global_head_idx = output_block_id % num_seq_blocks
                head_idx = (output_block_id // num_seq_blocks) % heads_q
                batch_idx = output_block_id // (num_seq_blocks * heads_q)
                kv_head_idx = head_idx // gqa_group
                ring_slot = g % RING

                _mm1_qkt(
                    Q,
                    K,
                    workspace_s,
                    cid,
                    idx_in_conbine,
                    global_head_idx,
                    batch_idx,
                    head_idx,
                    kv_head_idx,
                    ring_slot,
                    sQb,
                    sQh,
                    sQs,
                    sQd,
                    sKb,
                    sKh,
                    sKs,
                    sKd,
                    S,
                    CB,
                    BLOCK_M,
                    BLOCK_N,
                    DIM,
                )

            # ===== MM2(g-1): O_part = P*V for CB blocks -> workspace_pv[cid,(g-1)%RING,:] =====
            if g >= 1:
                prev_g = g - 1
                prev_idx_in_conbine = prev_g % conbined_block_num
                prev_conbined_block_idx = prev_g // conbined_block_num
                prev_output_block_id = block_start + prev_conbined_block_idx
                prev_head_idx = (prev_output_block_id // num_seq_blocks) % heads_q
                prev_batch_idx = prev_output_block_id // (num_seq_blocks * heads_q)
                kv_prev_head_idx = prev_head_idx // gqa_group
                prev_ring_slot = prev_g % RING

                _mm2_pv(
                    V,
                    workspace_p,
                    workspace_pv,
                    cid,
                    prev_idx_in_conbine,
                    prev_batch_idx,
                    kv_prev_head_idx,
                    prev_ring_slot,
                    sKb,
                    sKh,
                    sKs,
                    sKd,
                    S,
                    CB,
                    BLOCK_M,
                    BLOCK_N,
                    DIM,
                )

        # -----------------------------------------------------------------
        #  Vector scope
        # -----------------------------------------------------------------
        with tle.scope(core_mode="vector"):
            # ===== Vec1(g): softmax(workspace_s[g%RING]) -> workspace_p[g%RING] =====
            if g < num_global_tasks:
                idx_in_conbine = g % conbined_block_num
                ring_slot = g % RING
                neg_max_even, neg_max_odd = _vec1_softmax(
                    workspace_s,
                    workspace_p,
                    workspace_rescale,
                    workspace_expsum,
                    cid,
                    idx_in_conbine,
                    ring_slot,
                    neg_max_even,
                    neg_max_odd,
                    sm_scale,
                    IS_CAUSAL,
                    block_start,
                    conbined_block_num,
                    num_seq_blocks,
                    g,
                    CB,
                    BLOCK_M,
                    BLOCK_N,
                )

            # ===== Vec2(g-1): acc_o = acc_o*rescale + pv_acc; finalize at last KV block =====
            if g >= 1:
                prev_g = g - 1
                prev_idx_in_conbine = prev_g % conbined_block_num
                prev_conbined_block_idx = prev_g // conbined_block_num
                prev_output_block_id = block_start + prev_conbined_block_idx
                prev_global_head_idx = prev_output_block_id % num_seq_blocks
                prev_head_idx = (prev_output_block_id // num_seq_blocks) % heads_q
                prev_batch_idx = prev_output_block_id // (num_seq_blocks * heads_q)
                prev_ring_slot = prev_g % RING

                acc_o, softmax_denom = _vec2_accumulate(
                    Out,
                    workspace_pv,
                    workspace_rescale,
                    workspace_expsum,
                    cid,
                    prev_idx_in_conbine,
                    prev_global_head_idx,
                    prev_batch_idx,
                    prev_head_idx,
                    prev_ring_slot,
                    acc_o,
                    softmax_denom,
                    sOb,
                    sOh,
                    sOs,
                    sOd,
                    S,
                    CB,
                    NUM_KV_BLOCKS,
                    BLOCK_M,
                    DIM,
                )

    # =========================================================================
    #  EPILOGUE: drain outstanding semaphore tokens (after the main loop)
    # =========================================================================
    with tle.scope(core_mode="cube"):
        # drain outstanding P_FREE token
        sync_block_wait("cube", "vector", SEM_P_FREE, PIPE.PIPE_MTE2, PIPE.PIPE_MTE3)

    with tle.scope(core_mode="vector"):
        # drain outstanding S_FREE and PV_FREE tokens
        sync_block_wait("vector", "cube", SEM_S_FREE, PIPE.PIPE_MTE2, PIPE.PIPE_FIX)
        sync_block_wait("vector", "cube", SEM_PV_FREE, PIPE.PIPE_MTE2, PIPE.PIPE_FIX)


# =============================================================================
#  Intermediate-CommonIR dump (no device required)
#
#  Compiles the kernel straight to TTIR with the tile/tle/ascend dialects
#  registered, then writes str(module). The tile.* ops emitted by the tile-DSA
#  builtins above appear in this dump — that is the intermediate CommonIR.
#  Mirrors python/test/tle/test_bind_buffer.py::compile_kernel.
# =============================================================================
class _DumpOptions:
    num_warps = 4
    num_stages = 1
    num_ctas = 1
    cluster_dims = (1, 1, 1)
    enable_fp_fusion = True
    debug = False
    allowed_dot_input_precisions = ("tf32", "tf32x3", "ieee")
    max_num_imprecise_acc_default = 0
    default_dot_input_precision = "ieee"


def _dump_signature():
    """Static signature for ast_to_ttir (pointers / scalars / i32 / constexpr)."""
    ptr = {
        "Q": "*fp16", "K": "*fp16", "V": "*fp16", "Out": "*fp16", "workspace_s": "*fp16", "workspace_p": "*fp16",
        "workspace_pv": "*fp16", "workspace_rescale": "*fp32", "workspace_expsum": "*fp32"
    }
    i32_names = [
        "B", "Hq", "Hkv", "S", "sQb", "sQh", "sQs", "sQd", "sKb", "sKh", "sKs", "sKd", "sOb", "sOh", "sOs", "sOd",
        "num_seq_blocks", "heads_q", "gqa_group", "num_kv_blocks", "conbined_block_num", "block_num_per_core",
        "rem_block_num"
    ]
    sig = dict(ptr)
    sig["sm_scale"] = "fp32"
    for n in i32_names:
        sig[n] = "i32"
    sig["IS_CAUSAL"] = "constexpr"
    sig["BLOCK_M"] = "constexpr"
    sig["BLOCK_N"] = "constexpr"
    sig["DIM"] = "constexpr"
    return sig


def dump_commonir(path=None, ttir_path=None, num_kv_blocks=32, combine_batch=8, is_causal=False):
    """Compile the kernel to TTIR (containing tile.* ops) and write it to `path`.

    Also runs the CommonIR→HIVM pass to lower tile.* ops and dumps the resulting
    pure TTIR to `ttir_path`. Requires no NPU/GPU — pure front-end compilation.

    Returns the CommonIR MLIR string. The TTIR dump is written as a side effect.
    """
    from triton.compiler.compiler import ASTSource
    from triton.compiler.code_generator import ast_to_ttir
    from triton._C.libtriton import ir
    from triton._C.libtriton import tle as tle_ir

    # The kernel reads module-level shape constants (BLOCK_M, DIM, ...) as plain
    # globals; allow that during this front-end-only dump.
    os.environ.setdefault("TRITON_ALLOW_NON_CONSTEXPR_GLOBALS", "1")

    if path is None:
        path = os.path.join(os.path.dirname(os.path.abspath(__file__)), "fa_triton_arch.mlir")
    if ttir_path is None:
        ttir_path = os.path.join(os.path.dirname(os.path.abspath(__file__)), "fa_triton_arch_ttir.mlir")

    signature = _dump_signature()
    constants = {
        "CB": combine_batch,
        "NUM_KV_BLOCKS": num_kv_blocks,
        "IS_CAUSAL": is_causal,
        "BLOCK_M": BLOCK_M,
        "BLOCK_N": BLOCK_N,
        "DIM": DIM,
    }

    src = ASTSource(flash_attention_fwd_3task_kernel, signature, constants)
    context = ir.context()
    ir.load_dialects(context)
    tle_ir.load_dialects(context)
    tle_ir.dsa_ir.load_tile_dialects(context)
    # Ascend dialect is optional (only needed for ascend-specific ops); load if present.
    try:
        from triton._C.libtriton.ascend import ir as ascend_ir
        ascend_ir.load_dialects(context)
    except Exception:
        pass

    # codegen_fns: tl.dot needs a target-provided "min_dot_size"; the ascend
    # backend simply returns (1,1,1), so supply that inline (no full backend).
    codegen_fns = {"min_dot_size": lambda lhsType, rhsType: (1, 1, 1)}
    module = ast_to_ttir(flash_attention_fwd_3task_kernel, src, context, _DumpOptions(), codegen_fns, {})

    # Ensure the produced IR is legal before writing it out.
    ok = module.verify()
    if not ok:
        raise RuntimeError("dump_commonir: module.verify() failed — IR is not legal")

    # ---- dump CommonIR (TTIR + tile.* ops) ----
    mlir = str(module)
    with open(path, "w") as f:
        f.write(mlir)
    print(f"[dump_commonir] module.verify() = {ok}; wrote legal CommonIR to {path}")

    # ---- dump TTIR (CommonIR→HIVM + TTIR optimization passes) ----
    from triton._C.libtriton import passes as ir_passes
    pm = ir.pass_manager(context)
    pm.enable_debug()

    # Phase 0: Inline all sub-functions so tile.buf types don't cross call boundaries.
    ir_passes.common.add_inliner(pm)

    # Phase 1: CommonIR→HIVM — lower tile.* ops, producing pure TTIR/HIVM IR.
    try:
        from triton._C.libtriton.ascend import passes as ascend_passes
        ascend_passes.ttir.add_commonir_to_hivm(pm)
    except Exception:
        pass
    try:
        pm.run(module)
        print(f"[dump_commonir] after CommonIR→HIVM: verify={module.verify()}", flush=True)
    except RuntimeError as e:
        print(f"[dump_commonir] CommonIR→HIVM pass failed (non-fatal): {e}", flush=True)
        print("[dump_commonir] CommonIR output is still valid; skipping HIVM lowering.", flush=True)
        return mlir

    # Phase 2: TTIR optimization passes (mirrors compiler.py make_ttir).
    pm2 = ir.pass_manager(context)
    pm2.enable_debug()
    ir_passes.common.add_inliner(pm2)
    ir_passes.ttir.add_combine(pm2)
    ir_passes.common.add_canonicalizer(pm2)
    ir_passes.ttir.add_reorder_broadcast(pm2)
    ir_passes.common.add_cse(pm2)
    ir_passes.common.add_licm(pm2)
    ir_passes.common.add_symbol_dce(pm2)
    ir_passes.ttir.add_loop_unroll(pm2)
    pm2.run(module)
    print(f"[dump_commonir] after TTIR opt passes: verify={module.verify()}", flush=True)

    ttir_ok = module.verify()
    if not ttir_ok:
        print("[dump_commonir] WARNING: module.verify() failed after TTIR optimization — IR may be illegal")
    else:
        print(f"[dump_commonir] TTIR optimization complete: verify={ttir_ok}")

    ttir_mlir = str(module)
    with open(ttir_path, "w") as f:
        f.write(ttir_mlir)
    print(f"[dump_commonir] wrote optimized TTIR to {ttir_path}")

    return mlir


def dump_hivm(path=None, combine_batch=32, is_causal=False):
    """Compile the kernel to TTIR, then lower through CommonIR→HIVM pipeline to HIVM IR.

    Pipeline (matches compiler.py ttir_to_linalg):
      1. add_triton_to_structure_incubated
      2. add_discrete_mask_access_conversion
      3. add_triton_to_unstructure_incubated
      4. add_triton_to_hivm          (Triton CustomOp → HIVM SyncOp)
      5. add_triton_to_hfusion       (Triton → HFusion)
      6. add_commonir_to_hivm          (CommonIR → HIVM)          ← our pass
      7. add_triton_to_llvm          (Triton → LLVM)
      8. add_bubble_up_operation
      9. add_triton_to_structure_incubated (second round)
     10. add_triton_to_linalg_incubated    (TTIR compute → Linalg)

    Returns the MLIR string. Requires no NPU/GPU — pure front-end + pass pipeline.
    """
    from triton._C.libtriton import ir, passes, ascend

    # Step 1: compile to TTIR (CommonIR)
    commonir_mlir = dump_commonir(path=None, combine_batch=combine_batch, is_causal=is_causal)

    if path is None:
        path = os.path.join(os.path.dirname(os.path.abspath(__file__)), "fa_triton_arch_hivm.mlir")

    # Step 2: parse the CommonIR module and run the pass pipeline
    context = ir.context()
    ir.load_dialects(context)
    from triton._C.libtriton import tle as tle_ir
    tle_ir.load_dialects(context)
    tle_ir.dsa_ir.load_tile_dialects(context)
    try:
        from triton._C.libtriton.ascend import ir as ascend_ir
        ascend_ir.load_dialects(context)
    except Exception:
        pass

    # Write CommonIR to temp file and parse it back into a module
    import tempfile
    with tempfile.NamedTemporaryFile(mode='w', suffix='.mlir', delete=False) as f:
        f.write(commonir_mlir)
        tmp_path = f.name
    module = ir.parse_mlir_module(tmp_path, context)
    os.unlink(tmp_path)

    # Phase 1: CommonIR → HIVM (first pass) — converts:
    #   tile.alloc → memref.alloc, tile.to_tensor → unrealized_conversion_cast,
    #   tile.copy  → hivm.copy (tile.* src, on-chip DMA)
    #             or memref.copy (!tt.ptr src, GM↔local DMA),
    #   tile.load/store → hivm.load/store, sync ops → hivm sync ops.
    pm1 = ir.pass_manager(context)
    pm1.enable_debug()
    ascend.passes.ttir.add_commonir_to_hivm(pm1)
    pm1.run(module)
    print(f"[dump_hivm] after commonir (pass 1): verify={module.verify()}", flush=True)

    # Phase 2: Triton CustomOp → HIVM SyncOp
    pm2 = ir.pass_manager(context)
    pm2.enable_debug()
    ascend.passes.ttir.add_triton_to_hivm(pm2)
    pm2.run(module)
    print(f"[dump_hivm] after triton_to_hivm: verify={module.verify()}", flush=True)

    # Phase 3: Inline + canonicalize to clean up the IR.
    pm3 = ir.pass_manager(context)
    pm3.enable_debug()
    passes.common.add_inliner(pm3)
    passes.common.add_canonicalizer(pm3)
    pm3.run(module)
    print(f"[dump_hivm] after canonicalize: verify={module.verify()}", flush=True)

    ok = module.verify()
    if not ok:
        raise RuntimeError("dump_hivm: module.verify() failed after pipeline — IR is not legal")

    mlir = str(module)
    with open(path, "w") as f:
        f.write(mlir)
    print(f"[dump_hivm] module.verify() = {ok}; wrote HIVM IR to {path}")
    return mlir


def dump_linalg(path=None, combine_batch=32, is_causal=False):
    """Compile the kernel through the full CommonIR→Linalg lowering pipeline.

    Pipeline:
      ① add_commonir_to_hivm               — tile.* → memref/hivm
      ② add_triton_to_structure_incubated    — structured ptr analysis (r1)
        add_discrete_mask_access_conversion  — non-contiguous mask handling
      ③ add_triton_to_unstructure_incubated  — scalarize unstructured accesses
        add_triton_to_hivm               — CustomOp → HIVM SyncOp
        add_triton_to_hfusion            — Triton → HFusion
        add_triton_to_llvm               — Triton → LLVM
      ④ add_bubble_up_operation          — push extracts upward
        add_triton_to_structure_incubated    — cleanup (round 2)
      ④b inline + canonicalize           — clean up before linalg
      ⑤ add_triton_to_linalg_incubated       — Triton→Linalg (may create
                                           unresolved materialization casts)
      ⑤c fold_staging_copy               — merge redundant GBM→staging→cbuf pairs
      ⑤b fold memref→ptr→memref chains   — eliminate casts created by ⑤
      ⑥ final canonicalize + CSE + DCE   — erase dead ops

    The key innovation is phase ⑤b: the linalg-incubator pass creates
    unrealized_conversion_cast chains (memref → !tt.ptr → memref) as
    type-conversion materializations during its partial conversion of
    !tt.ptr<tensor<>> values.  These chains are the root cause of the
    "unresolved materialization" error.  By folding them immediately after
    the linalg pass (even when it fails) and then canonicalizing, we
    recover a valid linalg-dialect module.

    Returns the final Linalg MLIR string.  No NPU/GPU required.
    """
    from triton._C.libtriton import ir, passes, ascend
    from triton._C.libtriton import tle as tle_ir

    # Step 1: compile to TTIR (CommonIR)
    commonir_mlir = dump_commonir(path=None, combine_batch=combine_batch, is_causal=is_causal)

    if path is None:
        path = os.path.join(os.path.dirname(os.path.abspath(__file__)), "fa_triton_arch_linalg.mlir")

    # Step 2: parse the CommonIR module into a fresh context
    context = ir.context()
    ir.load_dialects(context)
    tle_ir.load_dialects(context)
    tle_ir.dsa_ir.load_tile_dialects(context)
    try:
        from triton._C.libtriton.ascend import ir as ascend_ir
        ascend_ir.load_dialects(context)
    except Exception:
        pass

    import tempfile
    with tempfile.NamedTemporaryFile(mode='w', suffix='.mlir', delete=False) as f:
        f.write(commonir_mlir)
        tmp_path = f.name
    module = ir.parse_mlir_module(tmp_path, context)
    os.unlink(tmp_path)

    # ── ① CommonIR → HIVM ──────────────────────────────────────────────────
    pm = ir.pass_manager(context)
    pm.enable_debug()
    passes.common.add_inliner(pm)
    ascend.passes.ttir.add_commonir_to_hivm(pm)
    pm.run(module)
    print(f"[dump_linalg] ① commonir_to_hivm: verify={module.verify()}", flush=True)

    # ── ①b Erase the unrealized_conversion_cast ops produced by CommonIRToHIVM
    #     before any structured/linalg lowering runs.  This turns:
    #       cast !tt.ptr<tensor<>> -> memref  =>  tt.load + bufferization.to_memref
    #       cast memref<,#space>   -> tensor  =>  memref.memory_space_cast + bufferization.to_tensor
    #     so the linalg-incubator never sees the unresolved materializations
    #     that cause "unresolved materialization" failures.
    # pm = ir.pass_manager(context)
    # pm.enable_debug()
    # ascend.passes.ttir.add_erase_linalg_casts(pm)
    # passes.common.add_canonicalizer(pm)
    # pm.run(module)
    # print(f"[dump_linalg] ①b erase_linalg_casts: verify={module.verify()}", flush=True)

    # ── ② Structured (r1) + discrete mask ────────────────────────────────
    pm = ir.pass_manager(context)
    pm.enable_debug()
    # ascend.passes.ttir.add_triton_to_structure_incubated(pm, False, False, False)
    ascend.passes.ttir.add_discrete_mask_access_conversion(pm, False, False, False)
    pm.run(module)
    print(f"[dump_linalg] ② structure(r1)+discrete_mask: verify={module.verify()}", flush=True)

    # ── ③ Unstructured + HIVM + HFusion + LLVM ──────────────────────────
    pm = ir.pass_manager(context)
    pm.enable_debug()
    ascend.passes.ttir.add_triton_to_unstructure(pm, False, False)
    ascend.passes.ttir.add_triton_to_hivm(pm)
    ascend.passes.ttir.add_triton_to_hfusion(pm)
    ascend.passes.ttir.add_triton_to_llvm(pm)
    pm.run(module)
    print(f"[dump_linalg] ③ unstructure+hivm+hfusion+llvm: verify={module.verify()}", flush=True)

    # ── ④ Bubble-up + structured (r2) ────────────────────────────────────
    pm = ir.pass_manager(context)
    pm.enable_debug()
    ascend.passes.ttir.add_bubble_up_operation(pm)
    # ascend.passes.ttir.add_triton_to_structure_incubated(pm, False, False, False)
    pm.run(module)
    print(f"[dump_linalg] ④ bubble_up+structure(r2): verify={module.verify()}", flush=True)

    # ── ④b Inline + canonicalize ← REQUIRED to avoid C++ assertion ─────
    # Without this, the linalg incubator crashes with cast<RankedTensorType>
    # in MaskAnalysis when it encounters non-tensor types.
    pm = ir.pass_manager(context)
    pm.enable_debug()
    passes.common.add_inliner(pm)
    passes.common.add_canonicalizer(pm)
    pm.run(module)
    print(f"[dump_linalg] ④b inline+canonicalize: verify={module.verify()}", flush=True)

    # ── ⑤ Triton → Linalg ───────────────────────────────────────────────
    # This pass does the heavy lifting: tt.ptr→memref, triton ops→linalg,
    # triton::FuncOp→func::FuncOp.  It may fail with "unresolved
    # materialization" when it creates memref→!tt.ptr→memref cast chains
    # during partial conversion of !tt.ptr<tensor<>> values.  We handle
    # that in phase ⑤b.
    try:
        pm = ir.pass_manager(context)
        pm.enable_debug()
        ascend.passes.ttir.add_triton_to_linalg(pm, False, True, False, False, False)
        pm.run(module)
        print(f"[dump_linalg] ⑤ triton_to_linalg_incubated: verify={module.verify()}", flush=True)
    except RuntimeError:
        print(
            "[dump_linalg] ⑤ triton_to_linalg_incubated: partial conversion "
            "(this is expected — the pass creates cast chains that need "
            "post-processing)", flush=True)

    # ── ⑤c Fold staging memref.alloc + memref.copy pairs ─────────────────
    #     TritonToLinalgIncubated creates staging allocs (default address
    #     space) for tt.load -> memref.copy chains.  When the downstream
    #     copy target has an explicit memory space (e.g. cbuf), the staging
    #     is redundant.  This pass merges the two copies into one direct
    #     GBM -> on-chip transfer, eliminating an alloc + copy + annotation.
    # pm = ir.pass_manager(context); pm.enable_debug()
    # ascend.passes.ttir.add_fold_staging_copy(pm)
    # pm.run(module)
    # print(f"[dump_linalg] ⑤c fold_staging_copy: verify={module.verify()}", flush=True)

    # ── ⑤b Run erase-linalg-casts one more time to reconcile any
    #     unrealized_conversion_cast ops that the partial linalg conversion
    #     may have introduced around the on-chip allocations / function
    #     boundary.
    # pm = ir.pass_manager(context)
    # pm.enable_debug()
    # ascend.passes.ttir.add_erase_linalg_casts(pm)
    # pm.run(module)
    # print(f"[dump_linalg] ⑤b erase_linalg_casts (post): verify={module.verify()}", flush=True)

    # ── ⑥ Final canonicalize → erase dead casts ─────────────────────────
    # pm = ir.pass_manager(context); pm.enable_debug()
    # passes.common.add_canonicalizer(pm)
    # passes.common.add_cse(pm)
    # passes.common.add_symbol_dce(pm)
    # pm.run(module)
    # print(f"[dump_linalg] ⑥ final cleanup: verify={module.verify()}", flush=True)

    ok = module.verify()
    if not ok:
        raise RuntimeError("dump_linalg: module.verify() failed after pipeline")

    mlir = str(module)
    with open(path, "w") as f:
        f.write(mlir)
    print(f"[dump_linalg] verify={ok}; wrote Linalg IR ({len(mlir)} chars) to {path}")
    return mlir


# def gen_bin():


# =============================================================================
#  Host launcher
# =============================================================================
def flash_attention_fwd(q, k, v, combine_batch, is_causal=False):
    B, Hq, S, D = q.shape
    Hkv = k.shape[1]
    assert D == DIM and S % BLOCK_N == 0 and Hq % Hkv == 0
    num_seq_blocks = S // BLOCK_M
    block_num = num_seq_blocks * Hq * B
    num_kv_blocks = S // BLOCK_N  # KV blocks per output tile

    CB = combine_batch
    if num_kv_blocks < CB:
        CB = num_kv_blocks
    assert num_kv_blocks % CB == 0, f"num_kv_blocks ({num_kv_blocks}) must be divisible by combine_batch ({CB})"
    conbined_block_num = num_kv_blocks // CB  # tasks per output tile

    block_num_per_core = block_num // NUM_CORES
    rem_block_num = block_num % NUM_CORES

    out = torch.empty_like(q)
    # GM ping-pong workspaces: [NUM_CORES, RING, CB, BLOCK_M, BLOCK_N/DIM]
    # Each ring_slot holds CB score/prob/pv blocks so MM1/Vec1/MM2 can process
    # all CB sub-blocks within one task before signalling the next stage.
    workspace_s = torch.empty((NUM_CORES, RING, CB, BLOCK_M, BLOCK_N), dtype=torch.float16, device=q.device)
    workspace_p = torch.empty((NUM_CORES, RING, CB, BLOCK_M, BLOCK_N), dtype=q.dtype, device=q.device)
    workspace_pv = torch.empty((NUM_CORES, RING, CB, BLOCK_M, DIM), dtype=torch.float16, device=q.device)
    workspace_rescale = torch.empty((NUM_CORES, RING, CB, BLOCK_M), dtype=torch.float32, device=q.device)
    workspace_expsum = torch.empty((NUM_CORES, RING, CB, BLOCK_M), dtype=torch.float32, device=q.device)
    sm_scale = (1.0 / D)**0.5

    grid = (NUM_CORES, )  # one program per AI core; one Cube + one Vector stream (MIX_1_1)
    flash_attention_fwd_3task_kernel[grid](
        q,
        k,
        v,
        out,
        workspace_s,
        workspace_p,
        workspace_pv,
        workspace_rescale,
        workspace_expsum,
        sm_scale,
        B,
        Hq,
        Hkv,
        S,
        q.stride(0),
        q.stride(1),
        q.stride(2),
        q.stride(3),
        k.stride(0),
        k.stride(1),
        k.stride(2),
        k.stride(3),
        out.stride(0),
        out.stride(1),
        out.stride(2),
        out.stride(3),
        num_seq_blocks,
        Hq,
        Hq // Hkv,
        num_kv_blocks,
        conbined_block_num,
        block_num_per_core,
        rem_block_num,
        CB=CB,
        NUM_KV_BLOCKS=num_kv_blocks,
        IS_CAUSAL=is_causal,
        BLOCK_M=BLOCK_M,
        BLOCK_N=BLOCK_N,
        DIM=DIM,
    )
    return out


if __name__ == "__main__":
    parser = argparse.ArgumentParser()
    parser.add_argument("--B", type=int, default=4)
    parser.add_argument("--S", type=int, default=4096)
    parser.add_argument("--H", type=int, default=16)
    parser.add_argument("--q-heads", type=int, default=None)
    parser.add_argument("--kv-heads", type=int, default=None)
    parser.add_argument("--D", type=int, default=DIM)
    parser.add_argument("--causal", action="store_true")
    parser.add_argument("--no-check", action="store_true")
    parser.add_argument("--combine-batch", type=int, default=8, help="KV blocks per task (arch22 nRatio)")
    parser.add_argument(
        "--dump-mlir", nargs="?", const="", default=None,
        help="Dump intermediate CommonIR to PATH (default skill/op/fa_triton_arch.mlir) and exit; no device needed.")
    parser.add_argument("--dump-ir", nargs="?", const="", default=None,
                        help="Dump HIVM IR (after CommonIR→HIVM lowering) to PATH and exit; no device needed.")
    parser.add_argument(
        "--dump-linalg", nargs="?", const="", default=None,
        help="Dump Linalg IR (full lowering through linalg, casts eliminated) to PATH and exit; no device needed.")
    args = parser.parse_args()

    B, S, H, D = args.B, args.S, args.H, args.D
    combine_batch = args.combine_batch
    # ---- dump intermediate CommonIR and exit (no device required) ----
    if args.dump_mlir is not None:
        dump_commonir(path=(args.dump_mlir or None), combine_batch=combine_batch, is_causal=args.causal)
        raise SystemExit(0)

    # ---- dump HIVM IR after full lowering pipeline (no device required) ----
    if args.dump_ir is not None:
        dump_hivm(path=(args.dump_ir or None), combine_batch=combine_batch, is_causal=args.causal)
        raise SystemExit(0)

    # ---- dump Linalg IR after full CommonIR→Linalg lowering (no device required) ----
    if args.dump_linalg is not None:
        dump_linalg(path=(args.dump_linalg or None), combine_batch=combine_batch, is_causal=args.causal)
        raise SystemExit(0)

    Q_H = args.q_heads or H
    KV_H = args.kv_heads or H

    device = "npu" if hasattr(torch, "npu") and torch.npu.is_available() else "cuda"
    torch.manual_seed(0)
    q = torch.randn((B, Q_H, S, D), dtype=torch.float16, device=device)
    k = torch.randn((B, KV_H, S, D), dtype=torch.float16, device=device)
    v = torch.randn((B, KV_H, S, D), dtype=torch.float16, device=device)

    out = flash_attention_fwd(q, k, v, combine_batch, is_causal=args.causal)

    if not args.no_check:

        def ref(q, k, v):
            if k.shape[1] != q.shape[1]:
                n_rep = q.shape[1] // k.shape[1]
                k = k.repeat_interleave(n_rep, dim=1)
                v = v.repeat_interleave(n_rep, dim=1)
            return torch.nn.functional.scaled_dot_product_attention(q.float(), k.float(), v.float(),
                                                                    is_causal=args.causal).to(torch.float16)

        torch.testing.assert_close(ref(q, k, v), out, rtol=1e-2, atol=1e-2)
        print("Test Passed!")
    else:
        print("Reference check skipped.")
