<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Design_2_Pre_Distortion_Filter_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">Design_2_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>Parallel_FIR_filter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:20 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7dd9781a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7dd9781a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Design_2_Pre_Distortion_Filter_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:20 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7dd9781a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>Parallel_FIR_filter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:20 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fee9754b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Design_2_Pre_Distortion_Filter_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:20 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:fee9754b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:43 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7dd9781a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I_input</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.INPUT_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Q_input</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.INPUT_WIDTH&apos;)) - 1)">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Q_output</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I_output</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>FILTER_TAPS</spirit:name>
        <spirit:displayName>Filter Taps</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FILTER_TAPS">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INPUT_WIDTH</spirit:name>
        <spirit:displayName>Input Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INPUT_WIDTH">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>COEFF_WIDTH</spirit:name>
        <spirit:displayName>Coeff Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.COEFF_WIDTH" spirit:minimum="8" spirit:maximum="32" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Pre-distorsion_filter.srcs/constrs_1/new/Filter_constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/db2d/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Design_2_Pre_Distortion_Filter_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/db2d/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Design_2_Pre_Distortion_Filter_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Design_2_Pre_Distortion_Filter_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Design_2_Pre_Distortion_Filter_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Design_2_Pre_Distortion_Filter_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Design_2_Pre_Distortion_Filter_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Design_2_Pre_Distortion_Filter_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Pre_Distortion_Filter_v1.1</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>FILTER_TAPS</spirit:name>
      <spirit:displayName>Filter Taps</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FILTER_TAPS">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INPUT_WIDTH</spirit:name>
      <spirit:displayName>Input Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INPUT_WIDTH">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>COEFF_WIDTH</spirit:name>
      <spirit:displayName>Coeff Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.COEFF_WIDTH" spirit:minimum="8" spirit:maximum="32" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Design_2_Pre_Distortion_Filter_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Pre_Distortion_Filter_v1.1</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61126b5a_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ef043f_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e4846dd_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60c5259e_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33024f08_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d814bb0_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4da25a9a_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c40221a_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cf1e6b7_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a83d7b1_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4217ac01_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4583cf0d_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2821a0d_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@674a56d_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7521a2d8_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cd28cb4_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@270a68eb_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@be13be0_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13358458_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5026f695_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43fff0fb_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@605a57a4_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@470dfcc1_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29354ca1_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47b159c2_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71dc61c9_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e7e06ae_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e64c700_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52235a2e_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aa01cfe_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14b4ee61_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d49a6d3_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ff02c15_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1665c34a_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6afb2963_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bca2cb5_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65fe65c6_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10fe43e_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76677014_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68fb016c_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32e5ef23_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11558720_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d6d8df_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1849eabc_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f739be6_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f86b9d6_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38ad465c_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f45c197_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50622e65_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b5fc90d_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45733b3_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c05a88f_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a4ed4c7_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7198f9b8_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25efd235_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fb542a7_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d82744c_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c7b880a_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@465ddcb2_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c0836f6_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73261ee3_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ba14f92_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8c75474_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66579c31_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78fa2821_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e05f3bb_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37b99eda_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@697d5037_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@317d3776_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dee5208_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1aedf5b8_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4995791b_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2348890_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56a946fe_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@310b3a29_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eaf88f_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e173ced_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5920160e_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cea879c_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@196574bb_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@396027c2_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2831fff5_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e1a8de4_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ad34fe9_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62513a20_ARCHIVE_LOCATION">/home/miglioranza/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e102566_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10ff5711_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d8501ca_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bb6ad0d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@749b9ff0_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49270491_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cbac86a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@383fa570_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b7738a5_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e62309c_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10c32108_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="50102c5c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="424d1813"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="0bd5c24e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6654c37e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b6bd5b8b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
