// Seed: 2364311002
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2,
    output wor id_3,
    inout wor id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri1 id_7,
    input supply1 id_8
    , id_13 = id_13,
    output tri0 id_9,
    input wor id_10,
    input tri0 id_11
);
  wire id_14, id_15, id_16, id_17 = 1, id_18;
  xor (id_4, id_16, id_15, id_0, id_13, id_18, id_5, id_6, id_8, id_10, id_14, id_2, id_17, id_11);
  module_0(
      id_16
  );
endmodule
