/* Generated automatically by the program `genautomata'
   from the machine description file `md'.  */

#include "config.h"
#include "system.h"
#include "coretypes.h"
#include "tm.h"
#include "rtl.h"
#include "tm_p.h"
#include "insn-config.h"
#include "recog.h"
#include "regs.h"
#include "real.h"
#include "output.h"
#include "insn-attr.h"
#include "toplev.h"
#include "flags.h"
#include "function.h"

/* Vector translating external insn codes to internal ones.*/
static const unsigned char alu_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     1,     0,     0,
    1,     1,     1,     1,     1,     1,     0,     0,     1,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     1,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    1,     1,     1,     1,     1,     1,     1,     1,     0,     0,
    0,     0,     1,     1,     1,     1,     1,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     1,     1,     1,     1,     1,     1,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     1,     1,
    1,     1,     1,     0,     0,     0,     1,     1,     1,     1,
    1,     1,     1,     1,     1,     1,     1,     2};

/* Vector for state transitions.  */
static const unsigned char alu_transitions[] ATTRIBUTE_UNUSED = {
    0,     1,     0,     1,     2,     0};

/* Vector of min issue delay of insns.  */
static const unsigned char alu_min_issue_delay[] ATTRIBUTE_UNUSED = {
    8};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char imuldiv_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     1,     2,
    0,     0,     0,     0,     0,     0,     3,     4,     0,     5,
    6,     2,     7,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     8,     9,    10,     4,
    5,    11,     8,     9,    12,    13,     3,    14,     6,    15,
    0,     0,     0,     0,     0,     0,     0,     0,     8,    16,
   15,    17,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,    11,    18,    19,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,    20};

/* Comb vector for state transitions.  */
static const unsigned char imuldiv_transitions[] ATTRIBUTE_UNUSED = {
    0,    27,     4,    29,    69,    38,    35,    40,    34,    31,
    2,    36,    10,    49,    65,     3,    30,    39,    22,     1,
    0,     1,     2,     3,     4,     5,     6,     7,     8,     9,
   10,    11,    12,    13,    14,    15,    16,    17,    18,    19,
   20,     2,     3,     4,     5,     6,     7,     8,     9,    10,
   11,    12,    13,    14,    15,    16,    17,    18,    19,    20,
   21,    21,    22,    23,    24,    25,    26,    27,    28,    29,
   30,    31,    32,    33,    34,    35,    36,    37,    38,    39,
   40,    22,    23,    24,    25,    26,    27,    28,    29,    30,
   31,    32,    33,    34,    35,    36,    37,    38,     0,    40,
   41,    41,    42,    43,    44,    45,    46,    47,    48,    49,
   50,    51,    52,    53,    54,    55,    56,    57,    58,    59,
   60,    42,    43,    44,    45,    46,    47,    48,    49,    50,
   51,    52,    53,    54,    55,    56,    57,    58,    59,    60,
   61,    61,    62,    63,    64,    65,    66,    67,    68,    69,
   70,    70,    70,    70,    70,    70,    70,    70,    70,    70,
   70,    62,    63,    64,    65,    66,    67,    68,     1,    39,
};

/* Check vector for state transitions.  */
static const unsigned char imuldiv_check[] = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     1,     2,     3,     4,     5,     6,     7,     8,     9,
   10,    11,    12,    13,    14,    15,    16,    17,    18,    19,
   20,     1,     2,     3,     4,     5,     6,     7,     8,     9,
   10,    11,    12,    13,    14,    15,    16,    17,    18,    19,
   20,    21,    22,    23,    24,    25,    26,    27,    28,    29,
   30,    31,    32,    33,    34,    35,    36,    37,    38,    39,
   40,    21,    22,    23,    24,    25,    26,    27,    28,    29,
   30,    31,    32,    33,    34,    35,    36,    37,    38,    39,
   40,    41,    42,    43,    44,    45,    46,    47,    48,    49,
   50,    51,    52,    53,    54,    55,    56,    57,    58,    59,
   60,    41,    42,    43,    44,    45,    46,    47,    48,    49,
   50,    51,    52,    53,    54,    55,    56,    57,    58,    59,
   60,    61,    62,    63,    64,    65,    66,    67,    68,    69,
   70,    70,    70,    70,    70,    70,    70,    70,    70,    70,
   70,    61,    62,    63,    64,    65,    66,    67,    68,    69,
};

/* Base vector for state transitions.  */
static const unsigned char imuldiv_base[] = {
    0,    21,    22,    23,    24,    25,    26,    27,    28,    29,
   30,    31,    32,    33,    34,    35,    36,    37,    38,    39,
   40,    61,    62,    63,    64,    65,    66,    67,    68,    69,
   70,    71,    72,    73,    74,    75,    76,    77,    78,    79,
   80,   101,   102,   103,   104,   105,   106,   107,   108,   109,
  110,   111,   112,   113,   114,   115,   116,   117,   118,   119,
  120,   141,   142,   143,   144,   145,   146,   147,   148,   149,
};

/* Vector of min issue delay of insns.  */
static const unsigned char imuldiv_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,    38,    38,    38,    38,    38,    38,    38,    38,
   38,    38,    38,    38,    38,    38,    38,    38,    38,    38,
   38,     0,     0,    37,    37,    37,    37,    37,    37,    37,
   37,    37,    37,    37,    37,    37,    37,    37,    37,    37,
   37,    37,     0,     0,    36,    36,    36,    36,    36,    36,
   36,    36,    36,    36,    36,    36,    36,    36,    36,    36,
   36,    36,    36,     0,     0,    35,    35,    35,    35,    35,
   35,    35,    35,    35,    35,    35,    35,    35,    35,    35,
   35,    35,    35,    35,     0,     0,    34,    34,    34,    34,
   34,    34,    34,    34,    34,    34,    34,    34,    34,    34,
   34,    34,    34,    34,    34,     0,     0,    33,    33,    33,
   33,    33,    33,    33,    33,    33,    33,    33,    33,    33,
   33,    33,    33,    33,    33,    33,     0,     0,    32,    32,
   32,    32,    32,    32,    32,    32,    32,    32,    32,    32,
   32,    32,    32,    32,    32,    32,    32,     0,     0,    31,
   31,    31,    31,    31,    31,    31,    31,    31,    31,    31,
   31,    31,    31,    31,    31,    31,    31,    31,     0,     0,
   30,    30,    30,    30,    30,    30,    30,    30,    30,    30,
   30,    30,    30,    30,    30,    30,    30,    30,    30,     0,
    0,    29,    29,    29,    29,    29,    29,    29,    29,    29,
   29,    29,    29,    29,    29,    29,    29,    29,    29,    29,
    0,     0,    28,    28,    28,    28,    28,    28,    28,    28,
   28,    28,    28,    28,    28,    28,    28,    28,    28,    28,
   28,     0,     0,    27,    27,    27,    27,    27,    27,    27,
   27,    27,    27,    27,    27,    27,    27,    27,    27,    27,
   27,    27,     0,     0,    26,    26,    26,    26,    26,    26,
   26,    26,    26,    26,    26,    26,    26,    26,    26,    26,
   26,    26,    26,     0,     0,    25,    25,    25,    25,    25,
   25,    25,    25,    25,    25,    25,    25,    25,    25,    25,
   25,    25,    25,    25,     0,     0,    24,    24,    24,    24,
   24,    24,    24,    24,    24,    24,    24,    24,    24,    24,
   24,    24,    24,    24,    24,     0,     0,    23,    23,    23,
   23,    23,    23,    23,    23,    23,    23,    23,    23,    23,
   23,    23,    23,    23,    23,    23,     0,     0,    22,    22,
   22,    22,    22,    22,    22,    22,    22,    22,    22,    22,
   22,    22,    22,    22,    22,    22,    22,     0,     0,    21,
   21,    21,    21,    21,    21,    21,    21,    21,    21,    21,
   21,    21,    21,    21,    21,    21,    21,    21,     0,     0,
   20,    20,    20,    20,    20,    20,    20,    20,    20,    20,
   20,    20,    20,    20,    20,    20,    20,    20,    20,     0,
    0,    19,    19,    19,    19,    19,    19,    19,    19,    19,
   19,    19,    19,    19,    19,    19,    19,    19,    19,    19,
    0,     0,    18,    18,    18,    18,    18,    18,    18,    18,
   18,    18,    18,    18,    18,    18,    18,    18,    18,    18,
   18,     0,     0,    17,    17,    17,    17,    17,    17,    17,
   17,    17,    17,    17,    17,    17,    17,    17,    17,    17,
   17,    17,     0,     0,    16,    16,    16,    16,    16,    16,
   16,    16,    16,    16,    16,    16,    16,    16,    16,    16,
   16,    16,    16,     0,     0,    15,    15,    15,    15,    15,
   15,    15,    15,    15,    15,    15,    15,    15,    15,    15,
   15,    15,    15,    15,     0,     0,    14,    14,    14,    14,
   14,    14,    14,    14,    14,    14,    14,    14,    14,    14,
   14,    14,    14,    14,    14,     0,     0,    13,    13,    13,
   13,    13,    13,    13,    13,    13,    13,    13,    13,    13,
   13,    13,    13,    13,    13,    13,     0,     0,    12,    12,
   12,    12,    12,    12,    12,    12,    12,    12,    12,    12,
   12,    12,    12,    12,    12,    12,    12,     0,     0,    11,
   11,    11,    11,    11,    11,    11,    11,    11,    11,    11,
   11,    11,    11,    11,    11,    11,    11,    11,     0,     0,
   10,    10,    10,    10,    10,    10,    10,    10,    10,    10,
   10,    10,    10,    10,    10,    10,    10,    10,    10,     0,
    0,     9,     9,     9,     9,     9,     9,     9,     9,     9,
    9,     9,     9,     9,     9,     9,     9,     9,     9,     9,
    0,     0,     8,     8,     8,     8,     8,     8,     8,     8,
    8,     8,     8,     8,     8,     8,     8,     8,     8,     8,
    8,     0,     0,     7,     7,     7,     7,     7,     7,     7,
    7,     7,     7,     7,     7,     7,     7,     7,     7,     7,
    7,     7,     0,     0,     6,     6,     6,     6,     6,     6,
    6,     6,     6,     6,     6,     6,     6,     6,     6,     6,
    6,     6,     6,     0,     0,     5,     5,     5,     5,     5,
    5,     5,     5,     5,     5,     5,     5,     5,     5,     5,
    5,     5,     5,     5,     0,     0,     4,     4,     4,     4,
    4,     4,     4,     4,     4,     4,     4,     4,     4,     4,
    4,     4,     4,     4,     4,     0,     0,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     0,     0,     2,     2,
    2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
    2,     2,     2,     2,     2,     2,     2,     0,     0,     1,
    1,     1,     1,     1,     1,     1,     1,     1,     1,     1,
    1,     1,     1,     1,     1,     1,     1,     1,     0,     0,
   68,    68,    68,    68,    68,    68,    68,    68,    68,    68,
   68,    68,    68,    68,    68,    68,    68,    68,    68,     0,
    0,    67,    67,    67,    67,    67,    67,    67,    67,    67,
   67,    67,    67,    67,    67,    67,    67,    67,    67,    67,
    0,     0,    66,    66,    66,    66,    66,    66,    66,    66,
   66,    66,    66,    66,    66,    66,    66,    66,    66,    66,
   66,     0,     0,    65,    65,    65,    65,    65,    65,    65,
   65,    65,    65,    65,    65,    65,    65,    65,    65,    65,
   65,    65,     0,     0,    64,    64,    64,    64,    64,    64,
   64,    64,    64,    64,    64,    64,    64,    64,    64,    64,
   64,    64,    64,     0,     0,    63,    63,    63,    63,    63,
   63,    63,    63,    63,    63,    63,    63,    63,    63,    63,
   63,    63,    63,    63,     0,     0,    62,    62,    62,    62,
   62,    62,    62,    62,    62,    62,    62,    62,    62,    62,
   62,    62,    62,    62,    62,     0,     0,    61,    61,    61,
   61,    61,    61,    61,    61,    61,    61,    61,    61,    61,
   61,    61,    61,    61,    61,    61,     0,     0,    60,    60,
   60,    60,    60,    60,    60,    60,    60,    60,    60,    60,
   60,    60,    60,    60,    60,    60,    60,     0,     0,    59,
   59,    59,    59,    59,    59,    59,    59,    59,    59,    59,
   59,    59,    59,    59,    59,    59,    59,    59,     0,     0,
   58,    58,    58,    58,    58,    58,    58,    58,    58,    58,
   58,    58,    58,    58,    58,    58,    58,    58,    58,     0,
    0,    57,    57,    57,    57,    57,    57,    57,    57,    57,
   57,    57,    57,    57,    57,    57,    57,    57,    57,    57,
    0,     0,    56,    56,    56,    56,    56,    56,    56,    56,
   56,    56,    56,    56,    56,    56,    56,    56,    56,    56,
   56,     0,     0,    55,    55,    55,    55,    55,    55,    55,
   55,    55,    55,    55,    55,    55,    55,    55,    55,    55,
   55,    55,     0,     0,    54,    54,    54,    54,    54,    54,
   54,    54,    54,    54,    54,    54,    54,    54,    54,    54,
   54,    54,    54,     0,     0,    53,    53,    53,    53,    53,
   53,    53,    53,    53,    53,    53,    53,    53,    53,    53,
   53,    53,    53,    53,     0,     0,    52,    52,    52,    52,
   52,    52,    52,    52,    52,    52,    52,    52,    52,    52,
   52,    52,    52,    52,    52,     0,     0,    51,    51,    51,
   51,    51,    51,    51,    51,    51,    51,    51,    51,    51,
   51,    51,    51,    51,    51,    51,     0,     0,    50,    50,
   50,    50,    50,    50,    50,    50,    50,    50,    50,    50,
   50,    50,    50,    50,    50,    50,    50,     0,     0,    49,
   49,    49,    49,    49,    49,    49,    49,    49,    49,    49,
   49,    49,    49,    49,    49,    49,    49,    49,     0,     0,
   48,    48,    48,    48,    48,    48,    48,    48,    48,    48,
   48,    48,    48,    48,    48,    48,    48,    48,    48,     0,
    0,    47,    47,    47,    47,    47,    47,    47,    47,    47,
   47,    47,    47,    47,    47,    47,    47,    47,    47,    47,
    0,     0,    46,    46,    46,    46,    46,    46,    46,    46,
   46,    46,    46,    46,    46,    46,    46,    46,    46,    46,
   46,     0,     0,    45,    45,    45,    45,    45,    45,    45,
   45,    45,    45,    45,    45,    45,    45,    45,    45,    45,
   45,    45,     0,     0,    44,    44,    44,    44,    44,    44,
   44,    44,    44,    44,    44,    44,    44,    44,    44,    44,
   44,    44,    44,     0,     0,    43,    43,    43,    43,    43,
   43,    43,    43,    43,    43,    43,    43,    43,    43,    43,
   43,    43,    43,    43,     0,     0,    42,    42,    42,    42,
   42,    42,    42,    42,    42,    42,    42,    42,    42,    42,
   42,    42,    42,    42,    42,     0,     0,    41,    41,    41,
   41,    41,    41,    41,    41,    41,    41,    41,    41,    41,
   41,    41,    41,    41,    41,    41,     0,     0,    40,    40,
   40,    40,    40,    40,    40,    40,    40,    40,    40,    40,
   40,    40,    40,    40,    40,    40,    40,     0,     0,    39,
   39,    39,    39,    39,    39,    39,    39,    39,    39,    39,
   39,    39,    39,    39,    39,    39,    39,    39,     0,     0,
   69,    69,    69,    69,    69,    69,    69,    69,    69,    69,
   69,    69,    69,    69,    69,    69,    69,    69,    69,     0,
};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char r4k_cpu_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     1,     0,     2,     0,
    0,     0,     0,     0,     0,     0,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     3,
    3,     3,     3,     3,     3,     3,     3,     4};

/* Vector for state transitions.  */
static const unsigned char r4k_cpu_transitions[] ATTRIBUTE_UNUSED = {
   32,    30,     1,     0,     0,    33,    33,    33,     1,     2,
   33,    33,    33,     2,     3,    33,    33,    33,     3,     4,
   33,    33,    33,     4,     5,    33,    33,    33,     5,     6,
   33,    33,    33,     6,     7,    33,    33,    33,     7,     8,
   33,    33,    33,     8,     9,    33,    33,    33,     9,    10,
   33,    33,    33,    10,    11,    33,    33,    33,    11,    12,
   33,    33,    33,    12,    13,    33,    33,    33,    13,    14,
   33,    33,    33,    14,    15,    33,    33,    33,    15,    16,
   33,    33,    33,    16,    17,    33,    33,    33,    17,    18,
   33,    33,    33,    18,    19,    33,    33,    33,    19,    20,
   33,    33,    33,    20,    21,    33,    33,    33,    21,    22,
   33,    33,    33,    22,    23,    33,    33,    33,    23,    24,
   33,    33,    33,    24,    25,    33,    33,    33,    25,    26,
   33,    33,    33,    26,    27,    33,    33,    33,    27,    28,
   33,    33,    33,    28,    29,    33,    33,    33,    29,    30,
   33,    33,    33,    30,    31,    33,    33,    33,    31,    32,
   33,    33,    33,    32,     0};

/* Vector of min issue delay of insns.  */
static const unsigned char r4k_cpu_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,    32,    32,    32,     0,     0,
   31,    31,    31,     0,     0,    30,    30,    30,     0,     0,
   29,    29,    29,     0,     0,    28,    28,    28,     0,     0,
   27,    27,    27,     0,     0,    26,    26,    26,     0,     0,
   25,    25,    25,     0,     0,    24,    24,    24,     0,     0,
   23,    23,    23,     0,     0,    22,    22,    22,     0,     0,
   21,    21,    21,     0,     0,    20,    20,    20,     0,     0,
   19,    19,    19,     0,     0,    18,    18,    18,     0,     0,
   17,    17,    17,     0,     0,    16,    16,    16,     0,     0,
   15,    15,    15,     0,     0,    14,    14,    14,     0,     0,
   13,    13,    13,     0,     0,    12,    12,    12,     0,     0,
   11,    11,    11,     0,     0,    10,    10,    10,     0,     0,
    9,     9,     9,     0,     0,     8,     8,     8,     0,     0,
    7,     7,     7,     0,     0,     6,     6,     6,     0,     0,
    5,     5,     5,     0,     0,     4,     4,     4,     0,     0,
    3,     3,     3,     0,     0,     2,     2,     2,     0,     0,
    1,     1,     1,     0,     0};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char r4k_mdu_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     1,     2,     3,     4,     5,     5,     1,
    6,     6,     0,     0,     0,     6,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     7};

/* Comb vector for state transitions.  */
static const unsigned char r4k_mdu_transitions[] ATTRIBUTE_UNUSED = {
    0,    34,    33,    32,    31,     2,     1,     0,     1,     2,
    3,     4,     5,     6,     7,     0,     3,     4,     5,     6,
    7,     8,     8,     9,    10,    11,    12,    13,    14,     9,
   10,    11,    12,    13,    14,    15,    15,    16,    17,    18,
   19,    20,    21,    16,    17,    18,    19,    20,    21,    22,
   22,    23,    24,    25,    26,    27,    28,    23,    24,    25,
   26,    27,    28,    29,    29,    30,    31,    32,    33,    34,
   35,    30,    31,    32,     1,    34,    35,     2};

/* Check vector for state transitions.  */
static const unsigned char r4k_mdu_check[] = {
    0,     0,     0,     0,     0,     0,     0,     0,     1,     2,
    3,     4,     5,     6,     7,     1,     2,     3,     4,     5,
    6,     7,     8,     9,    10,    11,    12,    13,    14,     8,
    9,    10,    11,    12,    13,    14,    15,    16,    17,    18,
   19,    20,    21,    15,    16,    17,    18,    19,    20,    21,
   22,    23,    24,    25,    26,    27,    28,    22,    23,    24,
   25,    26,    27,    28,    29,    30,    31,    32,    33,    34,
   35,    29,    30,    31,    32,    33,    34,    35};

/* Base vector for state transitions.  */
static const unsigned char r4k_mdu_base[] = {
    0,     8,     9,    10,    11,    12,    13,    14,    22,    23,
   24,    25,    26,    27,    28,    36,    37,    38,    39,    40,
   41,    42,    50,    51,    52,    53,    54,    55,    56,    64,
   65,    66,    67,    68,    69,    70};

/* Vector of min issue delay of insns.  */
static const unsigned char r4k_mdu_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     1,
    1,     1,     1,     1,     1,     0,     0,    32,    32,    32,
   32,    32,    32,     0,     0,    31,    31,    31,    31,    31,
   31,     0,     0,    30,    30,    30,    30,    30,    30,     0,
    0,    29,    29,    29,    29,    29,    29,     0,     0,    28,
   28,    28,    28,    28,    28,     0,     0,    27,    27,    27,
   27,    27,    27,     0,     0,    26,    26,    26,    26,    26,
   26,     0,     0,    25,    25,    25,    25,    25,    25,     0,
    0,    24,    24,    24,    24,    24,    24,     0,     0,    23,
   23,    23,    23,    23,    23,     0,     0,    22,    22,    22,
   22,    22,    22,     0,     0,    21,    21,    21,    21,    21,
   21,     0,     0,    20,    20,    20,    20,    20,    20,     0,
    0,    19,    19,    19,    19,    19,    19,     0,     0,    18,
   18,    18,    18,    18,    18,     0,     0,    17,    17,    17,
   17,    17,    17,     0,     0,    16,    16,    16,    16,    16,
   16,     0,     0,    15,    15,    15,    15,    15,    15,     0,
    0,    14,    14,    14,    14,    14,    14,     0,     0,    13,
   13,    13,    13,    13,    13,     0,     0,    12,    12,    12,
   12,    12,    12,     0,     0,    11,    11,    11,    11,    11,
   11,     0,     0,    10,    10,    10,    10,    10,    10,     0,
    0,     9,     9,     9,     9,     9,     9,     0,     0,     8,
    8,     8,     8,     8,     8,     0,     0,     7,     7,     7,
    7,     7,     7,     0,     0,     6,     6,     6,     6,     6,
    6,     0,     0,     5,     5,     5,     5,     5,     5,     0,
    0,     4,     4,     4,     4,     4,     4,     0,     0,     3,
    3,     3,     3,     3,     3,     0,     0,     2,     2,     2,
    2,     2,     2,     0,     0,    35,    35,    35,    35,    35,
   35,     0,     0,    34,    34,    34,    34,    34,    34,     0,
    0,    33,    33,    33,    33,    33,    33,     0};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char r5k_cpu_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     1,     1,     1,     1,
    1,     1,     1,     1,     1,     1,     1,     1,     1,     1,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     1,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     2};

/* Vector for state transitions.  */
static const unsigned char r5k_cpu_transitions[] ATTRIBUTE_UNUSED = {
    0,     1,     0,     1,     2,     0};

/* Vector of min issue delay of insns.  */
static const unsigned char r5k_cpu_min_issue_delay[] ATTRIBUTE_UNUSED = {
    8};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char r5k_mdu_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     1,
    2,     3,     3,     3,     4,     4,     0,     0,     0,     4,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     5};

/* Comb vector for state transitions.  */
static const unsigned char r5k_mdu_transitions[] ATTRIBUTE_UNUSED = {
    0,    35,     3,     2,     1,     0,     1,     2,     3,     4,
    5,     0,     1,     4,     5,     6,     6,     7,     8,     9,
   10,     7,     8,     9,    10,    11,    11,    12,    13,    14,
   15,    12,    13,    14,    15,    16,    16,    17,    18,    19,
   20,    17,    18,    19,    20,    21,    21,    22,    23,    24,
   25,    22,    23,    24,    25,    26,    26,    27,    28,    29,
   30,    27,    28,    29,    30,    31,    31,    32,    33,    34,
   35,    32,    33,    34,    35,    36,    36,    37,    38,    39,
   40,    37,    38,    39,    40,    41,    41,    42,    43,    44,
   45,    42,    43,    44,    45,    46,    46,    47,    48,    49,
   50,    47,    48,    49,    50,    51,    51,    52,    53,    54,
   55,    52,    53,    54,    55,    56,    56,    57,    58,    59,
   60,    57,    58,    59,    60,    61,    61,    62,    63,    64,
   65,    62,    63,    64,    65,    66,    66,    67,    67,    67,
   67,     2};

/* Check vector for state transitions.  */
static const unsigned char r5k_mdu_check[] = {
    0,     0,     0,     0,     0,     0,     1,     2,     3,     4,
    5,     1,     2,     3,     4,     5,     6,     7,     8,     9,
   10,     6,     7,     8,     9,    10,    11,    12,    13,    14,
   15,    11,    12,    13,    14,    15,    16,    17,    18,    19,
   20,    16,    17,    18,    19,    20,    21,    22,    23,    24,
   25,    21,    22,    23,    24,    25,    26,    27,    28,    29,
   30,    26,    27,    28,    29,    30,    31,    32,    33,    34,
   35,    31,    32,    33,    34,    35,    36,    37,    38,    39,
   40,    36,    37,    38,    39,    40,    41,    42,    43,    44,
   45,    41,    42,    43,    44,    45,    46,    47,    48,    49,
   50,    46,    47,    48,    49,    50,    51,    52,    53,    54,
   55,    51,    52,    53,    54,    55,    56,    57,    58,    59,
   60,    56,    57,    58,    59,    60,    61,    62,    63,    64,
   65,    61,    62,    63,    64,    65,    66,    67,    67,    67,
   67,    66};

/* Base vector for state transitions.  */
static const unsigned char r5k_mdu_base[] = {
    0,     6,     7,     8,     9,    10,    16,    17,    18,    19,
   20,    26,    27,    28,    29,    30,    36,    37,    38,    39,
   40,    46,    47,    48,    49,    50,    56,    57,    58,    59,
   60,    66,    67,    68,    69,    70,    76,    77,    78,    79,
   80,    86,    87,    88,    89,    90,    96,    97,    98,    99,
  100,   106,   107,   108,   109,   110,   116,   117,   118,   119,
  120,   126,   127,   128,   129,   130,   136};

/* Vector of min issue delay of insns.  */
static const unsigned char r5k_mdu_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     1,     1,     1,
    1,     0,     0,     2,     2,     2,     2,     0,     0,    66,
   66,    66,    66,     0,     0,    65,    65,    65,    65,     0,
    0,    64,    64,    64,    64,     0,     0,    63,    63,    63,
   63,     0,     0,    62,    62,    62,    62,     0,     0,    61,
   61,    61,    61,     0,     0,    60,    60,    60,    60,     0,
    0,    59,    59,    59,    59,     0,     0,    58,    58,    58,
   58,     0,     0,    57,    57,    57,    57,     0,     0,    56,
   56,    56,    56,     0,     0,    55,    55,    55,    55,     0,
    0,    54,    54,    54,    54,     0,     0,    53,    53,    53,
   53,     0,     0,    52,    52,    52,    52,     0,     0,    51,
   51,    51,    51,     0,     0,    50,    50,    50,    50,     0,
    0,    49,    49,    49,    49,     0,     0,    48,    48,    48,
   48,     0,     0,    47,    47,    47,    47,     0,     0,    46,
   46,    46,    46,     0,     0,    45,    45,    45,    45,     0,
    0,    44,    44,    44,    44,     0,     0,    43,    43,    43,
   43,     0,     0,    42,    42,    42,    42,     0,     0,    41,
   41,    41,    41,     0,     0,    40,    40,    40,    40,     0,
    0,    39,    39,    39,    39,     0,     0,    38,    38,    38,
   38,     0,     0,    37,    37,    37,    37,     0,     0,    36,
   36,    36,    36,     0,     0,    35,    35,    35,    35,     0,
    0,    34,    34,    34,    34,     0,     0,    33,    33,    33,
   33,     0,     0,    32,    32,    32,    32,     0,     0,    31,
   31,    31,    31,     0,     0,    30,    30,    30,    30,     0,
    0,    29,    29,    29,    29,     0,     0,    28,    28,    28,
   28,     0,     0,    27,    27,    27,    27,     0,     0,    26,
   26,    26,    26,     0,     0,    25,    25,    25,    25,     0,
    0,    24,    24,    24,    24,     0,     0,    23,    23,    23,
   23,     0,     0,    22,    22,    22,    22,     0,     0,    21,
   21,    21,    21,     0,     0,    20,    20,    20,    20,     0,
    0,    19,    19,    19,    19,     0,     0,    18,    18,    18,
   18,     0,     0,    17,    17,    17,    17,     0,     0,    16,
   16,    16,    16,     0,     0,    15,    15,    15,    15,     0,
    0,    14,    14,    14,    14,     0,     0,    13,    13,    13,
   13,     0,     0,    12,    12,    12,    12,     0,     0,    11,
   11,    11,    11,     0,     0,    10,    10,    10,    10,     0,
    0,     9,     9,     9,     9,     0,     0,     8,     8,     8,
    8,     0,     0,     7,     7,     7,     7,     0,     0,     6,
    6,     6,     6,     0,     0,     5,     5,     5,     5,     0,
    0,     4,     4,     4,     4,     0,     0,     3,     3,     3,
    3,     0};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char r5k_fpu_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    1,     1,     1,     1,     1,     2,     3,     4,     5,     1,
    1,     1,     1,     1,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     6};

/* Comb vector for state transitions.  */
static const unsigned char r5k_fpu_transitions[] ATTRIBUTE_UNUSED = {
    0,    31,    30,    18,     3,     1,     0,     1,     2,     3,
    4,     5,     6,     2,     3,     4,     5,     6,     7,     7,
    8,     9,    10,    11,    12,     8,     9,    10,    11,    12,
   13,    13,    14,    15,    16,    17,    18,    14,    15,    16,
   17,    18,    19,    19,    20,    21,    22,    23,    24,    20,
   21,    22,    23,    24,    25,    25,    26,    27,    28,    29,
   30,    26,    27,    28,    29,    30,    31,    31,    32,    32,
   32,    32,    32,     0};

/* Check vector for state transitions.  */
static const unsigned char r5k_fpu_check[] = {
    0,     0,     0,     0,     0,     0,     0,     1,     2,     3,
    4,     5,     6,     1,     2,     3,     4,     5,     6,     7,
    8,     9,    10,    11,    12,     7,     8,     9,    10,    11,
   12,    13,    14,    15,    16,    17,    18,    13,    14,    15,
   16,    17,    18,    19,    20,    21,    22,    23,    24,    19,
   20,    21,    22,    23,    24,    25,    26,    27,    28,    29,
   30,    25,    26,    27,    28,    29,    30,    31,    32,    32,
   32,    32,    32,    31};

/* Base vector for state transitions.  */
static const unsigned char r5k_fpu_base[] = {
    0,     7,     8,     9,    10,    11,    12,    19,    20,    21,
   22,    23,    24,    31,    32,    33,    34,    35,    36,    43,
   44,    45,    46,    47,    48,    55,    56,    57,    58,    59,
   60,    67};

/* Vector of min issue delay of insns.  */
static const unsigned char r5k_fpu_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,    31,    31,
   31,    31,    31,     0,     0,    30,    30,    30,    30,    30,
    0,     0,    29,    29,    29,    29,    29,     0,     0,    28,
   28,    28,    28,    28,     0,     0,    27,    27,    27,    27,
   27,     0,     0,    26,    26,    26,    26,    26,     0,     0,
   25,    25,    25,    25,    25,     0,     0,    24,    24,    24,
   24,    24,     0,     0,    23,    23,    23,    23,    23,     0,
    0,    22,    22,    22,    22,    22,     0,     0,    21,    21,
   21,    21,    21,     0,     0,    20,    20,    20,    20,    20,
    0,     0,    19,    19,    19,    19,    19,     0,     0,    18,
   18,    18,    18,    18,     0,     0,    17,    17,    17,    17,
   17,     0,     0,    16,    16,    16,    16,    16,     0,     0,
   15,    15,    15,    15,    15,     0,     0,    14,    14,    14,
   14,    14,     0,     0,    13,    13,    13,    13,    13,     0,
    0,    12,    12,    12,    12,    12,     0,     0,    11,    11,
   11,    11,    11,     0,     0,    10,    10,    10,    10,    10,
    0,     0,     9,     9,     9,     9,     9,     0,     0,     8,
    8,     8,     8,     8,     0,     0,     7,     7,     7,     7,
    7,     0,     0,     6,     6,     6,     6,     6,     0,     0,
    5,     5,     5,     5,     5,     0,     0,     4,     4,     4,
    4,     4,     0,     0,     3,     3,     3,     3,     3,     0,
    0,     2,     2,     2,     2,     2,     0,     0,     1,     1,
    1,     1,     1,     0};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char r24k_cpu_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     1,     1,     1,     1,     1,     1,
    1,     1,     1,     1,     1,     1,     1,     1,     1,     1,
    1,     1,     1,     1,     1,     1,     1,     1,     1,     1,
    1,     1,     1,     1,     1,     1,     1,     1,     1,     1,
    1,     1,     1,     1,     1,     1,     1,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     2};

/* Vector for state transitions.  */
static const unsigned char r24k_cpu_transitions[] ATTRIBUTE_UNUSED = {
    0,     1,     0,     1,     2,     0};

/* Vector of min issue delay of insns.  */
static const unsigned char r24k_cpu_min_issue_delay[] ATTRIBUTE_UNUSED = {
    8};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char r24k_mdu_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     1,     1,
    2,     1,     1,     3,     0,     0,     4,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     5};

/* Vector for state transitions.  */
static const unsigned char r24k_mdu_transitions[] ATTRIBUTE_UNUSED = {
    0,    41,    37,     2,     1,     0,     1,    87,    87,    87,
   87,     0,     2,    87,    87,    87,    87,     3,     3,    87,
   87,    87,    87,     4,     4,    87,    87,    87,    87,     5,
    5,    87,    87,    87,    87,     6,     6,    87,    87,    87,
   87,     7,     7,    87,    87,    87,    87,     8,     8,    87,
   87,    87,    87,     9,     9,    87,    87,    87,    87,    10,
   10,    87,    87,    87,    87,    11,    11,    87,    87,    87,
   87,    12,    12,    87,    87,    87,    87,    13,    13,    87,
   87,    87,    87,    14,    14,    87,    87,    87,    87,    15,
   15,    87,    87,    87,    87,    16,    16,    87,    87,    87,
   87,    17,    17,    87,    87,    87,    87,    18,    18,    87,
   87,    87,    87,    19,    19,    87,    87,    87,    87,    20,
   20,    87,    87,    87,    87,    21,    21,    87,    87,    87,
   87,    22,    22,    87,    87,    87,    87,    23,    23,    87,
   87,    87,    87,    24,    24,    87,    87,    87,    87,    25,
   25,    87,    87,    87,    87,    26,    26,    87,    87,    87,
   87,    27,    27,    87,    87,    87,    87,    28,    28,    87,
   87,    87,    87,    29,    29,    87,    87,    87,    87,    30,
   30,    87,    87,    87,    87,    31,    31,    87,    87,    87,
   87,    32,    32,    87,    87,    87,    87,    33,    33,    87,
   87,    87,    87,    34,    34,    87,    87,    87,    87,    35,
   35,    87,    87,    87,    87,    36,    36,    87,    87,    87,
   87,     1,    37,    42,    86,    87,    87,    38,    38,    62,
   82,    87,    87,    39,    39,    70,    79,    87,    87,    40,
   40,    66,    61,    87,    87,    41,    41,    47,    42,    87,
   87,     0,    42,    48,    43,    87,    87,    38,    43,    87,
   87,    87,    87,    44,    44,    60,    56,    87,    87,    45,
   45,    55,    52,    87,    87,    46,    46,    51,    49,    87,
   87,    47,    47,     1,    48,    87,    87,     0,    48,    87,
   87,    87,    87,    38,    49,    87,    87,    87,    87,    50,
   50,    87,    87,    87,    87,    39,    51,    87,    87,    87,
   87,    47,    52,    87,    87,    87,    87,    53,    53,    87,
   87,    87,    87,    54,    54,    87,    87,    87,    87,    40,
   55,    87,    87,    87,    87,    46,    56,    87,    87,    87,
   87,    57,    57,    87,    87,    87,    87,    58,    58,    87,
   87,    87,    87,    59,    59,    87,    87,    87,    87,    41,
   60,    87,    87,    87,    87,    45,    61,    67,    78,    87,
   87,    62,    62,    50,    63,    87,    87,    39,    63,    87,
   87,    87,    87,    64,    64,    74,    76,    87,    87,    65,
   65,    75,    68,    87,    87,    66,    66,    59,    67,    87,
   87,    41,    67,    87,    87,    87,    87,    62,    68,    87,
   87,    87,    87,    69,    69,    87,    87,    87,    87,    70,
   70,    54,    71,    87,    87,    40,    71,    87,    87,    87,
   87,    72,    72,    69,    73,    87,    87,    70,    73,    87,
   87,    87,    87,    74,    74,    87,    87,    87,    87,    65,
   75,    87,    87,    87,    87,    66,    76,    87,    87,    87,
   87,    77,    77,    87,    87,    87,    87,    75,    78,    87,
   87,    87,    87,    60,    79,    71,    80,    87,    87,    72,
   80,    87,    87,    87,    87,    81,    81,    87,    87,    87,
   87,    55,    82,    63,    83,    87,    87,    64,    83,    87,
   87,    87,    87,    84,    84,    87,    87,    87,    87,    85,
   85,    87,    87,    87,    87,    51,    86,    43,    33,    87,
   87,    44};

/* Vector of min issue delay of insns.  */
static const unsigned char r24k_mdu_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     1,     1,     1,
    1,     0,     0,    36,    36,    36,    36,     0,     0,    35,
   35,    35,    35,     0,     0,    34,    34,    34,    34,     0,
    0,    33,    33,    33,    33,     0,     0,    32,    32,    32,
   32,     0,     0,    31,    31,    31,    31,     0,     0,    30,
   30,    30,    30,     0,     0,    29,    29,    29,    29,     0,
    0,    28,    28,    28,    28,     0,     0,    27,    27,    27,
   27,     0,     0,    26,    26,    26,    26,     0,     0,    25,
   25,    25,    25,     0,     0,    24,    24,    24,    24,     0,
    0,    23,    23,    23,    23,     0,     0,    22,    22,    22,
   22,     0,     0,    21,    21,    21,    21,     0,     0,    20,
   20,    20,    20,     0,     0,    19,    19,    19,    19,     0,
    0,    18,    18,    18,    18,     0,     0,    17,    17,    17,
   17,     0,     0,    16,    16,    16,    16,     0,     0,    15,
   15,    15,    15,     0,     0,    14,    14,    14,    14,     0,
    0,    13,    13,    13,    13,     0,     0,    12,    12,    12,
   12,     0,     0,    11,    11,    11,    11,     0,     0,    10,
   10,    10,    10,     0,     0,     9,     9,     9,     9,     0,
    0,     8,     8,     8,     8,     0,     0,     7,     7,     7,
    7,     0,     0,     6,     6,     6,     6,     0,     0,     5,
    5,     5,     5,     0,     0,     4,     4,     4,     4,     0,
    0,     3,     3,     3,     3,     0,     0,     2,     2,     2,
    2,     0,     0,     0,     0,     5,     5,     0,     0,     0,
    0,     4,     4,     0,     0,     0,     0,     3,     3,     0,
    0,     0,     0,     2,     2,     0,     0,     0,     0,     1,
    1,     0,     0,     0,     0,     5,     5,     0,     0,     1,
    1,     5,     5,     0,     0,     0,     0,     4,     4,     0,
    0,     0,     0,     3,     3,     0,     0,     0,     0,     2,
    2,     0,     0,     0,     0,     1,     1,     0,     0,     1,
    1,     5,     5,     0,     0,     2,     2,     5,     5,     0,
    0,     1,     1,     4,     4,     0,     0,     1,     1,     2,
    2,     0,     0,     3,     3,     5,     5,     0,     0,     2,
    2,     4,     4,     0,     0,     1,     1,     3,     3,     0,
    0,     1,     1,     3,     3,     0,     0,     4,     4,     5,
    5,     0,     0,     3,     3,     4,     4,     0,     0,     2,
    2,     3,     3,     0,     0,     1,     1,     2,     2,     0,
    0,     1,     1,     4,     4,     0,     0,     0,     0,     5,
    5,     0,     0,     0,     0,     4,     4,     0,     0,     1,
    1,     5,     5,     0,     0,     0,     0,     4,     4,     0,
    0,     0,     0,     3,     3,     0,     0,     0,     0,     2,
    2,     0,     0,     1,     1,     5,     5,     0,     0,     2,
    2,     5,     5,     0,     0,     1,     1,     4,     4,     0,
    0,     0,     0,     3,     3,     0,     0,     1,     1,     5,
    5,     0,     0,     0,     0,     4,     4,     0,     0,     2,
    2,     5,     5,     0,     0,     1,     1,     4,     4,     0,
    0,     1,     1,     3,     3,     0,     0,     3,     3,     5,
    5,     0,     0,     2,     2,     4,     4,     0,     0,     2,
    2,     5,     5,     0,     0,     0,     0,     5,     5,     0,
    0,     3,     3,     5,     5,     0,     0,     2,     2,     4,
    4,     0,     0,     0,     0,     5,     5,     0,     0,     4,
    4,     5,     5,     0,     0,     3,     3,     4,     4,     0,
    0,     2,     2,     3,     3,     0,     0,     0,     0,     5,
    5,     0};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char r24k_fpu_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     1,     0,     0,     2,
    2,     2,     2,     2,     3,     4,     5,     6,     2,     2,
    2,     2,     2,     1,     1,     1,     1,     1,     2,     7,
    8,     9,     1,     1,     1,     1,     1,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,    10};

/* Comb vector for state transitions.  */
static const unsigned char r24k_fpu_transitions[] ATTRIBUTE_UNUSED = {
    0,    31,    30,    28,     4,    36,    32,    18,     3,     1,
    0,     1,     2,     3,     4,     5,     6,     7,     8,     9,
   10,     2,     3,     4,     5,     6,     7,     8,     9,    10,
   11,    11,    12,    13,    14,    15,    16,    17,    18,    19,
   20,    12,    13,    14,    15,    16,    17,    18,    19,    20,
   21,    21,    22,    23,    24,    25,    26,    27,    28,    29,
   30,    22,    23,    24,    25,    26,    27,    28,    29,    30,
   31,    31,    32,    33,    34,    35,    36,    37,    38,    39,
   40,     0,    33,    34,    35,    36,    37,    38,    39,    40,
   41,    41,    42,    43,    44,    45,    46,    47,    48,    49,
   50,    42,    43,    44,    45,    46,    47,    48,    49,    50,
   51,    51,    52,    53,    54,    55,    56,    57,    58,    59,
   60,    52,    53,    54,    55,    56,    57,    58,    59,    60,
   61,    61,    62,    63,    63,    63,    63,    63,    63,    63,
   63,    62,     1};

/* Check vector for state transitions.  */
static const unsigned char r24k_fpu_check[] = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     1,     2,     3,     4,     5,     6,     7,     8,     9,
   10,     1,     2,     3,     4,     5,     6,     7,     8,     9,
   10,    11,    12,    13,    14,    15,    16,    17,    18,    19,
   20,    11,    12,    13,    14,    15,    16,    17,    18,    19,
   20,    21,    22,    23,    24,    25,    26,    27,    28,    29,
   30,    21,    22,    23,    24,    25,    26,    27,    28,    29,
   30,    31,    32,    33,    34,    35,    36,    37,    38,    39,
   40,    31,    32,    33,    34,    35,    36,    37,    38,    39,
   40,    41,    42,    43,    44,    45,    46,    47,    48,    49,
   50,    41,    42,    43,    44,    45,    46,    47,    48,    49,
   50,    51,    52,    53,    54,    55,    56,    57,    58,    59,
   60,    51,    52,    53,    54,    55,    56,    57,    58,    59,
   60,    61,    62,    63,    63,    63,    63,    63,    63,    63,
   63,    61,    62};

/* Base vector for state transitions.  */
static const unsigned char r24k_fpu_base[] = {
    0,    11,    12,    13,    14,    15,    16,    17,    18,    19,
   20,    31,    32,    33,    34,    35,    36,    37,    38,    39,
   40,    51,    52,    53,    54,    55,    56,    57,    58,    59,
   60,    71,    72,    73,    74,    75,    76,    77,    78,    79,
   80,    91,    92,    93,    94,    95,    96,    97,    98,    99,
  100,   111,   112,   113,   114,   115,   116,   117,   118,   119,
  120,   131,   132};

/* Vector of min issue delay of insns.  */
static const unsigned char r24k_fpu_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,    31,    31,    31,    31,    31,    31,    31,    31,
   31,     0,     0,    30,    30,    30,    30,    30,    30,    30,
   30,    30,     0,     0,    29,    29,    29,    29,    29,    29,
   29,    29,    29,     0,     0,    28,    28,    28,    28,    28,
   28,    28,    28,    28,     0,     0,    27,    27,    27,    27,
   27,    27,    27,    27,    27,     0,     0,    26,    26,    26,
   26,    26,    26,    26,    26,    26,     0,     0,    25,    25,
   25,    25,    25,    25,    25,    25,    25,     0,     0,    24,
   24,    24,    24,    24,    24,    24,    24,    24,     0,     0,
   23,    23,    23,    23,    23,    23,    23,    23,    23,     0,
    0,    22,    22,    22,    22,    22,    22,    22,    22,    22,
    0,     0,    21,    21,    21,    21,    21,    21,    21,    21,
   21,     0,     0,    20,    20,    20,    20,    20,    20,    20,
   20,    20,     0,     0,    19,    19,    19,    19,    19,    19,
   19,    19,    19,     0,     0,    18,    18,    18,    18,    18,
   18,    18,    18,    18,     0,     0,    17,    17,    17,    17,
   17,    17,    17,    17,    17,     0,     0,    16,    16,    16,
   16,    16,    16,    16,    16,    16,     0,     0,    15,    15,
   15,    15,    15,    15,    15,    15,    15,     0,     0,    14,
   14,    14,    14,    14,    14,    14,    14,    14,     0,     0,
   13,    13,    13,    13,    13,    13,    13,    13,    13,     0,
    0,    12,    12,    12,    12,    12,    12,    12,    12,    12,
    0,     0,    11,    11,    11,    11,    11,    11,    11,    11,
   11,     0,     0,    10,    10,    10,    10,    10,    10,    10,
   10,    10,     0,     0,     9,     9,     9,     9,     9,     9,
    9,     9,     9,     0,     0,     8,     8,     8,     8,     8,
    8,     8,     8,     8,     0,     0,     7,     7,     7,     7,
    7,     7,     7,     7,     7,     0,     0,     6,     6,     6,
    6,     6,     6,     6,     6,     6,     0,     0,     5,     5,
    5,     5,     5,     5,     5,     5,     5,     0,     0,     4,
    4,     4,     4,     4,     4,     4,     4,     4,     0,     0,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     0,
    0,     2,     2,     2,     2,     2,     2,     2,     2,     2,
    0,     0,     1,     1,     1,     1,     1,     1,     1,     1,
    1,     0,     0,    62,    62,    62,    62,    62,    62,    62,
   62,    62,     0,     0,    61,    61,    61,    61,    61,    61,
   61,    61,    61,     0,     0,    60,    60,    60,    60,    60,
   60,    60,    60,    60,     0,     0,    59,    59,    59,    59,
   59,    59,    59,    59,    59,     0,     0,    58,    58,    58,
   58,    58,    58,    58,    58,    58,     0,     0,    57,    57,
   57,    57,    57,    57,    57,    57,    57,     0,     0,    56,
   56,    56,    56,    56,    56,    56,    56,    56,     0,     0,
   55,    55,    55,    55,    55,    55,    55,    55,    55,     0,
    0,    54,    54,    54,    54,    54,    54,    54,    54,    54,
    0,     0,    53,    53,    53,    53,    53,    53,    53,    53,
   53,     0,     0,    52,    52,    52,    52,    52,    52,    52,
   52,    52,     0,     0,    51,    51,    51,    51,    51,    51,
   51,    51,    51,     0,     0,    50,    50,    50,    50,    50,
   50,    50,    50,    50,     0,     0,    49,    49,    49,    49,
   49,    49,    49,    49,    49,     0,     0,    48,    48,    48,
   48,    48,    48,    48,    48,    48,     0,     0,    47,    47,
   47,    47,    47,    47,    47,    47,    47,     0,     0,    46,
   46,    46,    46,    46,    46,    46,    46,    46,     0,     0,
   45,    45,    45,    45,    45,    45,    45,    45,    45,     0,
    0,    44,    44,    44,    44,    44,    44,    44,    44,    44,
    0,     0,    43,    43,    43,    43,    43,    43,    43,    43,
   43,     0,     0,    42,    42,    42,    42,    42,    42,    42,
   42,    42,     0,     0,    41,    41,    41,    41,    41,    41,
   41,    41,    41,     0,     0,    40,    40,    40,    40,    40,
   40,    40,    40,    40,     0,     0,    39,    39,    39,    39,
   39,    39,    39,    39,    39,     0,     0,    38,    38,    38,
   38,    38,    38,    38,    38,    38,     0,     0,    37,    37,
   37,    37,    37,    37,    37,    37,    37,     0,     0,    36,
   36,    36,    36,    36,    36,    36,    36,    36,     0,     0,
   35,    35,    35,    35,    35,    35,    35,    35,    35,     0,
    0,    34,    34,    34,    34,    34,    34,    34,    34,    34,
    0,     0,    33,    33,    33,    33,    33,    33,    33,    33,
   33,     0,     0,    32,    32,    32,    32,    32,    32,    32,
   32,    32,     0};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char vr4130_main_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     1,     2,     3,     3,     0,     0,     0,
    0,     0,     0,     0,     2,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     4};

/* Vector for state transitions.  */
static const unsigned char vr4130_main_transitions[] ATTRIBUTE_UNUSED = {
    0,     3,     4,     1,     0,     1,     6,     2,     6,     0,
    2,     6,     3,     6,     0,     3,     6,     6,     6,     0,
    4,     6,     5,     2,     0,     5,     6,     6,     3,     0,
};

/* Vector of min issue delay of insns.  */
static const unsigned char vr4130_main_min_issue_delay[] ATTRIBUTE_UNUSED = {
    2,   148,   228,    48};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char vr4130_muldiv_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     1,     0,     0,     0,     1,     1,     1,
    2,     1,     3,     4,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     5};

/* Comb vector for state transitions.  */
static const unsigned char vr4130_muldiv_transitions[] ATTRIBUTE_UNUSED = {
    0,    72,    70,    37,     1,     0,     1,     2,     3,     4,
    5,     2,     3,     4,     5,     6,     6,     7,     8,     9,
   10,     7,     8,     9,    10,    11,    11,    12,    13,    14,
   15,    12,    13,    14,    15,    16,    16,    17,    18,    19,
   20,    17,    18,    19,    20,    21,    21,    22,    23,    24,
   25,    22,    23,    24,    25,    26,    26,    27,    28,    29,
   30,    27,    28,    29,    30,    31,    31,    32,    33,    34,
   35,    32,    33,    34,    35,    36,    36,    37,    38,    39,
   40,    37,    38,    39,    40,    41,    41,    42,    43,    44,
   45,    42,    43,    44,    45,    46,    46,    47,    48,    49,
   50,    47,    48,    49,    50,    51,    51,    52,    53,    54,
   55,    52,    53,    54,    55,    56,    56,    57,    58,    59,
   60,    57,    58,    59,    60,    61,    61,    62,    63,    64,
   65,    62,    63,    64,    65,    66,    66,    67,    68,    69,
   70,    67,    68,    69,    70,    71,    71,    72,    73,    73,
   73,    72,     0};

/* Check vector for state transitions.  */
static const unsigned char vr4130_muldiv_check[] = {
    0,     0,     0,     0,     0,     0,     1,     2,     3,     4,
    5,     1,     2,     3,     4,     5,     6,     7,     8,     9,
   10,     6,     7,     8,     9,    10,    11,    12,    13,    14,
   15,    11,    12,    13,    14,    15,    16,    17,    18,    19,
   20,    16,    17,    18,    19,    20,    21,    22,    23,    24,
   25,    21,    22,    23,    24,    25,    26,    27,    28,    29,
   30,    26,    27,    28,    29,    30,    31,    32,    33,    34,
   35,    31,    32,    33,    34,    35,    36,    37,    38,    39,
   40,    36,    37,    38,    39,    40,    41,    42,    43,    44,
   45,    41,    42,    43,    44,    45,    46,    47,    48,    49,
   50,    46,    47,    48,    49,    50,    51,    52,    53,    54,
   55,    51,    52,    53,    54,    55,    56,    57,    58,    59,
   60,    56,    57,    58,    59,    60,    61,    62,    63,    64,
   65,    61,    62,    63,    64,    65,    66,    67,    68,    69,
   70,    66,    67,    68,    69,    70,    71,    72,    73,    73,
   73,    71,    72};

/* Base vector for state transitions.  */
static const unsigned char vr4130_muldiv_base[] = {
    0,     6,     7,     8,     9,    10,    16,    17,    18,    19,
   20,    26,    27,    28,    29,    30,    36,    37,    38,    39,
   40,    46,    47,    48,    49,    50,    56,    57,    58,    59,
   60,    66,    67,    68,    69,    70,    76,    77,    78,    79,
   80,    86,    87,    88,    89,    90,    96,    97,    98,    99,
  100,   106,   107,   108,   109,   110,   116,   117,   118,   119,
  120,   126,   127,   128,   129,   130,   136,   137,   138,   139,
  140,   146,   147};

/* Vector of min issue delay of insns.  */
static const unsigned char vr4130_muldiv_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,    72,    72,    72,
   72,     0,     0,    71,    71,    71,    71,     0,     0,    70,
   70,    70,    70,     0,     0,    69,    69,    69,    69,     0,
    0,    68,    68,    68,    68,     0,     0,    67,    67,    67,
   67,     0,     0,    66,    66,    66,    66,     0,     0,    65,
   65,    65,    65,     0,     0,    64,    64,    64,    64,     0,
    0,    63,    63,    63,    63,     0,     0,    62,    62,    62,
   62,     0,     0,    61,    61,    61,    61,     0,     0,    60,
   60,    60,    60,     0,     0,    59,    59,    59,    59,     0,
    0,    58,    58,    58,    58,     0,     0,    57,    57,    57,
   57,     0,     0,    56,    56,    56,    56,     0,     0,    55,
   55,    55,    55,     0,     0,    54,    54,    54,    54,     0,
    0,    53,    53,    53,    53,     0,     0,    52,    52,    52,
   52,     0,     0,    51,    51,    51,    51,     0,     0,    50,
   50,    50,    50,     0,     0,    49,    49,    49,    49,     0,
    0,    48,    48,    48,    48,     0,     0,    47,    47,    47,
   47,     0,     0,    46,    46,    46,    46,     0,     0,    45,
   45,    45,    45,     0,     0,    44,    44,    44,    44,     0,
    0,    43,    43,    43,    43,     0,     0,    42,    42,    42,
   42,     0,     0,    41,    41,    41,    41,     0,     0,    40,
   40,    40,    40,     0,     0,    39,    39,    39,    39,     0,
    0,    38,    38,    38,    38,     0,     0,    37,    37,    37,
   37,     0,     0,    36,    36,    36,    36,     0,     0,    35,
   35,    35,    35,     0,     0,    34,    34,    34,    34,     0,
    0,    33,    33,    33,    33,     0,     0,    32,    32,    32,
   32,     0,     0,    31,    31,    31,    31,     0,     0,    30,
   30,    30,    30,     0,     0,    29,    29,    29,    29,     0,
    0,    28,    28,    28,    28,     0,     0,    27,    27,    27,
   27,     0,     0,    26,    26,    26,    26,     0,     0,    25,
   25,    25,    25,     0,     0,    24,    24,    24,    24,     0,
    0,    23,    23,    23,    23,     0,     0,    22,    22,    22,
   22,     0,     0,    21,    21,    21,    21,     0,     0,    20,
   20,    20,    20,     0,     0,    19,    19,    19,    19,     0,
    0,    18,    18,    18,    18,     0,     0,    17,    17,    17,
   17,     0,     0,    16,    16,    16,    16,     0,     0,    15,
   15,    15,    15,     0,     0,    14,    14,    14,    14,     0,
    0,    13,    13,    13,    13,     0,     0,    12,    12,    12,
   12,     0,     0,    11,    11,    11,    11,     0,     0,    10,
   10,    10,    10,     0,     0,     9,     9,     9,     9,     0,
    0,     8,     8,     8,     8,     0,     0,     7,     7,     7,
    7,     0,     0,     6,     6,     6,     6,     0,     0,     5,
    5,     5,     5,     0,     0,     4,     4,     4,     4,     0,
    0,     3,     3,     3,     3,     0,     0,     2,     2,     2,
    2,     0,     0,     1,     1,     1,     1,     0};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char vr4130_mulpre_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     1,
    2,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     3};

/* Vector for state transitions.  */
static const unsigned char vr4130_mulpre_transitions[] ATTRIBUTE_UNUSED = {
    0,     3,     1,     0,     1,     5,     5,     2,     2,     5,
    5,     3,     3,     5,     5,     4,     4,     5,     5,     0,
};

/* Vector of min issue delay of insns.  */
static const unsigned char vr4130_mulpre_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     4,    64,     3,    48,     2,    32,     1,    16,
};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char vr54_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     1,     2,     3,
    3,     3,     2,     2,     2,     2,     2,     2,     4,     2,
    2,     2,     2,     2,     2,     2,     2,     2,     2,     2,
    2,     2,     2,     1,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     5};

/* Vector for state transitions.  */
static const unsigned char vr54_transitions[] ATTRIBUTE_UNUSED = {
    0,     4,    10,     7,     1,     0,     1,    12,     5,     2,
   12,     0,     2,    12,     3,    12,    12,     0,     3,    12,
    4,    12,    12,     0,     4,    12,    12,    12,    12,     0,
    5,    12,     6,     3,    12,     0,     6,    12,    12,     4,
   12,     0,     7,    12,     8,    12,     2,     0,     8,    12,
    9,    12,     3,     0,     9,    12,    12,    12,     4,     0,
   10,    12,    11,     8,     5,     0,    11,    12,    12,     9,
    6,     0};

/* Vector of min issue delay of insns.  */
static const unsigned char vr54_min_issue_delay[] ATTRIBUTE_UNUSED = {
    1,    37,   150,   121,    38,   148,    81,   196,    24};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char vr55_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     1,     2,     3,     3,     4,     4,
    4,     5,     5,     5,     6,     5,     5,     5,     7,     5,
    5,     5,     5,     5,     5,     7,     7,     7,     7,     5,
    5,     1,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     8};

/* Vector for state transitions.  */
static const unsigned char vr55_transitions[] ATTRIBUTE_UNUSED = {
    0,    10,   119,   117,   109,     5,    97,     1,     0,     1,
  120,    96,    94,    86,     6,     2,   120,     0,     2,   120,
   85,    83,    75,   120,   120,   120,     3,     3,   120,    74,
   72,    64,   120,   120,    52,     4,     4,   120,    51,    49,
   41,   120,   120,    29,     5,     5,   120,    28,    26,    18,
  120,   120,     6,     0,     6,   120,    17,    15,     7,   120,
  120,   120,     0,     7,   120,    14,    12,     8,   120,   120,
  120,     0,     8,   120,    11,     9,   120,   120,   120,   120,
    0,     9,   120,    10,   120,   120,   120,   120,   120,     0,
   10,   120,   120,   120,   120,   120,   120,   120,     0,    11,
  120,   120,    10,   120,   120,   120,   120,     0,    12,   120,
   13,   120,     9,   120,   120,   120,     0,    13,   120,   120,
  120,    10,   120,   120,   120,     0,    14,   120,   120,    13,
   11,   120,   120,   120,     0,    15,   120,    16,   120,    12,
  120,   120,   120,     0,    16,   120,   120,   120,    13,   120,
  120,   120,     0,    17,   120,   120,    16,    14,   120,   120,
  120,     0,    18,   120,    25,    23,    19,   120,   120,     7,
    0,    19,   120,    22,    20,   120,   120,   120,     8,     0,
   20,   120,    21,   120,   120,   120,   120,     9,     0,    21,
  120,   120,   120,   120,   120,   120,    10,     0,    22,   120,
  120,    21,   120,   120,   120,    11,     0,    23,   120,    24,
  120,    20,   120,   120,    12,     0,    24,   120,   120,   120,
   21,   120,   120,    13,     0,    25,   120,   120,    24,    22,
  120,   120,    14,     0,    26,   120,    27,   120,    23,   120,
  120,    15,     0,    27,   120,   120,   120,    24,   120,   120,
   16,     0,    28,   120,   120,    27,    25,   120,   120,    17,
    0,    29,   120,    40,    38,    30,   120,   120,   120,     5,
   30,   120,    37,    35,    31,   120,   120,   120,     5,    31,
  120,    34,    32,   120,   120,   120,   120,     5,    32,   120,
   33,   120,   120,   120,   120,   120,     5,    33,   120,   120,
  120,   120,   120,   120,   120,     5,    34,   120,   120,    33,
  120,   120,   120,   120,     5,    35,   120,    36,   120,    32,
  120,   120,   120,     5,    36,   120,   120,   120,    33,   120,
  120,   120,     5,    37,   120,   120,    36,    34,   120,   120,
  120,     5,    38,   120,    39,   120,    35,   120,   120,   120,
    5,    39,   120,   120,   120,    36,   120,   120,   120,     5,
   40,   120,   120,    39,    37,   120,   120,   120,     5,    41,
  120,    48,    46,    42,   120,   120,    30,     5,    42,   120,
   45,    43,   120,   120,   120,    31,     5,    43,   120,    44,
  120,   120,   120,   120,    32,     5,    44,   120,   120,   120,
  120,   120,   120,    33,     5,    45,   120,   120,    44,   120,
  120,   120,    34,     5,    46,   120,    47,   120,    43,   120,
  120,    35,     5,    47,   120,   120,   120,    44,   120,   120,
   36,     5,    48,   120,   120,    47,    45,   120,   120,    37,
    5,    49,   120,    50,   120,    46,   120,   120,    38,     5,
   50,   120,   120,   120,    47,   120,   120,    39,     5,    51,
  120,   120,    50,    48,   120,   120,    40,     5,    52,   120,
   63,    61,    53,   120,   120,   120,     4,    53,   120,    60,
   58,    54,   120,   120,   120,     4,    54,   120,    57,    55,
  120,   120,   120,   120,     4,    55,   120,    56,   120,   120,
  120,   120,   120,     4,    56,   120,   120,   120,   120,   120,
  120,   120,     4,    57,   120,   120,    56,   120,   120,   120,
  120,     4,    58,   120,    59,   120,    55,   120,   120,   120,
    4,    59,   120,   120,   120,    56,   120,   120,   120,     4,
   60,   120,   120,    59,    57,   120,   120,   120,     4,    61,
  120,    62,   120,    58,   120,   120,   120,     4,    62,   120,
  120,   120,    59,   120,   120,   120,     4,    63,   120,   120,
   62,    60,   120,   120,   120,     4,    64,   120,    71,    69,
   65,   120,   120,    53,     4,    65,   120,    68,    66,   120,
  120,   120,    54,     4,    66,   120,    67,   120,   120,   120,
  120,    55,     4,    67,   120,   120,   120,   120,   120,   120,
   56,     4,    68,   120,   120,    67,   120,   120,   120,    57,
    4,    69,   120,    70,   120,    66,   120,   120,    58,     4,
   70,   120,   120,   120,    67,   120,   120,    59,     4,    71,
  120,   120,    70,    68,   120,   120,    60,     4,    72,   120,
   73,   120,    69,   120,   120,    61,     4,    73,   120,   120,
  120,    70,   120,   120,    62,     4,    74,   120,   120,    73,
   71,   120,   120,    63,     4,    75,   120,    82,    80,    76,
  120,   120,   120,     3,    76,   120,    79,    77,   120,   120,
  120,   120,     3,    77,   120,    78,   120,   120,   120,   120,
  120,     3,    78,   120,   120,   120,   120,   120,   120,   120,
    3,    79,   120,   120,    78,   120,   120,   120,   120,     3,
   80,   120,    81,   120,    77,   120,   120,   120,     3,    81,
  120,   120,   120,    78,   120,   120,   120,     3,    82,   120,
  120,    81,    79,   120,   120,   120,     3,    83,   120,    84,
  120,    80,   120,   120,   120,     3,    84,   120,   120,   120,
   81,   120,   120,   120,     3,    85,   120,   120,    84,    82,
  120,   120,   120,     3,    86,   120,    93,    91,    87,     7,
   75,   120,     0,    87,   120,    90,    88,   120,     8,    76,
  120,     0,    88,   120,    89,   120,   120,     9,    77,   120,
    0,    89,   120,   120,   120,   120,    10,    78,   120,     0,
   90,   120,   120,    89,   120,    11,    79,   120,     0,    91,
  120,    92,   120,    88,    12,    80,   120,     0,    92,   120,
  120,   120,    89,    13,    81,   120,     0,    93,   120,   120,
   92,    90,    14,    82,   120,     0,    94,   120,    95,   120,
   91,    15,    83,   120,     0,    95,   120,   120,   120,    92,
   16,    84,   120,     0,    96,   120,   120,    95,    93,    17,
   85,   120,     0,    97,   120,   108,   106,    98,   120,   120,
    2,     3,    98,   120,   105,   103,    99,   120,   120,    75,
    3,    99,   120,   102,   100,   120,   120,   120,    76,     3,
  100,   120,   101,   120,   120,   120,   120,    77,     3,   101,
  120,   120,   120,   120,   120,   120,    78,     3,   102,   120,
  120,   101,   120,   120,   120,    79,     3,   103,   120,   104,
  120,   100,   120,   120,    80,     3,   104,   120,   120,   120,
  101,   120,   120,    81,     3,   105,   120,   120,   104,   102,
  120,   120,    82,     3,   106,   120,   107,   120,   103,   120,
  120,    83,     3,   107,   120,   120,   120,   104,   120,   120,
   84,     3,   108,   120,   120,   107,   105,   120,   120,    85,
    3,   109,   120,   116,   114,   110,    18,    98,    86,     0,
  110,   120,   113,   111,   120,    19,    99,    87,     0,   111,
  120,   112,   120,   120,    20,   100,    88,     0,   112,   120,
  120,   120,   120,    21,   101,    89,     0,   113,   120,   120,
  112,   120,    22,   102,    90,     0,   114,   120,   115,   120,
  111,    23,   103,    91,     0,   115,   120,   120,   120,   112,
   24,   104,    92,     0,   116,   120,   120,   115,   113,    25,
  105,    93,     0,   117,   120,   118,   120,   114,    26,   106,
   94,     0,   118,   120,   120,   120,   115,    27,   107,    95,
    0,   119,   120,   120,   118,   116,    28,   108,    96,     0,
};

/* Vector of min issue delay of insns.  */
static const unsigned char vr55_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,    16,     0,     0,    16,     4,
    0,     4,    65,     0,    48,     0,    51,     0,     2,     0,
    2,    32,     0,    16,     0,    17,     0,     1,     0,     1,
   17,     0,    16,     0,    17,    16,     1,     0,    17,    17,
    0,    16,    17,    17,    16,     1,    17,    17,    17,     0,
   17,     1,    17,    16,     1,     1,     1,    17,     0,    17,
   16,    17,    16,     1,    16,     1,    17,     0,    16,    16,
   17,    16,     1,    17,     1,    17,     0,    17,     0,    17,
   16,     1,     0,     1,    16,     0,    16,     1,    17,     0,
    1,     1,    17,    16,     0,    17,    17,    17,     0,     1,
   16,    17,    16,     0,    16,    16,    17,     0,     1,    17,
    1,    16,     0,    17,     0,    17,     0,     1,     1,     1,
   16,     0,    17,    16,    17,     0,     1,    16,     1,    16,
    0,    32,     0,    34,    16,     2,     0,     2,    33,     0,
   32,     1,    34,    16,     2,     1,    18,    33,     0,    33,
   17,    34,    16,     2,    16,    18,    33,     0,    32,    16,
   34,    16,     2,    17,     2,    33,     0,    33,     0,    34,
   16,     2,     1,     2,    33,     0,    33,    16,    34,    16,
    2,    16,     2,    33,     0,    32,     0,    34,     0,     2,
    0,    18,    32,     0,    32,    17,    34,     0,     2,    17,
   18,    32,     0,    33,     1,    34,     0,     2,     1,     2,
   32,     0,    33,    16,    34,     0,     2,    16,     2,    32,
    0,    32,    16,    34,     0,     2,    17,     2,    32,     0,
   33,     0,    34,     0,     3,     0,     3,    49,     0,    48,
    0,    51,    16,     3,     0,    19,    49,     0,    48,    17,
   51,    16,     3,    17,    19,    49,     0,    49,     1,    51,
   16,     3,     1,     3,    49,     0,    49,    16,    51,    16,
    3,    16,     3,    49,     0,    48,    16,    51,    16,     3,
   17,     3,    49,     0,    49,     0,    51,    16,     3,     0,
    3,    48,     0,    48,     1,    51,     0,     3,     1,    19,
   48,     0,    49,    17,    51,     0,     3,    16,    19,    48,
    0,    48,    16,    51,     0,     3,    17,     3,    48,     0,
   49,     0,    51,     0,     3,     1,     3,    48,     0,    49,
   16,    51,     0,     3,    16,     3,    48,     0,    64,     0,
   68,    16,     4,     0,    20,    65,     0,    64,    17,    68,
   16,     4,    17,    20,    65,     0,    65,     1,    68,    16,
    4,     1,     4,    65,     0,    65,    16,    68,    16,     4,
   16,     4,    65,     0,    64,    16,    68,    16,     4,    17,
    4,    65,     0,    65,     0,    68,    16,     1,     0,     0,
    1,     0,    16,     1,     0,    16,     1,     1,    16,     1,
    0,    17,    17,     0,    16,     1,    16,    16,     1,     0,
   16,    16,     0,    16,     1,    17,     0,     1,     0,    17,
    0,     0,    16,     1,     1,     0,     1,     0,    17,    16,
    0,    16,     1,    16,     0,     1,     0,    64,     0,    68,
    0,     4,     0,     4,    64,     0,    64,     1,    68,     0,
    4,     1,    20,    64,     0,    65,    17,    68,     0,     4,
   16,    20,    64,     0,    64,    16,    68,     0,     4,    17,
    4,    64,     0,    65,     0,    68,     0,     4,     1,     4,
   64,     0,    65,    16,    68,     0,     4,    16,     4,    64,
    0,    16,     0,     0,     0,     1,     0,    16,     0,     0,
   16,    17,     0,     0,     1,    17,    16,     0,     0,    17,
    1,     0,     0,     1,     1,     0,     0,     0,    17,    16,
    0,     0,     1,    16,     0,     0,     0,    16,    16,     0,
    0,     1,    17,     0,     0,     0,    17,     0,     0,     0,
};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char rm7000_other_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     1,     2,
    2,     3,     3,     3,     3,     3,     3,     3,     1,     4,
    3,     3,     3,     3,     3,     3,     3,     3,     3,     5,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     6};

/* Vector for state transitions.  */
static const unsigned char rm7000_other_transitions[] ATTRIBUTE_UNUSED = {
    0,     3,     3,     2,     1,     1,     0,     1,     4,     4,
    4,     4,     4,     0,     2,     1,     1,     4,     4,     4,
    0,     3,     1,     4,     1,     1,     4,     0};

/* Vector of min issue delay of insns.  */
static const unsigned char rm7000_other_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,   248,   113,    32};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char rm7000_fdiv_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     1,     2,     3,     4,     5,     6,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     7};

/* Vector for state transitions.  */
static const unsigned char rm7000_fdiv_transitions[] ATTRIBUTE_UNUSED = {
    0,     5,    20,   206,   145,     2,     1,     0,     1,   111,
   81,   205,   146,   207,   207,     2,     2,   112,    82,   115,
    3,   207,   207,     0,     3,   207,   207,   207,   207,   207,
  207,     4,     4,   207,   207,   207,   207,   114,   113,     5,
    5,   207,   207,   207,   207,   112,   111,     6,     6,   207,
  207,   207,   207,   110,   109,     7,     7,   207,   207,   207,
  207,   108,   107,     8,     8,   207,   207,   207,   207,   106,
  105,     9,     9,   207,   207,   207,   207,   104,   103,    10,
   10,   207,   207,   207,   207,   102,   101,    11,    11,   207,
  207,   207,   207,   100,    99,    12,    12,   207,   207,   207,
  207,    98,    97,    13,    13,   207,   207,   207,   207,    96,
   95,    14,    14,   207,   207,   207,   207,    94,    93,    15,
   15,   207,   207,   207,   207,    92,    91,    16,    16,   207,
  207,   207,   207,    90,    89,    17,    17,   207,   207,   207,
  207,    88,    87,    18,    18,   207,   207,   207,   207,    86,
   85,    19,    19,   207,   207,   207,   207,    84,    83,    20,
   20,   207,   207,   207,   207,    82,    81,    21,    21,   207,
  207,   207,   207,    80,    79,    22,    22,   207,   207,   207,
  207,    78,    77,    23,    23,   207,   207,   207,   207,    76,
   75,    24,    24,   207,   207,   207,   207,    74,    73,    25,
   25,   207,   207,   207,   207,    72,    71,    26,    26,   207,
  207,   207,   207,    70,    69,    27,    27,   207,   207,   207,
  207,    68,    67,    28,    28,   207,   207,   207,   207,    66,
   65,    29,    29,   207,   207,   207,   207,    64,    63,    30,
   30,   207,   207,   207,   207,    62,    61,    31,    31,   207,
  207,   207,   207,    60,    59,    32,    32,   207,   207,   207,
  207,    58,    57,    33,    33,   207,   207,   207,   207,    56,
   55,    34,    34,   207,   207,   207,   207,    54,    53,    35,
   35,   207,   207,   207,   207,    52,    51,    36,    36,   207,
  207,   207,   207,    50,    49,    37,    37,   207,   207,   207,
  207,    48,    47,    38,    38,   207,   207,   207,   207,    46,
   45,    39,    39,   207,   207,   207,   207,    44,    43,    40,
   40,   207,   207,   207,   207,    42,    41,     0,    41,   207,
  207,   207,   207,   207,   207,     2,    42,   207,   207,   207,
  207,   207,   207,     0,    43,   207,   207,   207,   207,   207,
  207,    42,    44,   207,   207,   207,   207,   207,   207,    40,
   45,   207,   207,   207,   207,   207,   207,    44,    46,   207,
  207,   207,   207,   207,   207,    39,    47,   207,   207,   207,
  207,   207,   207,    46,    48,   207,   207,   207,   207,   207,
  207,    38,    49,   207,   207,   207,   207,   207,   207,    48,
   50,   207,   207,   207,   207,   207,   207,    37,    51,   207,
  207,   207,   207,   207,   207,    50,    52,   207,   207,   207,
  207,   207,   207,    36,    53,   207,   207,   207,   207,   207,
  207,    52,    54,   207,   207,   207,   207,   207,   207,    35,
   55,   207,   207,   207,   207,   207,   207,    54,    56,   207,
  207,   207,   207,   207,   207,    34,    57,   207,   207,   207,
  207,   207,   207,    56,    58,   207,   207,   207,   207,   207,
  207,    33,    59,   207,   207,   207,   207,   207,   207,    58,
   60,   207,   207,   207,   207,   207,   207,    32,    61,   207,
  207,   207,   207,   207,   207,    60,    62,   207,   207,   207,
  207,   207,   207,    31,    63,   207,   207,   207,   207,   207,
  207,    62,    64,   207,   207,   207,   207,   207,   207,    30,
   65,   207,   207,   207,   207,   207,   207,    64,    66,   207,
  207,   207,   207,   207,   207,    29,    67,   207,   207,   207,
  207,   207,   207,    66,    68,   207,   207,   207,   207,   207,
  207,    28,    69,   207,   207,   207,   207,   207,   207,    68,
   70,   207,   207,   207,   207,   207,   207,    27,    71,   207,
  207,   207,   207,   207,   207,    70,    72,   207,   207,   207,
  207,   207,   207,    26,    73,   207,   207,   207,   207,   207,
  207,    72,    74,   207,   207,   207,   207,   207,   207,    25,
   75,   207,   207,   207,   207,   207,   207,    74,    76,   207,
  207,   207,   207,   207,   207,    24,    77,   207,   207,   207,
  207,   207,   207,    76,    78,   207,   207,   207,   207,   207,
  207,    23,    79,   207,   207,   207,   207,   207,   207,    78,
   80,   207,   207,   207,   207,   207,   207,    22,    81,   207,
  207,   207,   207,   207,   207,    80,    82,   207,   207,   207,
  207,   207,   207,    21,    83,   207,   207,   207,   207,   207,
  207,    82,    84,   207,   207,   207,   207,   207,   207,    20,
   85,   207,   207,   207,   207,   207,   207,    84,    86,   207,
  207,   207,   207,   207,   207,    19,    87,   207,   207,   207,
  207,   207,   207,    86,    88,   207,   207,   207,   207,   207,
  207,    18,    89,   207,   207,   207,   207,   207,   207,    88,
   90,   207,   207,   207,   207,   207,   207,    17,    91,   207,
  207,   207,   207,   207,   207,    90,    92,   207,   207,   207,
  207,   207,   207,    16,    93,   207,   207,   207,   207,   207,
  207,    92,    94,   207,   207,   207,   207,   207,   207,    15,
   95,   207,   207,   207,   207,   207,   207,    94,    96,   207,
  207,   207,   207,   207,   207,    14,    97,   207,   207,   207,
  207,   207,   207,    96,    98,   207,   207,   207,   207,   207,
  207,    13,    99,   207,   207,   207,   207,   207,   207,    98,
  100,   207,   207,   207,   207,   207,   207,    12,   101,   207,
  207,   207,   207,   207,   207,   100,   102,   207,   207,   207,
  207,   207,   207,    11,   103,   207,   207,   207,   207,   207,
  207,   102,   104,   207,   207,   207,   207,   207,   207,    10,
  105,   207,   207,   207,   207,   207,   207,   104,   106,   207,
  207,   207,   207,   207,   207,     9,   107,   207,   207,   207,
  207,   207,   207,   106,   108,   207,   207,   207,   207,   207,
  207,     8,   109,   207,   207,   207,   207,   207,   207,   108,
  110,   207,   207,   207,   207,   207,   207,     7,   111,   207,
  207,   207,   207,   207,   207,   110,   112,   207,   207,   207,
  207,   207,   207,     6,   113,   207,   207,   207,   207,   207,
  207,   112,   114,   207,   207,   207,   207,   207,   207,     5,
  115,   207,   207,   207,   207,   207,   207,   116,   116,   207,
  207,   207,   207,   204,   203,   117,   117,   207,   207,   207,
  207,   202,   201,   118,   118,   207,   207,   207,   207,   200,
  199,   119,   119,   207,   207,   207,   207,   198,   197,   120,
  120,   207,   207,   207,   207,   196,   195,   121,   121,   207,
  207,   207,   207,   194,   193,   122,   122,   207,   207,   207,
  207,   192,   191,   123,   123,   207,   207,   207,   207,   190,
  189,   124,   124,   207,   207,   207,   207,   188,   187,   125,
  125,   207,   207,   207,   207,   186,   185,   126,   126,   207,
  207,   207,   207,   184,   183,   127,   127,   207,   207,   207,
  207,   182,   181,   128,   128,   207,   207,   207,   207,   180,
  179,   129,   129,   207,   207,   207,   207,   178,   177,   130,
  130,   207,   207,   207,   207,   176,   175,   131,   131,   207,
  207,   207,   207,   174,   173,   132,   132,   207,   207,   207,
  207,   172,   171,   133,   133,   207,   207,   207,   207,   170,
  169,   134,   134,   207,   207,   207,   207,   168,   167,   135,
  135,   207,   207,   207,   207,   166,   165,   136,   136,   207,
  207,   207,   207,   164,   163,   137,   137,   207,   207,   207,
  207,   162,   161,   138,   138,   207,   207,   207,   207,   160,
  159,   139,   139,   207,   207,   207,   207,   158,   157,   140,
  140,   207,   207,   207,   207,   156,   155,   141,   141,   207,
  207,   207,   207,   154,   153,   142,   142,   207,   207,   207,
  207,   152,   151,   143,   143,   207,   207,   207,   207,   150,
  149,   144,   144,   207,   207,   207,   207,   148,   147,   145,
  145,   207,   207,   207,   207,     3,   146,     4,   146,   207,
  207,   207,   207,   207,   207,   114,   147,   207,   207,   207,
  207,   207,   207,     3,   148,   207,   207,   207,   207,   207,
  207,   145,   149,   207,   207,   207,   207,   207,   207,   148,
  150,   207,   207,   207,   207,   207,   207,   144,   151,   207,
  207,   207,   207,   207,   207,   150,   152,   207,   207,   207,
  207,   207,   207,   143,   153,   207,   207,   207,   207,   207,
  207,   152,   154,   207,   207,   207,   207,   207,   207,   142,
  155,   207,   207,   207,   207,   207,   207,   154,   156,   207,
  207,   207,   207,   207,   207,   141,   157,   207,   207,   207,
  207,   207,   207,   156,   158,   207,   207,   207,   207,   207,
  207,   140,   159,   207,   207,   207,   207,   207,   207,   158,
  160,   207,   207,   207,   207,   207,   207,   139,   161,   207,
  207,   207,   207,   207,   207,   160,   162,   207,   207,   207,
  207,   207,   207,   138,   163,   207,   207,   207,   207,   207,
  207,   162,   164,   207,   207,   207,   207,   207,   207,   137,
  165,   207,   207,   207,   207,   207,   207,   164,   166,   207,
  207,   207,   207,   207,   207,   136,   167,   207,   207,   207,
  207,   207,   207,   166,   168,   207,   207,   207,   207,   207,
  207,   135,   169,   207,   207,   207,   207,   207,   207,   168,
  170,   207,   207,   207,   207,   207,   207,   134,   171,   207,
  207,   207,   207,   207,   207,   170,   172,   207,   207,   207,
  207,   207,   207,   133,   173,   207,   207,   207,   207,   207,
  207,   172,   174,   207,   207,   207,   207,   207,   207,   132,
  175,   207,   207,   207,   207,   207,   207,   174,   176,   207,
  207,   207,   207,   207,   207,   131,   177,   207,   207,   207,
  207,   207,   207,   176,   178,   207,   207,   207,   207,   207,
  207,   130,   179,   207,   207,   207,   207,   207,   207,   178,
  180,   207,   207,   207,   207,   207,   207,   129,   181,   207,
  207,   207,   207,   207,   207,   180,   182,   207,   207,   207,
  207,   207,   207,   128,   183,   207,   207,   207,   207,   207,
  207,   182,   184,   207,   207,   207,   207,   207,   207,   127,
  185,   207,   207,   207,   207,   207,   207,   184,   186,   207,
  207,   207,   207,   207,   207,   126,   187,   207,   207,   207,
  207,   207,   207,   186,   188,   207,   207,   207,   207,   207,
  207,   125,   189,   207,   207,   207,   207,   207,   207,   188,
  190,   207,   207,   207,   207,   207,   207,   124,   191,   207,
  207,   207,   207,   207,   207,   190,   192,   207,   207,   207,
  207,   207,   207,   123,   193,   207,   207,   207,   207,   207,
  207,   192,   194,   207,   207,   207,   207,   207,   207,   122,
  195,   207,   207,   207,   207,   207,   207,   194,   196,   207,
  207,   207,   207,   207,   207,   121,   197,   207,   207,   207,
  207,   207,   207,   196,   198,   207,   207,   207,   207,   207,
  207,   120,   199,   207,   207,   207,   207,   207,   207,   198,
  200,   207,   207,   207,   207,   207,   207,   119,   201,   207,
  207,   207,   207,   207,   207,   200,   202,   207,   207,   207,
  207,   207,   207,   118,   203,   207,   207,   207,   207,   207,
  207,   202,   204,   207,   207,   207,   207,   207,   207,   117,
  205,   207,   207,   207,   207,   207,   207,   204,   206,   207,
  207,   207,   207,   115,   205,   116};

/* Vector of min issue delay of insns.  */
static const unsigned char rm7000_fdiv_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     2,     2,     0,     0,     0,     0,     0,
    0,     1,     1,     0,     0,    38,    38,    38,    38,     1,
    1,     0,     0,    37,    37,    37,    37,     0,     0,     0,
    0,    36,    36,    36,    36,     0,     0,     0,     0,    35,
   35,    35,    35,     0,     0,     0,     0,    34,    34,    34,
   34,     0,     0,     0,     0,    33,    33,    33,    33,     0,
    0,     0,     0,    32,    32,    32,    32,     0,     0,     0,
    0,    31,    31,    31,    31,     0,     0,     0,     0,    30,
   30,    30,    30,     0,     0,     0,     0,    29,    29,    29,
   29,     0,     0,     0,     0,    28,    28,    28,    28,     0,
    0,     0,     0,    27,    27,    27,    27,     0,     0,     0,
    0,    26,    26,    26,    26,     0,     0,     0,     0,    25,
   25,    25,    25,     0,     0,     0,     0,    24,    24,    24,
   24,     0,     0,     0,     0,    23,    23,    23,    23,     0,
    0,     0,     0,    22,    22,    22,    22,     0,     0,     0,
    0,    21,    21,    21,    21,     0,     0,     0,     0,    20,
   20,    20,    20,     0,     0,     0,     0,    19,    19,    19,
   19,     0,     0,     0,     0,    18,    18,    18,    18,     0,
    0,     0,     0,    17,    17,    17,    17,     0,     0,     0,
    0,    16,    16,    16,    16,     0,     0,     0,     0,    15,
   15,    15,    15,     0,     0,     0,     0,    14,    14,    14,
   14,     0,     0,     0,     0,    13,    13,    13,    13,     0,
    0,     0,     0,    12,    12,    12,    12,     0,     0,     0,
    0,    11,    11,    11,    11,     0,     0,     0,     0,    10,
   10,    10,    10,     0,     0,     0,     0,     9,     9,     9,
    9,     0,     0,     0,     0,     8,     8,     8,     8,     0,
    0,     0,     0,     7,     7,     7,     7,     0,     0,     0,
    0,     6,     6,     6,     6,     0,     0,     0,     0,     5,
    5,     5,     5,     0,     0,     0,     0,     4,     4,     4,
    4,     0,     0,     0,     0,     3,     3,     3,     3,     0,
    0,     0,     0,     2,     2,     2,     2,     0,     0,     0,
    0,     1,     1,     1,     1,     0,     0,     0,     0,     1,
    1,     1,     1,     2,     2,     0,     0,     1,     1,     1,
    1,     1,     1,     0,     0,     2,     2,     2,     2,     2,
    2,     0,     0,     2,     2,     2,     2,     1,     1,     0,
    0,     3,     3,     3,     3,     2,     2,     0,     0,     3,
    3,     3,     3,     1,     1,     0,     0,     4,     4,     4,
    4,     2,     2,     0,     0,     4,     4,     4,     4,     1,
    1,     0,     0,     5,     5,     5,     5,     2,     2,     0,
    0,     5,     5,     5,     5,     1,     1,     0,     0,     6,
    6,     6,     6,     2,     2,     0,     0,     6,     6,     6,
    6,     1,     1,     0,     0,     7,     7,     7,     7,     2,
    2,     0,     0,     7,     7,     7,     7,     1,     1,     0,
    0,     8,     8,     8,     8,     2,     2,     0,     0,     8,
    8,     8,     8,     1,     1,     0,     0,     9,     9,     9,
    9,     2,     2,     0,     0,     9,     9,     9,     9,     1,
    1,     0,     0,    10,    10,    10,    10,     2,     2,     0,
    0,    10,    10,    10,    10,     1,     1,     0,     0,    11,
   11,    11,    11,     2,     2,     0,     0,    11,    11,    11,
   11,     1,     1,     0,     0,    12,    12,    12,    12,     2,
    2,     0,     0,    12,    12,    12,    12,     1,     1,     0,
    0,    13,    13,    13,    13,     2,     2,     0,     0,    13,
   13,    13,    13,     1,     1,     0,     0,    14,    14,    14,
   14,     2,     2,     0,     0,    14,    14,    14,    14,     1,
    1,     0,     0,    15,    15,    15,    15,     2,     2,     0,
    0,    15,    15,    15,    15,     1,     1,     0,     0,    16,
   16,    16,    16,     2,     2,     0,     0,    16,    16,    16,
   16,     1,     1,     0,     0,    17,    17,    17,    17,     2,
    2,     0,     0,    17,    17,    17,    17,     1,     1,     0,
    0,    18,    18,    18,    18,     2,     2,     0,     0,    18,
   18,    18,    18,     1,     1,     0,     0,    19,    19,    19,
   19,     2,     2,     0,     0,    19,    19,    19,    19,     1,
    1,     0,     0,    20,    20,    20,    20,     2,     2,     0,
    0,    20,    20,    20,    20,     1,     1,     0,     0,    21,
   21,    21,    21,     2,     2,     0,     0,    21,    21,    21,
   21,     1,     1,     0,     0,    22,    22,    22,    22,     2,
    2,     0,     0,    22,    22,    22,    22,     1,     1,     0,
    0,    23,    23,    23,    23,     2,     2,     0,     0,    23,
   23,    23,    23,     1,     1,     0,     0,    24,    24,    24,
   24,     2,     2,     0,     0,    24,    24,    24,    24,     1,
    1,     0,     0,    25,    25,    25,    25,     2,     2,     0,
    0,    25,    25,    25,    25,     1,     1,     0,     0,    26,
   26,    26,    26,     2,     2,     0,     0,    26,    26,    26,
   26,     1,     1,     0,     0,    27,    27,    27,    27,     2,
    2,     0,     0,    27,    27,    27,    27,     1,     1,     0,
    0,    28,    28,    28,    28,     2,     2,     0,     0,    28,
   28,    28,    28,     1,     1,     0,     0,    29,    29,    29,
   29,     2,     2,     0,     0,    29,    29,    29,    29,     1,
    1,     0,     0,    30,    30,    30,    30,     2,     2,     0,
    0,    30,    30,    30,    30,     1,     1,     0,     0,    31,
   31,    31,    31,     2,     2,     0,     0,    31,    31,    31,
   31,     1,     1,     0,     0,    32,    32,    32,    32,     2,
    2,     0,     0,    32,    32,    32,    32,     1,     1,     0,
    0,    33,    33,    33,    33,     2,     2,     0,     0,    33,
   33,    33,    33,     1,     1,     0,     0,    34,    34,    34,
   34,     2,     2,     0,     0,    34,    34,    34,    34,     1,
    1,     0,     0,    35,    35,    35,    35,     2,     2,     0,
    0,    35,    35,    35,    35,     1,     1,     0,     0,    36,
   36,    36,    36,     2,     2,     0,     0,    36,    36,    36,
   36,     1,     1,     0,     0,    37,    37,    37,    37,     2,
    2,     0,     0,    37,    37,    37,    37,     1,     1,     0,
    0,    68,    68,    68,    68,     1,     1,     0,     0,    67,
   67,    67,    67,     0,     0,     0,     0,    66,    66,    66,
   66,     0,     0,     0,     0,    65,    65,    65,    65,     0,
    0,     0,     0,    64,    64,    64,    64,     0,     0,     0,
    0,    63,    63,    63,    63,     0,     0,     0,     0,    62,
   62,    62,    62,     0,     0,     0,     0,    61,    61,    61,
   61,     0,     0,     0,     0,    60,    60,    60,    60,     0,
    0,     0,     0,    59,    59,    59,    59,     0,     0,     0,
    0,    58,    58,    58,    58,     0,     0,     0,     0,    57,
   57,    57,    57,     0,     0,     0,     0,    56,    56,    56,
   56,     0,     0,     0,     0,    55,    55,    55,    55,     0,
    0,     0,     0,    54,    54,    54,    54,     0,     0,     0,
    0,    53,    53,    53,    53,     0,     0,     0,     0,    52,
   52,    52,    52,     0,     0,     0,     0,    51,    51,    51,
   51,     0,     0,     0,     0,    50,    50,    50,    50,     0,
    0,     0,     0,    49,    49,    49,    49,     0,     0,     0,
    0,    48,    48,    48,    48,     0,     0,     0,     0,    47,
   47,    47,    47,     0,     0,     0,     0,    46,    46,    46,
   46,     0,     0,     0,     0,    45,    45,    45,    45,     0,
    0,     0,     0,    44,    44,    44,    44,     0,     0,     0,
    0,    43,    43,    43,    43,     0,     0,     0,     0,    42,
   42,    42,    42,     0,     0,     0,     0,    41,    41,    41,
   41,     0,     0,     0,     0,    40,    40,    40,    40,     0,
    0,     0,     0,    39,    39,    39,    39,     0,     0,     0,
    0,    38,    38,    38,    38,     0,     0,     0,     0,    38,
   38,    38,    38,     2,     2,     0,     0,    39,    39,    39,
   39,     2,     2,     0,     0,    39,    39,    39,    39,     1,
    1,     0,     0,    40,    40,    40,    40,     2,     2,     0,
    0,    40,    40,    40,    40,     1,     1,     0,     0,    41,
   41,    41,    41,     2,     2,     0,     0,    41,    41,    41,
   41,     1,     1,     0,     0,    42,    42,    42,    42,     2,
    2,     0,     0,    42,    42,    42,    42,     1,     1,     0,
    0,    43,    43,    43,    43,     2,     2,     0,     0,    43,
   43,    43,    43,     1,     1,     0,     0,    44,    44,    44,
   44,     2,     2,     0,     0,    44,    44,    44,    44,     1,
    1,     0,     0,    45,    45,    45,    45,     2,     2,     0,
    0,    45,    45,    45,    45,     1,     1,     0,     0,    46,
   46,    46,    46,     2,     2,     0,     0,    46,    46,    46,
   46,     1,     1,     0,     0,    47,    47,    47,    47,     2,
    2,     0,     0,    47,    47,    47,    47,     1,     1,     0,
    0,    48,    48,    48,    48,     2,     2,     0,     0,    48,
   48,    48,    48,     1,     1,     0,     0,    49,    49,    49,
   49,     2,     2,     0,     0,    49,    49,    49,    49,     1,
    1,     0,     0,    50,    50,    50,    50,     2,     2,     0,
    0,    50,    50,    50,    50,     1,     1,     0,     0,    51,
   51,    51,    51,     2,     2,     0,     0,    51,    51,    51,
   51,     1,     1,     0,     0,    52,    52,    52,    52,     2,
    2,     0,     0,    52,    52,    52,    52,     1,     1,     0,
    0,    53,    53,    53,    53,     2,     2,     0,     0,    53,
   53,    53,    53,     1,     1,     0,     0,    54,    54,    54,
   54,     2,     2,     0,     0,    54,    54,    54,    54,     1,
    1,     0,     0,    55,    55,    55,    55,     2,     2,     0,
    0,    55,    55,    55,    55,     1,     1,     0,     0,    56,
   56,    56,    56,     2,     2,     0,     0,    56,    56,    56,
   56,     1,     1,     0,     0,    57,    57,    57,    57,     2,
    2,     0,     0,    57,    57,    57,    57,     1,     1,     0,
    0,    58,    58,    58,    58,     2,     2,     0,     0,    58,
   58,    58,    58,     1,     1,     0,     0,    59,    59,    59,
   59,     2,     2,     0,     0,    59,    59,    59,    59,     1,
    1,     0,     0,    60,    60,    60,    60,     2,     2,     0,
    0,    60,    60,    60,    60,     1,     1,     0,     0,    61,
   61,    61,    61,     2,     2,     0,     0,    61,    61,    61,
   61,     1,     1,     0,     0,    62,    62,    62,    62,     2,
    2,     0,     0,    62,    62,    62,    62,     1,     1,     0,
    0,    63,    63,    63,    63,     2,     2,     0,     0,    63,
   63,    63,    63,     1,     1,     0,     0,    64,    64,    64,
   64,     2,     2,     0,     0,    64,    64,    64,    64,     1,
    1,     0,     0,    65,    65,    65,    65,     2,     2,     0,
    0,    65,    65,    65,    65,     1,     1,     0,     0,    66,
   66,    66,    66,     2,     2,     0,     0,    66,    66,    66,
   66,     1,     1,     0,     0,    67,    67,    67,    67,     2,
    2,     0,     0,    67,    67,    67,    67,     1,     1,     0,
    0,    68,    68,    68,    68,     2,     2,     0,     0,    68,
   68,    68,    68,     0,     0,     0};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char rm7000_idiv_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     1,     2,     3,     0,     4,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     5};

/* Comb vector for state transitions.  */
static const unsigned char rm7000_idiv_transitions[] ATTRIBUTE_UNUSED = {
    0,    41,     9,     6,     1,     0,     1,     2,     3,     4,
    5,     2,     3,     4,     5,     6,     6,     7,     8,     9,
   10,     7,     8,     0,    10,    11,    11,    12,    13,    14,
   15,    12,    13,    14,    15,    16,    16,    17,    18,    19,
   20,    17,    18,    19,    20,    21,    21,    22,    23,    24,
   25,    22,    23,    24,    25,    26,    26,    27,    28,    29,
   30,    27,    28,    29,    30,    31,    31,    32,    33,    34,
   35,    32,    33,    34,    35,    36,    36,    37,    38,    39,
   40,    37,    38,    39,    40,    41,    41,    42,    43,    44,
   45,    42,    43,    44,    45,    46,    46,    47,    48,    49,
   50,    47,    48,    49,    50,    51,    51,    52,    53,    54,
   55,    52,    53,    54,    55,    56,    56,    57,    58,    59,
   60,    57,    58,    59,    60,    61,    61,    62,    63,    64,
   65,    62,    63,    64,    65,    66,    66,    67,    68,    69,
   69,    67,    68,     1};

/* Check vector for state transitions.  */
static const unsigned char rm7000_idiv_check[] = {
    0,     0,     0,     0,     0,     0,     1,     2,     3,     4,
    5,     1,     2,     3,     4,     5,     6,     7,     8,     9,
   10,     6,     7,     8,     9,    10,    11,    12,    13,    14,
   15,    11,    12,    13,    14,    15,    16,    17,    18,    19,
   20,    16,    17,    18,    19,    20,    21,    22,    23,    24,
   25,    21,    22,    23,    24,    25,    26,    27,    28,    29,
   30,    26,    27,    28,    29,    30,    31,    32,    33,    34,
   35,    31,    32,    33,    34,    35,    36,    37,    38,    39,
   40,    36,    37,    38,    39,    40,    41,    42,    43,    44,
   45,    41,    42,    43,    44,    45,    46,    47,    48,    49,
   50,    46,    47,    48,    49,    50,    51,    52,    53,    54,
   55,    51,    52,    53,    54,    55,    56,    57,    58,    59,
   60,    56,    57,    58,    59,    60,    61,    62,    63,    64,
   65,    61,    62,    63,    64,    65,    66,    67,    68,    69,
   69,    66,    67,    68};

/* Base vector for state transitions.  */
static const unsigned char rm7000_idiv_base[] = {
    0,     6,     7,     8,     9,    10,    16,    17,    18,    19,
   20,    26,    27,    28,    29,    30,    36,    37,    38,    39,
   40,    46,    47,    48,    49,    50,    56,    57,    58,    59,
   60,    66,    67,    68,    69,    70,    76,    77,    78,    79,
   80,    86,    87,    88,    89,    90,    96,    97,    98,    99,
  100,   106,   107,   108,   109,   110,   116,   117,   118,   119,
  120,   126,   127,   128,   129,   130,   136,   137,   138};

/* Vector of min issue delay of insns.  */
static const unsigned char rm7000_idiv_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     8,     8,     8,
    8,     0,     0,     7,     7,     7,     7,     0,     0,     6,
    6,     6,     6,     0,     0,     5,     5,     5,     5,     0,
    0,     4,     4,     4,     4,     0,     0,     3,     3,     3,
    3,     0,     0,     2,     2,     2,     2,     0,     0,     1,
    1,     1,     1,     0,     0,    68,    68,    68,    68,     0,
    0,    67,    67,    67,    67,     0,     0,    66,    66,    66,
   66,     0,     0,    65,    65,    65,    65,     0,     0,    64,
   64,    64,    64,     0,     0,    63,    63,    63,    63,     0,
    0,    62,    62,    62,    62,     0,     0,    61,    61,    61,
   61,     0,     0,    60,    60,    60,    60,     0,     0,    59,
   59,    59,    59,     0,     0,    58,    58,    58,    58,     0,
    0,    57,    57,    57,    57,     0,     0,    56,    56,    56,
   56,     0,     0,    55,    55,    55,    55,     0,     0,    54,
   54,    54,    54,     0,     0,    53,    53,    53,    53,     0,
    0,    52,    52,    52,    52,     0,     0,    51,    51,    51,
   51,     0,     0,    50,    50,    50,    50,     0,     0,    49,
   49,    49,    49,     0,     0,    48,    48,    48,    48,     0,
    0,    47,    47,    47,    47,     0,     0,    46,    46,    46,
   46,     0,     0,    45,    45,    45,    45,     0,     0,    44,
   44,    44,    44,     0,     0,    43,    43,    43,    43,     0,
    0,    42,    42,    42,    42,     0,     0,    41,    41,    41,
   41,     0,     0,    40,    40,    40,    40,     0,     0,    39,
   39,    39,    39,     0,     0,    38,    38,    38,    38,     0,
    0,    37,    37,    37,    37,     0,     0,    36,    36,    36,
   36,     0,     0,    35,    35,    35,    35,     0,     0,    34,
   34,    34,    34,     0,     0,    33,    33,    33,    33,     0,
    0,    32,    32,    32,    32,     0,     0,    31,    31,    31,
   31,     0,     0,    30,    30,    30,    30,     0,     0,    29,
   29,    29,    29,     0,     0,    28,    28,    28,    28,     0,
    0,    27,    27,    27,    27,     0,     0,    26,    26,    26,
   26,     0,     0,    25,    25,    25,    25,     0,     0,    24,
   24,    24,    24,     0,     0,    23,    23,    23,    23,     0,
    0,    22,    22,    22,    22,     0,     0,    21,    21,    21,
   21,     0,     0,    20,    20,    20,    20,     0,     0,    19,
   19,    19,    19,     0,     0,    18,    18,    18,    18,     0,
    0,    17,    17,    17,    17,     0,     0,    16,    16,    16,
   16,     0,     0,    15,    15,    15,    15,     0,     0,    14,
   14,    14,    14,     0,     0,    13,    13,    13,    13,     0,
    0,    12,    12,    12,    12,     0,     0,    11,    11,    11,
   11,     0,     0,    10,    10,    10,    10,     0,     0,     9,
    9,     9,     9,     0};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char rm9k_main_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    1,     1,     2,     2,     3,     3,     3,     3,     3,     3,
    1,     3,     1,     3,     3,     4,     3,     3,     2,     5,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     6};

/* Vector for state transitions.  */
static const unsigned char rm9k_main_transitions[] ATTRIBUTE_UNUSED = {
    0,    23,    19,     4,     2,     1,     0,     1,    24,    24,
   24,    24,    24,     0,     2,    18,    14,    24,    24,    24,
    3,     3,    13,     9,    24,    24,    24,     4,     4,     5,
    7,    24,    24,    24,     0,     5,    24,     6,    24,    24,
   24,     0,     6,    24,     1,    24,    24,    24,     0,     7,
    6,     8,    24,    24,    24,     0,     8,     1,    24,    24,
   24,    24,     0,     9,    12,    10,    24,    24,    24,     4,
   10,    11,    24,    24,    24,    24,     4,    11,    24,    24,
   24,    24,    24,     4,    12,    24,    11,    24,    24,    24,
    4,    13,    24,    12,    24,    24,    24,     4,    14,    17,
   15,    24,    24,    24,     3,    15,    16,    24,    24,    24,
   24,     3,    16,    24,    24,    24,    24,    24,     3,    17,
   24,    16,    24,    24,    24,     3,    18,    24,    17,    24,
   24,    24,     3,    19,    22,    20,     7,    14,    24,     0,
   20,    21,    24,     8,    15,    24,     0,    21,    24,    24,
    1,    16,    24,     0,    22,    24,    21,     6,    17,    24,
    0,    23,    24,    22,     5,    18,    24,     0};

/* Vector of min issue delay of insns.  */
static const unsigned char rm9k_main_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,    85,    64,    63,     0,   168,     1,    80,    69,
   65,    21,     0,    84,     5,    80,    10,   128,   106,     5,
  168,    18,   160,    74,   128,    63,     1,   252,    23,   240,
   79,   193,    63,     0,     4,     4,    16,    80,    65,     1,
    4,     4};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char rm9k_imul_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     1,     2,     3,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     4};

/* Vector for state transitions.  */
static const unsigned char rm9k_imul_transitions[] ATTRIBUTE_UNUSED = {
    0,    64,    33,     1,     0,     1,    71,    71,    71,     2,
    2,    71,    71,    71,     3,     3,    71,    71,    71,     4,
    4,    71,    71,    71,     5,     5,    71,    71,    71,     6,
    6,    71,    71,    71,     7,     7,    71,    71,    71,     8,
    8,    71,    71,    71,     9,     9,    71,    71,    71,    10,
   10,    71,    71,    71,    11,    11,    71,    71,    71,    12,
   12,    71,    71,    71,    13,    13,    71,    71,    71,    14,
   14,    71,    71,    71,    15,    15,    71,    71,    71,    16,
   16,    71,    71,    71,    17,    17,    71,    71,    71,    18,
   18,    71,    71,    71,    19,    19,    71,    71,    71,    20,
   20,    71,    71,    71,    21,    21,    71,    71,    71,    22,
   22,    71,    71,    71,    23,    23,    71,    71,    71,    24,
   24,    71,    71,    71,    25,    25,    71,    71,    71,    26,
   26,    71,    71,    71,    27,    27,    71,    71,    71,    28,
   28,    71,    71,    71,    29,    29,    71,    71,    71,    30,
   30,    71,    71,    71,    31,    31,    71,    71,    71,    32,
   32,    71,    71,    71,    33,    33,    71,    71,    71,    34,
   34,    71,    71,    71,    35,    35,    71,    71,    71,    36,
   36,    71,    71,    71,    37,    37,    71,    71,    71,    38,
   38,    71,    71,    71,    39,    39,    71,    71,    71,    40,
   40,    71,    71,    71,    41,    41,    71,    71,    71,    42,
   42,    71,    71,    71,    43,    43,    71,    71,    71,    44,
   44,    71,    71,    71,    45,    45,    71,    71,    71,    46,
   46,    71,    71,    71,    47,    47,    71,    71,    71,    48,
   48,    71,    71,    71,    49,    49,    71,    71,    71,    50,
   50,    71,    71,    71,    51,    51,    71,    71,    71,    52,
   52,    71,    71,    71,    53,    53,    71,    71,    71,    54,
   54,    71,    71,    71,    55,    55,    71,    71,    71,    56,
   56,    71,    71,    71,    57,    57,    71,    71,    71,    58,
   58,    71,    71,    71,    59,    59,    71,    71,    71,    60,
   60,    71,    71,    71,    61,    61,    71,    71,    71,    62,
   62,    71,    71,    71,    63,    63,    71,    71,    71,    64,
   64,    71,    71,    71,    65,    65,    71,    71,    71,    66,
   66,    71,    71,    71,    67,    67,    71,    71,    71,    68,
   68,    71,    71,    71,    69,    69,    71,    71,    71,    70,
   70,    71,    71,    71,     0};

/* Vector of min issue delay of insns.  */
static const unsigned char rm9k_imul_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,    70,    70,    70,     0,
    0,    69,    69,    69,     0,     0,    68,    68,    68,     0,
    0,    67,    67,    67,     0,     0,    66,    66,    66,     0,
    0,    65,    65,    65,     0,     0,    64,    64,    64,     0,
    0,    63,    63,    63,     0,     0,    62,    62,    62,     0,
    0,    61,    61,    61,     0,     0,    60,    60,    60,     0,
    0,    59,    59,    59,     0,     0,    58,    58,    58,     0,
    0,    57,    57,    57,     0,     0,    56,    56,    56,     0,
    0,    55,    55,    55,     0,     0,    54,    54,    54,     0,
    0,    53,    53,    53,     0,     0,    52,    52,    52,     0,
    0,    51,    51,    51,     0,     0,    50,    50,    50,     0,
    0,    49,    49,    49,     0,     0,    48,    48,    48,     0,
    0,    47,    47,    47,     0,     0,    46,    46,    46,     0,
    0,    45,    45,    45,     0,     0,    44,    44,    44,     0,
    0,    43,    43,    43,     0,     0,    42,    42,    42,     0,
    0,    41,    41,    41,     0,     0,    40,    40,    40,     0,
    0,    39,    39,    39,     0,     0,    38,    38,    38,     0,
    0,    37,    37,    37,     0,     0,    36,    36,    36,     0,
    0,    35,    35,    35,     0,     0,    34,    34,    34,     0,
    0,    33,    33,    33,     0,     0,    32,    32,    32,     0,
    0,    31,    31,    31,     0,     0,    30,    30,    30,     0,
    0,    29,    29,    29,     0,     0,    28,    28,    28,     0,
    0,    27,    27,    27,     0,     0,    26,    26,    26,     0,
    0,    25,    25,    25,     0,     0,    24,    24,    24,     0,
    0,    23,    23,    23,     0,     0,    22,    22,    22,     0,
    0,    21,    21,    21,     0,     0,    20,    20,    20,     0,
    0,    19,    19,    19,     0,     0,    18,    18,    18,     0,
    0,    17,    17,    17,     0,     0,    16,    16,    16,     0,
    0,    15,    15,    15,     0,     0,    14,    14,    14,     0,
    0,    13,    13,    13,     0,     0,    12,    12,    12,     0,
    0,    11,    11,    11,     0,     0,    10,    10,    10,     0,
    0,     9,     9,     9,     0,     0,     8,     8,     8,     0,
    0,     7,     7,     7,     0,     0,     6,     6,     6,     0,
    0,     5,     5,     5,     0,     0,     4,     4,     4,     0,
    0,     3,     3,     3,     0,     0,     2,     2,     2,     0,
    0,     1,     1,     1,     0};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char rm9k_fdiv_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     1,     2,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     3};

/* Vector for state transitions.  */
static const unsigned char rm9k_fdiv_transitions[] ATTRIBUTE_UNUSED = {
    0,    16,     1,     0,     1,    38,    38,     2,     2,    38,
   38,     3,     3,    38,    38,     4,     4,    38,    38,     5,
    5,    38,    38,     6,     6,    38,    38,     7,     7,    38,
   38,     8,     8,    38,    38,     9,     9,    38,    38,    10,
   10,    38,    38,    11,    11,    38,    38,    12,    12,    38,
   38,    13,    13,    38,    38,    14,    14,    38,    38,    15,
   15,    38,    38,    16,    16,    38,    38,    17,    17,    38,
   38,    18,    18,    38,    38,    19,    19,    38,    38,    20,
   20,    38,    38,    21,    21,    38,    38,    22,    22,    38,
   38,    23,    23,    38,    38,    24,    24,    38,    38,    25,
   25,    38,    38,    26,    26,    38,    38,    27,    27,    38,
   38,    28,    28,    38,    38,    29,    29,    38,    38,    30,
   30,    38,    38,    31,    31,    38,    38,    32,    32,    38,
   38,    33,    33,    38,    38,    34,    34,    38,    38,    35,
   35,    38,    38,    36,    36,    38,    38,    37,    37,    38,
   38,     0};

/* Vector of min issue delay of insns.  */
static const unsigned char rm9k_fdiv_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,    37,    37,     0,     0,    36,
   36,     0,     0,    35,    35,     0,     0,    34,    34,     0,
    0,    33,    33,     0,     0,    32,    32,     0,     0,    31,
   31,     0,     0,    30,    30,     0,     0,    29,    29,     0,
    0,    28,    28,     0,     0,    27,    27,     0,     0,    26,
   26,     0,     0,    25,    25,     0,     0,    24,    24,     0,
    0,    23,    23,     0,     0,    22,    22,     0,     0,    21,
   21,     0,     0,    20,    20,     0,     0,    19,    19,     0,
    0,    18,    18,     0,     0,    17,    17,     0,     0,    16,
   16,     0,     0,    15,    15,     0,     0,    14,    14,     0,
    0,    13,    13,     0,     0,    12,    12,     0,     0,    11,
   11,     0,     0,    10,    10,     0,     0,     9,     9,     0,
    0,     8,     8,     0,     0,     7,     7,     0,     0,     6,
    6,     0,     0,     5,     5,     0,     0,     4,     4,     0,
    0,     3,     3,     0,     0,     2,     2,     0,     0,     1,
    1,     0};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char sb1_cpu_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    1,     2,     3,     3,     3,     3,     4,     4,     4,     5,
    5,     6,     7,     8,     8,     2,     9,     9,     9,    10,
   11,     9,     9,     8,     9,     8,     9,     8,     9,     9,
    2,     2,     8,     9,     8,     9,     8,     9,     8,     9,
    8,     9,     8,     9,     8,     9,     8,     9,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,    12};

/* Vector for state transitions.  */
static const unsigned char sb1_cpu_transitions[] ATTRIBUTE_UNUSED = {
    0,     4,     1,    31,    29,    15,    17,    29,    14,    14,
   14,    25,     0,     1,    32,    32,     2,    22,    10,    12,
   22,    13,    13,    13,    24,     0,     2,    32,    32,     3,
    3,     4,     4,     3,    10,    10,    10,    21,     0,     3,
   32,    32,    32,    32,    32,    32,     4,     4,     4,     4,
    5,     0,     4,    32,    32,    32,    32,    32,    32,    32,
   32,    32,    32,    32,     0,     5,    32,    32,    32,    32,
   32,    32,    32,    32,    32,    32,    32,     6,     6,     4,
    7,    20,    18,    15,    17,    18,    14,    14,    32,    32,
    0,     7,    32,    32,     8,    11,    10,    12,    11,    13,
   13,    32,    32,     0,     8,    32,    32,     9,     9,     4,
    4,     9,    10,    10,    32,    32,     0,     9,    32,    32,
   32,    32,    32,    32,     4,     4,     4,    32,    32,     0,
   10,    32,    32,     4,     4,    32,    32,     4,    32,    32,
   32,    32,     0,    11,    32,    32,     9,    32,     4,    32,
   12,    12,    12,    32,    32,     0,    12,    32,    32,     4,
   32,    32,    32,    32,    32,    32,    32,    32,     0,    13,
   32,    32,    10,    12,    32,    32,    12,    32,    32,    32,
   32,     0,    14,    32,    13,    15,    17,    10,    12,    17,
   13,    32,    32,    32,     0,    15,    32,    10,    16,    16,
    4,     4,    16,    10,    32,    32,    32,     0,    16,    32,
    4,    32,    32,    32,    32,     4,     4,    32,    32,    32,
    0,    17,    32,    12,    16,    32,     4,    32,    12,    12,
   32,    32,    32,     0,    18,    32,    11,    19,    32,    16,
   32,    17,    17,    17,    32,    32,     0,    19,    32,     9,
   32,    32,    32,    32,    16,    16,    16,    32,    32,     0,
   20,    32,     8,    19,    19,    16,    16,    19,    15,    15,
   32,    32,     0,    21,    32,    32,     5,     5,    32,    32,
    5,    32,    32,    32,    32,     6,    22,    32,    32,     3,
   32,     4,    32,    12,    12,    12,    12,    23,     0,    23,
   32,    32,     5,    32,    32,    32,    32,    32,    32,    32,
   32,     6,    24,    32,    32,    21,    23,    32,    32,    23,
   32,    32,    32,    32,     6,    25,    32,    24,    28,    26,
   21,    23,    26,    24,    32,    32,    32,     6,    26,    32,
   23,    27,    32,     5,    32,    23,    23,    32,    32,    32,
    6,    27,    32,     5,    32,    32,    32,    32,     5,     5,
   32,    32,    32,     6,    28,    32,    21,    27,    27,     5,
    5,    27,    21,    32,    32,    32,     6,    29,    32,    22,
   30,    32,    16,    32,    17,    17,    17,    17,    26,     0,
   30,    32,     3,    32,    32,    32,    32,    16,    16,    16,
   16,    27,     0,    31,    32,     2,    30,    30,    16,    16,
   30,    15,    15,    15,    28,     0};

/* Vector of min issue delay of insns.  */
static const unsigned char sb1_cpu_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     5,     0,     0,     1,    64,     0,     0,
   85,    80,     0,    21,    85,    85,     5,    85,    86,   128,
    0,     0,    80,    80,     0,    20,    20,     0,     5,     5,
   85,     1,    65,    65,    69,    80,    81,    16,    20,    20,
   85,    85,     5,     5,    21,    65,     0,     1,    80,    64,
    0,    84,    17,    84,    21,     4,    17,     5,    65,     4,
   64,    80,    69,    80,    20,    16,     0,     5,     5,     5,
   22,   129,    68,    64,     0,    81,    85,   104,    20,    20,
   90,     4,     0,     6,   129,     4,    65,   160,    69,    80,
  104,    16,     0,    26,     4,    17,     0,     1,    21,    64,
    0,    64,     0,     0};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char sb1_cpu_div_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     1,     2,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     3};

/* Vector for state transitions.  */
static const unsigned char sb1_cpu_div_transitions[] ATTRIBUTE_UNUSED = {
    0,    33,     1,     0,     1,    65,    65,     2,     2,    65,
   65,     3,     3,    65,    65,     4,     4,    65,    65,     5,
    5,    65,    65,     6,     6,    65,    65,     7,     7,    65,
   65,     8,     8,    65,    65,     9,     9,    65,    65,    10,
   10,    65,    65,    11,    11,    65,    65,    12,    12,    65,
   65,    13,    13,    65,    65,    14,    14,    65,    65,    15,
   15,    65,    65,    16,    16,    65,    65,    17,    17,    65,
   65,    18,    18,    65,    65,    19,    19,    65,    65,    20,
   20,    65,    65,    21,    21,    65,    65,    22,    22,    65,
   65,    23,    23,    65,    65,    24,    24,    65,    65,    25,
   25,    65,    65,    26,    26,    65,    65,    27,    27,    65,
   65,    28,    28,    65,    65,    29,    29,    65,    65,    30,
   30,    65,    65,    31,    31,    65,    65,    32,    32,    65,
   65,    33,    33,    65,    65,    34,    34,    65,    65,    35,
   35,    65,    65,    36,    36,    65,    65,    37,    37,    65,
   65,    38,    38,    65,    65,    39,    39,    65,    65,    40,
   40,    65,    65,    41,    41,    65,    65,    42,    42,    65,
   65,    43,    43,    65,    65,    44,    44,    65,    65,    45,
   45,    65,    65,    46,    46,    65,    65,    47,    47,    65,
   65,    48,    48,    65,    65,    49,    49,    65,    65,    50,
   50,    65,    65,    51,    51,    65,    65,    52,    52,    65,
   65,    53,    53,    65,    65,    54,    54,    65,    65,    55,
   55,    65,    65,    56,    56,    65,    65,    57,    57,    65,
   65,    58,    58,    65,    65,    59,    59,    65,    65,    60,
   60,    65,    65,    61,    61,    65,    65,    62,    62,    65,
   65,    63,    63,    65,    65,    64,    64,    65,    65,     0,
};

/* Vector of min issue delay of insns.  */
static const unsigned char sb1_cpu_div_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,    64,    64,     0,     0,    63,
   63,     0,     0,    62,    62,     0,     0,    61,    61,     0,
    0,    60,    60,     0,     0,    59,    59,     0,     0,    58,
   58,     0,     0,    57,    57,     0,     0,    56,    56,     0,
    0,    55,    55,     0,     0,    54,    54,     0,     0,    53,
   53,     0,     0,    52,    52,     0,     0,    51,    51,     0,
    0,    50,    50,     0,     0,    49,    49,     0,     0,    48,
   48,     0,     0,    47,    47,     0,     0,    46,    46,     0,
    0,    45,    45,     0,     0,    44,    44,     0,     0,    43,
   43,     0,     0,    42,    42,     0,     0,    41,    41,     0,
    0,    40,    40,     0,     0,    39,    39,     0,     0,    38,
   38,     0,     0,    37,    37,     0,     0,    36,    36,     0,
    0,    35,    35,     0,     0,    34,    34,     0,     0,    33,
   33,     0,     0,    32,    32,     0,     0,    31,    31,     0,
    0,    30,    30,     0,     0,    29,    29,     0,     0,    28,
   28,     0,     0,    27,    27,     0,     0,    26,    26,     0,
    0,    25,    25,     0,     0,    24,    24,     0,     0,    23,
   23,     0,     0,    22,    22,     0,     0,    21,    21,     0,
    0,    20,    20,     0,     0,    19,    19,     0,     0,    18,
   18,     0,     0,    17,    17,     0,     0,    16,    16,     0,
    0,    15,    15,     0,     0,    14,    14,     0,     0,    13,
   13,     0,     0,    12,    12,     0,     0,    11,    11,     0,
    0,    10,    10,     0,     0,     9,     9,     0,     0,     8,
    8,     0,     0,     7,     7,     0,     0,     6,     6,     0,
    0,     5,     5,     0,     0,     4,     4,     0,     0,     3,
    3,     0,     0,     2,     2,     0,     0,     1,     1,     0,
};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char sr71_cpu_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     1,     2,
    2,     2,     3,     4,     2,     4,     3,     2,     2,     2,
    2,     2,     2,     5,     5,     5,     5,     5,     5,     5,
    5,     5,     5,     5,     5,     5,     1,     2,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     6};

/* Vector for state transitions.  */
static const unsigned char sr71_cpu_transitions[] ATTRIBUTE_UNUSED = {
    0,    19,    12,   158,   155,     1,     0,     1,   160,    13,
  152,   154,   153,     2,     2,   160,    64,   152,   151,     3,
    0,     3,   160,    65,   160,   160,   160,     4,     4,   160,
   75,   150,    10,     5,     0,     5,   160,     6,   160,   160,
  160,     2,     6,   160,     7,   160,   160,   160,     2,     7,
  160,     8,   160,   160,   160,     2,     8,   160,     9,   160,
  160,   160,     2,     9,   160,   160,   160,   160,   160,     2,
   10,   160,    76,   160,   160,   160,    11,    11,   160,    73,
  149,   148,   147,    12,    12,   160,    45,   145,    42,    13,
    0,    13,   160,    39,    31,    23,    14,     2,    14,   160,
   20,   160,   160,   160,    15,    15,   160,    16,   160,   160,
  160,     0,    16,   160,    17,   160,   160,   160,     0,    17,
  160,    18,   160,   160,   160,     0,    18,   160,    19,   160,
  160,   160,     0,    19,   160,   160,   160,   160,   160,     0,
   20,   160,    21,   160,   160,   160,    15,    21,   160,    22,
  160,   160,   160,    15,    22,   160,   160,   160,   160,   160,
   15,    23,   160,    29,   160,   160,   160,    24,    24,   160,
   25,   160,   160,   160,    12,    25,   160,    26,   160,   160,
  160,    12,    26,   160,    27,   160,   160,   160,    12,    27,
  160,    28,   160,   160,   160,    12,    28,   160,   160,   160,
  160,   160,    12,    29,   160,    30,   160,   160,   160,    24,
   30,   160,   160,   160,   160,   160,    24,    31,   160,    32,
  160,   160,   160,    34,    32,   160,    33,   160,   160,   160,
   34,    33,   160,   160,   160,   160,   160,    34,    34,   160,
   35,   160,   160,   160,    13,    35,   160,    36,   160,   160,
  160,    13,    36,   160,    37,   160,   160,   160,    13,    37,
  160,    38,   160,   160,   160,    13,    38,   160,   160,   160,
  160,   160,    13,    39,   160,    40,    32,    29,    20,     2,
   40,   160,    41,    33,    30,    21,     2,    41,   160,   160,
  160,   160,    22,     2,    42,   160,    46,   144,    43,    23,
   11,    43,   160,    47,   160,   160,   160,    44,    44,   160,
  140,   160,   160,   160,    45,    45,   160,   138,    55,    46,
   39,     0,    46,   160,    54,    48,    47,    29,    11,    47,
  160,   160,   160,   160,   160,    44,    48,   160,   160,   160,
  160,   160,    49,    49,   160,    50,   160,   160,   160,    39,
   50,   160,    51,   160,   160,   160,    39,    51,   160,    52,
  160,   160,   160,    39,    52,   160,    53,   160,   160,   160,
   39,    53,   160,   160,   160,   160,   160,    39,    54,   160,
  160,   160,   160,    30,    11,    55,   160,   137,   131,    48,
   32,    56,    56,   160,    94,   130,    62,    57,    13,    57,
  160,    58,   160,   160,   160,     6,    58,   160,    59,   160,
  160,   160,     6,    59,   160,    60,   160,   160,   160,     6,
   60,   160,    61,   160,   160,   160,     6,    61,   160,   160,
  160,   160,   160,     6,    62,   160,    95,   160,   160,   160,
   63,    63,   160,   111,   160,   160,   160,    64,    64,   160,
  127,    31,    69,    65,     0,    65,   160,    66,   160,   160,
  160,     4,    66,   160,    67,   160,   160,   160,     4,    67,
  160,    68,   160,   160,   160,     4,    68,   160,   160,   160,
  160,   160,     4,    69,   160,   125,   160,   160,   160,    70,
   70,   160,    89,   124,    72,    71,    12,    71,   160,    63,
  160,   160,   160,    64,    72,   160,    90,   160,   160,   160,
   73,    73,   160,   121,   118,    88,    74,    12,    74,   160,
   85,   160,   160,   160,    75,    75,   160,    82,    79,    76,
    6,     0,    76,   160,    77,   160,   160,   160,    11,    77,
  160,    78,   160,   160,   160,    11,    78,   160,   160,   160,
  160,   160,    11,    79,   160,    80,   160,   160,   160,    56,
   80,   160,    81,   160,   160,   160,    56,    81,   160,   160,
  160,   160,   160,    56,    82,   160,    83,    80,    77,     7,
    0,    83,   160,    84,    81,    78,     8,     0,    84,   160,
  160,   160,   160,     9,     0,    85,   160,    86,   160,   160,
  160,    75,    86,   160,    87,   160,   160,   160,    75,    87,
  160,   160,   160,   160,   160,    75,    88,   160,   116,   160,
  160,   160,    89,    89,   160,   110,    93,    90,    63,    12,
   90,   160,    91,   160,   160,   160,    73,    91,   160,    92,
  160,   160,   160,    73,    92,   160,   160,   160,   160,   160,
   73,    93,   160,   108,   160,   160,   160,    94,    94,   160,
  105,    98,    95,    58,    13,    95,   160,    96,   160,   160,
  160,    63,    96,   160,    97,   160,   160,   160,    63,    97,
  160,   160,   160,   160,   160,    63,    98,   160,   103,   160,
  160,   160,    99,    99,   160,   100,   160,   160,   160,    65,
  100,   160,   101,   160,   160,   160,    65,   101,   160,   102,
  160,   160,   160,    65,   102,   160,   160,   160,   160,   160,
   65,   103,   160,   104,   160,   160,   160,    99,   104,   160,
  160,   160,   160,   160,    99,   105,   160,   106,   103,    96,
   59,    13,   106,   160,   107,   104,    97,    60,    13,   107,
  160,   160,   160,   160,    61,    13,   108,   160,   109,   160,
  160,   160,    94,   109,   160,   160,   160,   160,   160,    94,
  110,   160,   114,   108,    91,   111,    12,   111,   160,   112,
  160,   160,   160,    64,   112,   160,   113,   160,   160,   160,
   64,   113,   160,   160,   160,   160,   160,    64,   114,   160,
  115,   109,    92,   112,    12,   115,   160,   160,   160,   160,
  113,    12,   116,   160,   117,   160,   160,   160,    89,   117,
  160,   160,   160,   160,   160,    89,   118,   160,   119,   160,
  160,   160,    35,   119,   160,   120,   160,   160,   160,    35,
  120,   160,   160,   160,   160,   160,    35,   121,   160,   122,
  119,   116,    85,    12,   122,   160,   123,   120,   117,    86,
   12,   123,   160,   160,   160,   160,    87,    12,   124,   160,
   93,   160,   160,   160,    94,   125,   160,   126,   160,   160,
  160,    70,   126,   160,   160,   160,   160,   160,    70,   127,
  160,   128,    32,   125,    66,     0,   128,   160,   129,    33,
  126,    67,     0,   129,   160,   160,   160,   160,    68,     0,
  130,   160,    98,   160,   160,   160,    99,   131,   160,   160,
  160,   160,   160,   132,   132,   160,   133,   160,   160,   160,
   20,   133,   160,   134,   160,   160,   160,    20,   134,   160,
  135,   160,   160,   160,    20,   135,   160,   136,   160,   160,
  160,    20,   136,   160,   160,   160,   160,   160,    20,   137,
  160,   160,   160,   160,    33,    56,   138,   160,   139,   137,
   54,    40,     0,   139,   160,   160,   160,   160,    41,     0,
  140,   160,   141,   160,   160,   160,    45,   141,   160,   142,
  160,   160,   160,    45,   142,   160,   143,   160,   160,   160,
   45,   143,   160,   160,   160,   160,   160,    45,   144,   160,
   48,   160,   160,   160,    49,   145,   160,    55,   146,   144,
   31,    56,   146,   160,   131,   160,   160,   160,   132,   147,
  160,    74,   160,   160,   160,    75,   148,   160,    88,   160,
  160,   160,    89,   149,   160,   118,   160,   160,   160,    35,
  150,   160,    79,   160,   160,   160,    56,   151,   160,    69,
  160,   160,   160,    70,   152,   160,    31,   160,   160,   160,
   34,   153,   160,    14,   160,   160,   160,    15,   154,   160,
   23,   160,   160,   160,    24,   155,   160,    42,   157,   156,
  154,    11,   156,   160,    43,   160,   160,   160,    44,   157,
  160,   144,   160,   160,   160,    49,   158,   160,   145,   159,
  157,   152,    56,   159,   160,   146,   160,   160,   160,   132,
};

/* Vector of min issue delay of insns.  */
static const unsigned char sr71_cpu_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,    32,     0,     0,     1,     0,     0,
    0,    32,    17,    16,     1,     0,     0,     0,    32,    17,
   16,     2,     1,    17,     0,    32,    17,    16,     2,     1,
   17,     0,    33,    17,    16,     3,     1,    17,     0,    32,
    0,     0,     1,     0,     0,     0,    32,     0,     0,     2,
    2,    34,     0,    16,    17,    16,     1,     1,    17,     0,
   16,    17,    16,     1,     1,    17,     0,    17,    17,    16,
    2,     2,    34,     0,    32,    34,    32,     2,    18,    34,
    0,    48,    34,    32,     2,     1,    17,     0,    32,    17,
   16,     2,     1,    17,     0,    32,    17,    16,     2,    17,
   17,     0,    48,    34,    32,     3,    18,    34,     0,    64,
   34,    32,     4,     2,    34,     0,    65,    34,    32,     3,
    1,    17,     0,    48,    17,    16,     3,     1,    17,     0,
   48,    17,    16,     3,    17,    17,     0,    32,     0,     0,
    2,     0,     0,     0,    33,    17,     0,     3,     0,     0,
    0,    48,    34,    32,     2,     1,    17,     0,    16,     0,
    0,     3,     0,     0,     0,    49,    34,    32,     4,    18,
   34,     0,    48,    17,    16,     3,     1,    17,     0,    48,
   17,    16,     3,     1,    17,     0,    49,    17,    16,     3,
   17,    16,     0,    64,     0,     0,     3,     0,     0,     0,
   48,    34,    32,     3,     2,    34,     0,    48,    34,    32,
    3,     2,    34,     0,    49,    34,    32,     3,     2,    34,
    0,    32,    17,    16,     1,     0,     0,     0,    32,    17,
   16,     2,     1,    17,     0,    32,    17,    16,     2,    17,
   17,     0,    48,    17,    16,     2,     0,     0,     0,    32,
   17,    16,     3,     1,    17,     0,    32,     0,     0,     2,
    1,    17,     0,    16,     0,     0,     3,     1,    17,     0,
   48,    17,    16,     3,    17,    17,     0,    64,    17,    16,
    4,     1,    17,     0,    65,    17,    16,     1,     0,     0,
    0,    16,     0,     0,     1,    17,    16,     0,    32,    17,
   16,     2,     1,    17,     0,    33,    17,    16,     3,     1,
   17,     0,    32,     0,     0,     3,     1,    17,     0,    48,
   17,    16,     3,    17,    17,     0,    64,    17,    16,     3,
    0,     0,     0,    48,    34,    32,     3,     2,    34,     0,
   49,    34,    32,     4,     3,    51,     0,    48,    34,    32,
    3,     2,    34,     0,    48,    34,    32,     3,    18,    34,
    0,    64,    51,    48,     4,    19,    51,     0,    48,     0,
    0,     3,     0,     0,     0,    49,    17,     0,     4,     1,
   17,     0,    65,    17,    16,     2,     0,     0,     0,    32,
   17,    16,     2,     1,    17,     0,    33,    17,    16,     2,
    0,     0,     0,    33,    17,     0,     3,     1,    17,     0,
   49,    17,    16,     4,     2,    34,     0,    64,    34,    32,
    4,    18,    34,     0,    32,     0,     0,     2,     0,     0,
    0,    33,    17,     0,     4,     1,    17,     0,    48,    17,
   16,     3,    17,    17,     0,    16,     0,     0,     1,     0,
    0,     0,    17,    17,     0,     4,     3,    51,     0,    65,
   68,    64,     3,     3,    51,     0,    48,    51,    48,     3,
    3,    51,     0,    48,    51,    48,     3,    19,    51,     0,
   65,    17,     0,     1,     0,     0,     0,    17,    17,     0,
    2,     1,    17,     0,    32,    17,    16,     2,     1,    17,
    0,    33,    17,    16,     4,     2,    34,     0,    64,     0,
    0,     4,     4,    68,     0,    32,    17,    16,     3,     1,
   17,     0,    64,    34,    32,     4,     1,    17,     0,    48,
   17,    16,     4,     2,    34,     0,    32,    34,    32,     3,
    2,    34,     0,    48,     0,     0,     3,     2,    34,     0,
   64,    34,    32,     4,     0,     0,     0,    64,    68,    64,
};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char sr71_cpu1_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     1,
    2,     2,     3,     3,     4,     3,     3,     4,     4,     5,
    5,     5,     5,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     4,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     6};

/* Vector for state transitions.  */
static const unsigned char sr71_cpu1_transitions[] ATTRIBUTE_UNUSED = {
    0,    79,     6,    77,     2,     1,     0,     1,    76,     7,
   74,    70,    80,     2,     2,    69,    15,    67,     3,    80,
    0,     3,    66,    16,     4,    80,    80,     0,     4,    65,
   17,    80,    80,    80,     5,     5,    64,    13,    62,    10,
   54,     6,     6,    53,    80,    51,    15,     7,     0,     7,
   50,    80,    48,     8,    80,     2,     8,    47,    80,     9,
   80,    80,     2,     9,    46,    80,    80,    80,    80,    10,
   10,    45,    25,    43,    11,    80,     6,    11,    42,    26,
   12,    80,    80,     6,    12,    41,    27,    80,    80,    80,
   13,    13,    40,    80,    38,    25,    14,     6,    14,    37,
   80,    35,    23,    80,    15,    15,    22,    80,    20,    16,
   80,     0,    16,    19,    80,    17,    80,    80,     0,    17,
   18,    80,    80,    80,    80,     5,    18,    80,    80,    80,
   80,    80,     5,    19,    80,    80,    18,    80,    80,     0,
   20,    21,    80,    80,    17,    80,     5,    21,    80,    80,
   80,    18,    80,     5,    22,    80,    80,    21,    19,    80,
    0,    23,    34,    80,    24,    80,    80,    15,    24,    33,
   80,    80,    80,    80,    25,    25,    32,    80,    30,    26,
   80,     6,    26,    29,    80,    27,    80,    80,     6,    27,
   28,    80,    80,    80,    80,    13,    28,    80,    80,    80,
   80,    80,    13,    29,    80,    80,    28,    80,    80,     6,
   30,    31,    80,    80,    27,    80,    13,    31,    80,    80,
   80,    28,    80,    13,    32,    80,    80,    31,    29,    80,
    6,    33,    80,    80,    80,    80,    80,    25,    34,    80,
   80,    33,    80,    80,    15,    35,    36,    80,    80,    24,
   80,    25,    36,    80,    80,    80,    33,    80,    25,    37,
   80,    80,    36,    34,    80,    15,    38,    39,    80,    80,
   30,    35,    13,    39,    80,    80,    80,    31,    36,    13,
   40,    80,    80,    39,    32,    37,     6,    41,    80,    28,
   80,    80,    80,    13,    42,    80,    29,    41,    80,    80,
    6,    43,    44,    30,    80,    12,    80,    13,    44,    80,
   31,    80,    41,    80,    13,    45,    80,    32,    44,    42,
   80,     6,    46,    80,    80,    80,    80,    80,    10,    47,
   80,    80,    46,    80,    80,     2,    48,    49,    80,    80,
    9,    80,    10,    49,    80,    80,    80,    46,    80,    10,
   50,    80,    80,    49,    47,    80,     2,    51,    52,    80,
   80,    20,    48,     5,    52,    80,    80,    80,    21,    49,
    5,    53,    80,    80,    52,    22,    50,     0,    54,    61,
   14,    59,    55,    80,    15,    55,    58,    23,    56,    80,
   80,    15,    56,    57,    24,    80,    80,    80,    25,    57,
   80,    33,    80,    80,    80,    25,    58,    80,    34,    57,
   80,    80,    15,    59,    60,    35,    80,    56,    80,    25,
   60,    80,    36,    80,    57,    80,    25,    61,    80,    37,
   60,    58,    80,    15,    62,    63,    38,    80,    43,    59,
   13,    63,    80,    39,    80,    44,    60,    13,    64,    80,
   40,    63,    45,    61,     6,    65,    80,    18,    80,    80,
   80,     5,    66,    80,    19,    65,    80,    80,     0,    67,
   68,    20,    80,     4,    80,     5,    68,    80,    21,    80,
   65,    80,     5,    69,    80,    22,    68,    66,    80,     0,
   70,    73,     8,    71,    80,    80,     2,    71,    72,     9,
   80,    80,    80,    10,    72,    80,    46,    80,    80,    80,
   10,    73,    80,    47,    72,    80,    80,     2,    74,    75,
   48,    80,    71,    80,    10,    75,    80,    49,    80,    72,
   80,    10,    76,    80,    50,    75,    73,    80,     2,    77,
   78,    51,    80,    67,    74,     5,    78,    80,    52,    80,
   68,    75,     5,    79,    80,    53,    78,    69,    76,     0,
};

/* Vector of min issue delay of insns.  */
static const unsigned char sr71_cpu1_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,   128,     1,     0,    20,     1,    80,     0,
    0,    64,     1,     8,     4,    96,    21,   128,     1,     0,
   20,     1,    80,    32,     0,   130,     1,     4,     4,    80,
   21,    65,    85,     5,    20,     5,    16,    84,    65,    65,
    2,    24,    13,    96,    32,    64,   133,     3,    84,    29,
   80,    97,    64,   209,     7,    68,    24,    16,   117,   129,
  134,     3,    72,    29,    32,    96,   128,   208,     7,    64,
   24,     0,    69,    65,     5,     0,    68,    17,    16,    64,
   65,    86,     5,    24,     5,    32,    84,   129,    66,     1,
   64,    21,     0,    80,     0,     2,     0,    24,     1,    96,
   69,   129,     6,     0,    72,    17,    32,    64,   128,    16,
    4,    64,    16,     0,    69,    65,     5,     0,    68,    17,
   16,    64,    64,     6,     0,    88,    17,    96,    65,   128,
   18,     4,    72,    16,    32,     4,     1,    16,     4,     0,
};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char sr71_cp1_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     1,     2,     0,     2,     1,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     3};

/* Vector for state transitions.  */
static const unsigned char sr71_cp1_transitions[] ATTRIBUTE_UNUSED = {
    0,     1,     3,     0,     1,     4,     2,     0,     2,     4,
    4,     0,     3,     2,     4,     0};

/* Vector of min issue delay of insns.  */
static const unsigned char sr71_cp1_min_issue_delay[] ATTRIBUTE_UNUSED = {
    4,    98};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char sr71_cp2_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     1,     1,     1,     2,     3,     3,     1,
    1,     4,     3,     3,     3,     3,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     5};

/* Vector for state transitions.  */
static const unsigned char sr71_cp2_transitions[] ATTRIBUTE_UNUSED = {
    0,     4,     6,     5,     1,     0,     1,     8,     8,     8,
    8,     2,     2,     8,     8,     8,     8,     3,     3,     8,
    8,     8,     8,     4,     4,     8,     8,     8,     8,     5,
    5,     8,     8,     8,     8,     0,     6,     8,     8,     8,
    8,     7,     7,     8,     8,     8,     8,     1};

/* Vector of min issue delay of insns.  */
static const unsigned char sr71_cp2_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     5,    85,    80,     4,    68,    64,     3,
   51,    48,     2,    34,    32,     1,    17,    16,     7,   119,
  112,     6,   102,    96};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char sr71_fextra_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     1,     2,     0,
    0,     0,     3,     4,     5,     6,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     7};

/* Comb vector for state transitions.  */
static const unsigned char sr71_fextra_transitions[] ATTRIBUTE_UNUSED = {
    0,   179,   121,   177,   119,   191,     1,     0,     1,     2,
    3,     4,     5,     6,     7,     2,     3,     4,     5,     6,
    7,     8,     8,     9,    10,    11,    12,    13,    14,     9,
   10,    11,    12,    13,    14,    15,    15,    16,    17,    18,
   19,    20,    21,    16,    17,    18,    19,    20,    21,    22,
   22,    23,    24,    25,    26,    27,    28,    23,    24,    25,
   26,    27,    28,    29,    29,    30,    31,    32,    33,    34,
   35,    30,    31,    32,    33,    34,    35,    36,    36,    37,
   38,    39,    40,    41,    42,    37,    38,    39,    40,    41,
   42,    43,    43,    44,    45,    46,    47,    48,    49,    44,
   45,    46,    47,    48,    49,    50,    50,    51,    52,    53,
   54,    55,    56,    51,    52,    53,    54,    55,    56,    57,
   57,    58,    59,    60,    61,    62,    63,    58,    59,    60,
   61,    62,    63,    64,    64,    65,    66,    67,    68,    69,
   70,    65,    66,    67,    68,    69,    70,    71,    71,    72,
   73,    74,    75,    76,    77,    72,    73,    74,    75,    76,
   77,    78,    78,    79,    80,    81,    82,    83,    84,    79,
   80,    81,    82,    83,    84,    85,    85,    86,    87,    88,
   89,    90,    91,    86,    87,    88,    89,    90,    91,    92,
   92,    93,    94,    95,    96,    97,    98,    93,    94,    95,
   96,    97,    98,    99,    99,   100,   101,   102,   103,   104,
  105,   100,   101,   102,   103,   104,   105,   106,   106,   107,
  108,   109,   110,   111,   112,   107,   108,   109,   110,   111,
  112,   113,   113,   114,   115,   116,   117,   118,   119,   114,
  115,   116,   117,   118,   119,   120,   120,   121,   122,   123,
  124,   125,   126,   121,   122,   123,   124,   125,   126,   127,
  127,   128,   129,   130,   131,   132,   133,   128,   129,   130,
  131,   132,   133,   134,   134,   135,   136,   137,   138,   139,
  140,   135,   136,   137,   138,   139,   140,   141,   141,   142,
  143,   144,   145,   146,   147,   142,   143,   144,   145,   146,
  147,   148,   148,   149,   150,   151,   152,   153,   154,   149,
  150,   151,   152,   153,   154,   155,   155,   156,   157,   158,
  159,   160,   161,   156,   157,   158,   159,   160,   161,   162,
  162,   163,   164,   165,   166,   167,   168,   163,   164,   165,
  166,   167,   168,   169,   169,   170,   171,   172,   173,   174,
  175,   170,   171,   172,   173,   174,   175,   176,   176,   177,
  178,   179,   180,   181,   182,   177,   178,   179,   180,   181,
  182,   183,   183,   184,   185,   186,   187,   188,   189,   184,
  185,   186,   187,   188,   189,   190,   190,   191,   192,   193,
  194,   195,   196,   191,   192,   193,   194,   195,   196,   197,
  197,   198,   199,   200,   201,   202,   203,   198,   199,   200,
  201,   202,   203,   204,   204,   205,   206,   207,   208,   209,
  210,   205,   206,   207,   208,   209,   210,   211,   211,   212,
  213,   214,   215,   216,   217,   212,   213,   214,   215,   216,
  217,   218,   218,   219,   220,   221,   222,   223,   224,   219,
  220,   221,   222,   223,   224,   225,   225,   226,   227,   228,
  229,   230,   230,   226,   227,   228,   229,     0};

/* Check vector for state transitions.  */
static const unsigned char sr71_fextra_check[] = {
    0,     0,     0,     0,     0,     0,     0,     0,     1,     2,
    3,     4,     5,     6,     7,     1,     2,     3,     4,     5,
    6,     7,     8,     9,    10,    11,    12,    13,    14,     8,
    9,    10,    11,    12,    13,    14,    15,    16,    17,    18,
   19,    20,    21,    15,    16,    17,    18,    19,    20,    21,
   22,    23,    24,    25,    26,    27,    28,    22,    23,    24,
   25,    26,    27,    28,    29,    30,    31,    32,    33,    34,
   35,    29,    30,    31,    32,    33,    34,    35,    36,    37,
   38,    39,    40,    41,    42,    36,    37,    38,    39,    40,
   41,    42,    43,    44,    45,    46,    47,    48,    49,    43,
   44,    45,    46,    47,    48,    49,    50,    51,    52,    53,
   54,    55,    56,    50,    51,    52,    53,    54,    55,    56,
   57,    58,    59,    60,    61,    62,    63,    57,    58,    59,
   60,    61,    62,    63,    64,    65,    66,    67,    68,    69,
   70,    64,    65,    66,    67,    68,    69,    70,    71,    72,
   73,    74,    75,    76,    77,    71,    72,    73,    74,    75,
   76,    77,    78,    79,    80,    81,    82,    83,    84,    78,
   79,    80,    81,    82,    83,    84,    85,    86,    87,    88,
   89,    90,    91,    85,    86,    87,    88,    89,    90,    91,
   92,    93,    94,    95,    96,    97,    98,    92,    93,    94,
   95,    96,    97,    98,    99,   100,   101,   102,   103,   104,
  105,    99,   100,   101,   102,   103,   104,   105,   106,   107,
  108,   109,   110,   111,   112,   106,   107,   108,   109,   110,
  111,   112,   113,   114,   115,   116,   117,   118,   119,   113,
  114,   115,   116,   117,   118,   119,   120,   121,   122,   123,
  124,   125,   126,   120,   121,   122,   123,   124,   125,   126,
  127,   128,   129,   130,   131,   132,   133,   127,   128,   129,
  130,   131,   132,   133,   134,   135,   136,   137,   138,   139,
  140,   134,   135,   136,   137,   138,   139,   140,   141,   142,
  143,   144,   145,   146,   147,   141,   142,   143,   144,   145,
  146,   147,   148,   149,   150,   151,   152,   153,   154,   148,
  149,   150,   151,   152,   153,   154,   155,   156,   157,   158,
  159,   160,   161,   155,   156,   157,   158,   159,   160,   161,
  162,   163,   164,   165,   166,   167,   168,   162,   163,   164,
  165,   166,   167,   168,   169,   170,   171,   172,   173,   174,
  175,   169,   170,   171,   172,   173,   174,   175,   176,   177,
  178,   179,   180,   181,   182,   176,   177,   178,   179,   180,
  181,   182,   183,   184,   185,   186,   187,   188,   189,   183,
  184,   185,   186,   187,   188,   189,   190,   191,   192,   193,
  194,   195,   196,   190,   191,   192,   193,   194,   195,   196,
  197,   198,   199,   200,   201,   202,   203,   197,   198,   199,
  200,   201,   202,   203,   204,   205,   206,   207,   208,   209,
  210,   204,   205,   206,   207,   208,   209,   210,   211,   212,
  213,   214,   215,   216,   217,   211,   212,   213,   214,   215,
  216,   217,   218,   219,   220,   221,   222,   223,   224,   218,
  219,   220,   221,   222,   223,   224,   225,   226,   227,   228,
  229,   230,   230,   225,   226,   227,   228,   229};

/* Base vector for state transitions.  */
static const unsigned short sr71_fextra_base[] = {
    0,     8,     9,    10,    11,    12,    13,    14,    22,    23,
   24,    25,    26,    27,    28,    36,    37,    38,    39,    40,
   41,    42,    50,    51,    52,    53,    54,    55,    56,    64,
   65,    66,    67,    68,    69,    70,    78,    79,    80,    81,
   82,    83,    84,    92,    93,    94,    95,    96,    97,    98,
  106,   107,   108,   109,   110,   111,   112,   120,   121,   122,
  123,   124,   125,   126,   134,   135,   136,   137,   138,   139,
  140,   148,   149,   150,   151,   152,   153,   154,   162,   163,
  164,   165,   166,   167,   168,   176,   177,   178,   179,   180,
  181,   182,   190,   191,   192,   193,   194,   195,   196,   204,
  205,   206,   207,   208,   209,   210,   218,   219,   220,   221,
  222,   223,   224,   232,   233,   234,   235,   236,   237,   238,
  246,   247,   248,   249,   250,   251,   252,   260,   261,   262,
  263,   264,   265,   266,   274,   275,   276,   277,   278,   279,
  280,   288,   289,   290,   291,   292,   293,   294,   302,   303,
  304,   305,   306,   307,   308,   316,   317,   318,   319,   320,
  321,   322,   330,   331,   332,   333,   334,   335,   336,   344,
  345,   346,   347,   348,   349,   350,   358,   359,   360,   361,
  362,   363,   364,   372,   373,   374,   375,   376,   377,   378,
  386,   387,   388,   389,   390,   391,   392,   400,   401,   402,
  403,   404,   405,   406,   414,   415,   416,   417,   418,   419,
  420,   428,   429,   430,   431,   432,   433,   434,   442,   443,
  444,   445,   446,   447,   448,   456,   457,   458,   459,   460,
};

/* Vector of min issue delay of insns.  */
static const unsigned char sr71_fextra_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,   229,
  229,   229,   229,   229,   229,     0,     0,   228,   228,   228,
  228,   228,   228,     0,     0,   227,   227,   227,   227,   227,
  227,     0,     0,   226,   226,   226,   226,   226,   226,     0,
    0,   225,   225,   225,   225,   225,   225,     0,     0,   224,
  224,   224,   224,   224,   224,     0,     0,   223,   223,   223,
  223,   223,   223,     0,     0,   222,   222,   222,   222,   222,
  222,     0,     0,   221,   221,   221,   221,   221,   221,     0,
    0,   220,   220,   220,   220,   220,   220,     0,     0,   219,
  219,   219,   219,   219,   219,     0,     0,   218,   218,   218,
  218,   218,   218,     0,     0,   217,   217,   217,   217,   217,
  217,     0,     0,   216,   216,   216,   216,   216,   216,     0,
    0,   215,   215,   215,   215,   215,   215,     0,     0,   214,
  214,   214,   214,   214,   214,     0,     0,   213,   213,   213,
  213,   213,   213,     0,     0,   212,   212,   212,   212,   212,
  212,     0,     0,   211,   211,   211,   211,   211,   211,     0,
    0,   210,   210,   210,   210,   210,   210,     0,     0,   209,
  209,   209,   209,   209,   209,     0,     0,   208,   208,   208,
  208,   208,   208,     0,     0,   207,   207,   207,   207,   207,
  207,     0,     0,   206,   206,   206,   206,   206,   206,     0,
    0,   205,   205,   205,   205,   205,   205,     0,     0,   204,
  204,   204,   204,   204,   204,     0,     0,   203,   203,   203,
  203,   203,   203,     0,     0,   202,   202,   202,   202,   202,
  202,     0,     0,   201,   201,   201,   201,   201,   201,     0,
    0,   200,   200,   200,   200,   200,   200,     0,     0,   199,
  199,   199,   199,   199,   199,     0,     0,   198,   198,   198,
  198,   198,   198,     0,     0,   197,   197,   197,   197,   197,
  197,     0,     0,   196,   196,   196,   196,   196,   196,     0,
    0,   195,   195,   195,   195,   195,   195,     0,     0,   194,
  194,   194,   194,   194,   194,     0,     0,   193,   193,   193,
  193,   193,   193,     0,     0,   192,   192,   192,   192,   192,
  192,     0,     0,   191,   191,   191,   191,   191,   191,     0,
    0,   190,   190,   190,   190,   190,   190,     0,     0,   189,
  189,   189,   189,   189,   189,     0,     0,   188,   188,   188,
  188,   188,   188,     0,     0,   187,   187,   187,   187,   187,
  187,     0,     0,   186,   186,   186,   186,   186,   186,     0,
    0,   185,   185,   185,   185,   185,   185,     0,     0,   184,
  184,   184,   184,   184,   184,     0,     0,   183,   183,   183,
  183,   183,   183,     0,     0,   182,   182,   182,   182,   182,
  182,     0,     0,   181,   181,   181,   181,   181,   181,     0,
    0,   180,   180,   180,   180,   180,   180,     0,     0,   179,
  179,   179,   179,   179,   179,     0,     0,   178,   178,   178,
  178,   178,   178,     0,     0,   177,   177,   177,   177,   177,
  177,     0,     0,   176,   176,   176,   176,   176,   176,     0,
    0,   175,   175,   175,   175,   175,   175,     0,     0,   174,
  174,   174,   174,   174,   174,     0,     0,   173,   173,   173,
  173,   173,   173,     0,     0,   172,   172,   172,   172,   172,
  172,     0,     0,   171,   171,   171,   171,   171,   171,     0,
    0,   170,   170,   170,   170,   170,   170,     0,     0,   169,
  169,   169,   169,   169,   169,     0,     0,   168,   168,   168,
  168,   168,   168,     0,     0,   167,   167,   167,   167,   167,
  167,     0,     0,   166,   166,   166,   166,   166,   166,     0,
    0,   165,   165,   165,   165,   165,   165,     0,     0,   164,
  164,   164,   164,   164,   164,     0,     0,   163,   163,   163,
  163,   163,   163,     0,     0,   162,   162,   162,   162,   162,
  162,     0,     0,   161,   161,   161,   161,   161,   161,     0,
    0,   160,   160,   160,   160,   160,   160,     0,     0,   159,
  159,   159,   159,   159,   159,     0,     0,   158,   158,   158,
  158,   158,   158,     0,     0,   157,   157,   157,   157,   157,
  157,     0,     0,   156,   156,   156,   156,   156,   156,     0,
    0,   155,   155,   155,   155,   155,   155,     0,     0,   154,
  154,   154,   154,   154,   154,     0,     0,   153,   153,   153,
  153,   153,   153,     0,     0,   152,   152,   152,   152,   152,
  152,     0,     0,   151,   151,   151,   151,   151,   151,     0,
    0,   150,   150,   150,   150,   150,   150,     0,     0,   149,
  149,   149,   149,   149,   149,     0,     0,   148,   148,   148,
  148,   148,   148,     0,     0,   147,   147,   147,   147,   147,
  147,     0,     0,   146,   146,   146,   146,   146,   146,     0,
    0,   145,   145,   145,   145,   145,   145,     0,     0,   144,
  144,   144,   144,   144,   144,     0,     0,   143,   143,   143,
  143,   143,   143,     0,     0,   142,   142,   142,   142,   142,
  142,     0,     0,   141,   141,   141,   141,   141,   141,     0,
    0,   140,   140,   140,   140,   140,   140,     0,     0,   139,
  139,   139,   139,   139,   139,     0,     0,   138,   138,   138,
  138,   138,   138,     0,     0,   137,   137,   137,   137,   137,
  137,     0,     0,   136,   136,   136,   136,   136,   136,     0,
    0,   135,   135,   135,   135,   135,   135,     0,     0,   134,
  134,   134,   134,   134,   134,     0,     0,   133,   133,   133,
  133,   133,   133,     0,     0,   132,   132,   132,   132,   132,
  132,     0,     0,   131,   131,   131,   131,   131,   131,     0,
    0,   130,   130,   130,   130,   130,   130,     0,     0,   129,
  129,   129,   129,   129,   129,     0,     0,   128,   128,   128,
  128,   128,   128,     0,     0,   127,   127,   127,   127,   127,
  127,     0,     0,   126,   126,   126,   126,   126,   126,     0,
    0,   125,   125,   125,   125,   125,   125,     0,     0,   124,
  124,   124,   124,   124,   124,     0,     0,   123,   123,   123,
  123,   123,   123,     0,     0,   122,   122,   122,   122,   122,
  122,     0,     0,   121,   121,   121,   121,   121,   121,     0,
    0,   120,   120,   120,   120,   120,   120,     0,     0,   119,
  119,   119,   119,   119,   119,     0,     0,   118,   118,   118,
  118,   118,   118,     0,     0,   117,   117,   117,   117,   117,
  117,     0,     0,   116,   116,   116,   116,   116,   116,     0,
    0,   115,   115,   115,   115,   115,   115,     0,     0,   114,
  114,   114,   114,   114,   114,     0,     0,   113,   113,   113,
  113,   113,   113,     0,     0,   112,   112,   112,   112,   112,
  112,     0,     0,   111,   111,   111,   111,   111,   111,     0,
    0,   110,   110,   110,   110,   110,   110,     0,     0,   109,
  109,   109,   109,   109,   109,     0,     0,   108,   108,   108,
  108,   108,   108,     0,     0,   107,   107,   107,   107,   107,
  107,     0,     0,   106,   106,   106,   106,   106,   106,     0,
    0,   105,   105,   105,   105,   105,   105,     0,     0,   104,
  104,   104,   104,   104,   104,     0,     0,   103,   103,   103,
  103,   103,   103,     0,     0,   102,   102,   102,   102,   102,
  102,     0,     0,   101,   101,   101,   101,   101,   101,     0,
    0,   100,   100,   100,   100,   100,   100,     0,     0,    99,
   99,    99,    99,    99,    99,     0,     0,    98,    98,    98,
   98,    98,    98,     0,     0,    97,    97,    97,    97,    97,
   97,     0,     0,    96,    96,    96,    96,    96,    96,     0,
    0,    95,    95,    95,    95,    95,    95,     0,     0,    94,
   94,    94,    94,    94,    94,     0,     0,    93,    93,    93,
   93,    93,    93,     0,     0,    92,    92,    92,    92,    92,
   92,     0,     0,    91,    91,    91,    91,    91,    91,     0,
    0,    90,    90,    90,    90,    90,    90,     0,     0,    89,
   89,    89,    89,    89,    89,     0,     0,    88,    88,    88,
   88,    88,    88,     0,     0,    87,    87,    87,    87,    87,
   87,     0,     0,    86,    86,    86,    86,    86,    86,     0,
    0,    85,    85,    85,    85,    85,    85,     0,     0,    84,
   84,    84,    84,    84,    84,     0,     0,    83,    83,    83,
   83,    83,    83,     0,     0,    82,    82,    82,    82,    82,
   82,     0,     0,    81,    81,    81,    81,    81,    81,     0,
    0,    80,    80,    80,    80,    80,    80,     0,     0,    79,
   79,    79,    79,    79,    79,     0,     0,    78,    78,    78,
   78,    78,    78,     0,     0,    77,    77,    77,    77,    77,
   77,     0,     0,    76,    76,    76,    76,    76,    76,     0,
    0,    75,    75,    75,    75,    75,    75,     0,     0,    74,
   74,    74,    74,    74,    74,     0,     0,    73,    73,    73,
   73,    73,    73,     0,     0,    72,    72,    72,    72,    72,
   72,     0,     0,    71,    71,    71,    71,    71,    71,     0,
    0,    70,    70,    70,    70,    70,    70,     0,     0,    69,
   69,    69,    69,    69,    69,     0,     0,    68,    68,    68,
   68,    68,    68,     0,     0,    67,    67,    67,    67,    67,
   67,     0,     0,    66,    66,    66,    66,    66,    66,     0,
    0,    65,    65,    65,    65,    65,    65,     0,     0,    64,
   64,    64,    64,    64,    64,     0,     0,    63,    63,    63,
   63,    63,    63,     0,     0,    62,    62,    62,    62,    62,
   62,     0,     0,    61,    61,    61,    61,    61,    61,     0,
    0,    60,    60,    60,    60,    60,    60,     0,     0,    59,
   59,    59,    59,    59,    59,     0,     0,    58,    58,    58,
   58,    58,    58,     0,     0,    57,    57,    57,    57,    57,
   57,     0,     0,    56,    56,    56,    56,    56,    56,     0,
    0,    55,    55,    55,    55,    55,    55,     0,     0,    54,
   54,    54,    54,    54,    54,     0,     0,    53,    53,    53,
   53,    53,    53,     0,     0,    52,    52,    52,    52,    52,
   52,     0,     0,    51,    51,    51,    51,    51,    51,     0,
    0,    50,    50,    50,    50,    50,    50,     0,     0,    49,
   49,    49,    49,    49,    49,     0,     0,    48,    48,    48,
   48,    48,    48,     0,     0,    47,    47,    47,    47,    47,
   47,     0,     0,    46,    46,    46,    46,    46,    46,     0,
    0,    45,    45,    45,    45,    45,    45,     0,     0,    44,
   44,    44,    44,    44,    44,     0,     0,    43,    43,    43,
   43,    43,    43,     0,     0,    42,    42,    42,    42,    42,
   42,     0,     0,    41,    41,    41,    41,    41,    41,     0,
    0,    40,    40,    40,    40,    40,    40,     0,     0,    39,
   39,    39,    39,    39,    39,     0,     0,    38,    38,    38,
   38,    38,    38,     0,     0,    37,    37,    37,    37,    37,
   37,     0,     0,    36,    36,    36,    36,    36,    36,     0,
    0,    35,    35,    35,    35,    35,    35,     0,     0,    34,
   34,    34,    34,    34,    34,     0,     0,    33,    33,    33,
   33,    33,    33,     0,     0,    32,    32,    32,    32,    32,
   32,     0,     0,    31,    31,    31,    31,    31,    31,     0,
    0,    30,    30,    30,    30,    30,    30,     0,     0,    29,
   29,    29,    29,    29,    29,     0,     0,    28,    28,    28,
   28,    28,    28,     0,     0,    27,    27,    27,    27,    27,
   27,     0,     0,    26,    26,    26,    26,    26,    26,     0,
    0,    25,    25,    25,    25,    25,    25,     0,     0,    24,
   24,    24,    24,    24,    24,     0,     0,    23,    23,    23,
   23,    23,    23,     0,     0,    22,    22,    22,    22,    22,
   22,     0,     0,    21,    21,    21,    21,    21,    21,     0,
    0,    20,    20,    20,    20,    20,    20,     0,     0,    19,
   19,    19,    19,    19,    19,     0,     0,    18,    18,    18,
   18,    18,    18,     0,     0,    17,    17,    17,    17,    17,
   17,     0,     0,    16,    16,    16,    16,    16,    16,     0,
    0,    15,    15,    15,    15,    15,    15,     0,     0,    14,
   14,    14,    14,    14,    14,     0,     0,    13,    13,    13,
   13,    13,    13,     0,     0,    12,    12,    12,    12,    12,
   12,     0,     0,    11,    11,    11,    11,    11,    11,     0,
    0,    10,    10,    10,    10,    10,    10,     0,     0,     9,
    9,     9,     9,     9,     9,     0,     0,     8,     8,     8,
    8,     8,     8,     0,     0,     7,     7,     7,     7,     7,
    7,     0,     0,     6,     6,     6,     6,     6,     6,     0,
    0,     5,     5,     5,     5,     5,     5,     0,     0,     4,
    4,     4,     4,     4,     4,     0,     0,     3,     3,     3,
    3,     3,     3,     0,     0,     2,     2,     2,     2,     2,
    2,     0,     0,     1,     1,     1,     1,     1,     1,     0,
};

/* Vector translating external insn codes to internal ones.*/
static const unsigned char sr71_imacc_translate[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     1,
    2,     3,     4,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     0,     0,     0,
    0,     0,     0,     0,     0,     0,     0,     5};

/* Comb vector for state transitions.  */
static const unsigned char sr71_imacc_transitions[] ATTRIBUTE_UNUSED = {
    0,    70,    68,    33,     1,     0,     1,     2,     3,     4,
    5,     2,     3,     4,     5,     6,     6,     7,     8,     9,
   10,     7,     8,     9,    10,    11,    11,    12,    13,    14,
   15,    12,    13,    14,    15,    16,    16,    17,    18,    19,
   20,    17,    18,    19,    20,    21,    21,    22,    23,    24,
   25,    22,    23,    24,    25,    26,    26,    27,    28,    29,
   30,    27,    28,    29,    30,    31,    31,    32,    33,    34,
   35,    32,    33,    34,    35,    36,    36,    37,    38,    39,
   40,    37,    38,    39,    40,    41,    41,    42,    43,    44,
   45,    42,    43,    44,    45,    46,    46,    47,    48,    49,
   50,    47,    48,    49,    50,    51,    51,    52,    53,    54,
   55,    52,    53,    54,    55,    56,    56,    57,    58,    59,
   60,    57,    58,    59,    60,    61,    61,    62,    63,    64,
   65,    62,    63,    64,    65,    66,    66,    67,    68,    69,
   70,    67,    68,    69,    70,     0};

/* Check vector for state transitions.  */
static const unsigned char sr71_imacc_check[] = {
    0,     0,     0,     0,     0,     0,     1,     2,     3,     4,
    5,     1,     2,     3,     4,     5,     6,     7,     8,     9,
   10,     6,     7,     8,     9,    10,    11,    12,    13,    14,
   15,    11,    12,    13,    14,    15,    16,    17,    18,    19,
   20,    16,    17,    18,    19,    20,    21,    22,    23,    24,
   25,    21,    22,    23,    24,    25,    26,    27,    28,    29,
   30,    26,    27,    28,    29,    30,    31,    32,    33,    34,
   35,    31,    32,    33,    34,    35,    36,    37,    38,    39,
   40,    36,    37,    38,    39,    40,    41,    42,    43,    44,
   45,    41,    42,    43,    44,    45,    46,    47,    48,    49,
   50,    46,    47,    48,    49,    50,    51,    52,    53,    54,
   55,    51,    52,    53,    54,    55,    56,    57,    58,    59,
   60,    56,    57,    58,    59,    60,    61,    62,    63,    64,
   65,    61,    62,    63,    64,    65,    66,    67,    68,    69,
   70,    66,    67,    68,    69,    70};

/* Base vector for state transitions.  */
static const unsigned char sr71_imacc_base[] = {
    0,     6,     7,     8,     9,    10,    16,    17,    18,    19,
   20,    26,    27,    28,    29,    30,    36,    37,    38,    39,
   40,    46,    47,    48,    49,    50,    56,    57,    58,    59,
   60,    66,    67,    68,    69,    70,    76,    77,    78,    79,
   80,    86,    87,    88,    89,    90,    96,    97,    98,    99,
  100,   106,   107,   108,   109,   110,   116,   117,   118,   119,
  120,   126,   127,   128,   129,   130,   136,   137,   138,   139,
  140};

/* Vector of min issue delay of insns.  */
static const unsigned char sr71_imacc_min_issue_delay[] ATTRIBUTE_UNUSED = {
    0,     0,     0,     0,     0,     0,     0,    70,    70,    70,
   70,     0,     0,    69,    69,    69,    69,     0,     0,    68,
   68,    68,    68,     0,     0,    67,    67,    67,    67,     0,
    0,    66,    66,    66,    66,     0,     0,    65,    65,    65,
   65,     0,     0,    64,    64,    64,    64,     0,     0,    63,
   63,    63,    63,     0,     0,    62,    62,    62,    62,     0,
    0,    61,    61,    61,    61,     0,     0,    60,    60,    60,
   60,     0,     0,    59,    59,    59,    59,     0,     0,    58,
   58,    58,    58,     0,     0,    57,    57,    57,    57,     0,
    0,    56,    56,    56,    56,     0,     0,    55,    55,    55,
   55,     0,     0,    54,    54,    54,    54,     0,     0,    53,
   53,    53,    53,     0,     0,    52,    52,    52,    52,     0,
    0,    51,    51,    51,    51,     0,     0,    50,    50,    50,
   50,     0,     0,    49,    49,    49,    49,     0,     0,    48,
   48,    48,    48,     0,     0,    47,    47,    47,    47,     0,
    0,    46,    46,    46,    46,     0,     0,    45,    45,    45,
   45,     0,     0,    44,    44,    44,    44,     0,     0,    43,
   43,    43,    43,     0,     0,    42,    42,    42,    42,     0,
    0,    41,    41,    41,    41,     0,     0,    40,    40,    40,
   40,     0,     0,    39,    39,    39,    39,     0,     0,    38,
   38,    38,    38,     0,     0,    37,    37,    37,    37,     0,
    0,    36,    36,    36,    36,     0,     0,    35,    35,    35,
   35,     0,     0,    34,    34,    34,    34,     0,     0,    33,
   33,    33,    33,     0,     0,    32,    32,    32,    32,     0,
    0,    31,    31,    31,    31,     0,     0,    30,    30,    30,
   30,     0,     0,    29,    29,    29,    29,     0,     0,    28,
   28,    28,    28,     0,     0,    27,    27,    27,    27,     0,
    0,    26,    26,    26,    26,     0,     0,    25,    25,    25,
   25,     0,     0,    24,    24,    24,    24,     0,     0,    23,
   23,    23,    23,     0,     0,    22,    22,    22,    22,     0,
    0,    21,    21,    21,    21,     0,     0,    20,    20,    20,
   20,     0,     0,    19,    19,    19,    19,     0,     0,    18,
   18,    18,    18,     0,     0,    17,    17,    17,    17,     0,
    0,    16,    16,    16,    16,     0,     0,    15,    15,    15,
   15,     0,     0,    14,    14,    14,    14,     0,     0,    13,
   13,    13,    13,     0,     0,    12,    12,    12,    12,     0,
    0,    11,    11,    11,    11,     0,     0,    10,    10,    10,
   10,     0,     0,     9,     9,     9,     9,     0,     0,     8,
    8,     8,     8,     0,     0,     7,     7,     7,     7,     0,
    0,     6,     6,     6,     6,     0,     0,     5,     5,     5,
    5,     0,     0,     4,     4,     4,     4,     0,     0,     3,
    3,     3,     3,     0,     0,     2,     2,     2,     2,     0,
    0,     1,     1,     1,     1,     0};


#define DFA__ADVANCE_CYCLE 347

struct DFA_chip
{
  unsigned char alu_automaton_state;
  unsigned char imuldiv_automaton_state;
  unsigned char r4k_cpu_automaton_state;
  unsigned char r4k_mdu_automaton_state;
  unsigned char r5k_cpu_automaton_state;
  unsigned char r5k_mdu_automaton_state;
  unsigned char r5k_fpu_automaton_state;
  unsigned char r24k_cpu_automaton_state;
  unsigned char r24k_mdu_automaton_state;
  unsigned char r24k_fpu_automaton_state;
  unsigned char vr4130_main_automaton_state;
  unsigned char vr4130_muldiv_automaton_state;
  unsigned char vr4130_mulpre_automaton_state;
  unsigned char vr54_automaton_state;
  unsigned char vr55_automaton_state;
  unsigned char rm7000_other_automaton_state;
  unsigned char rm7000_fdiv_automaton_state;
  unsigned char rm7000_idiv_automaton_state;
  unsigned char rm9k_main_automaton_state;
  unsigned char rm9k_imul_automaton_state;
  unsigned char rm9k_fdiv_automaton_state;
  unsigned char sb1_cpu_automaton_state;
  unsigned char sb1_cpu_div_automaton_state;
  unsigned char sr71_cpu_automaton_state;
  unsigned char sr71_cpu1_automaton_state;
  unsigned char sr71_cp1_automaton_state;
  unsigned char sr71_cp2_automaton_state;
  unsigned char sr71_fextra_automaton_state;
  unsigned char sr71_imacc_automaton_state;
};


const int max_insn_queue_index = 255;

static int
internal_min_issue_delay (int insn_code, struct DFA_chip *chip ATTRIBUTE_UNUSED)
{
  int temp ATTRIBUTE_UNUSED;
  int res = -1;

  switch (insn_code)
    {
    case 0: /* r4k_int_load */
    case 1: /* r4k_int_prefetch */
    case 2: /* r4k_int_store */
    case 12: /* r4k_int_alu */
    case 13: /* r4k_int_branch */
    case 14: /* r4k_int_jump_4k */

      temp = r4k_cpu_min_issue_delay [r4k_cpu_translate [insn_code] + chip->r4k_cpu_automaton_state * 5];
      res = temp;
      break;

    case 3: /* r4k_idiv_4kc */
    case 4: /* r4k_idiv_4kp */
    case 5: /* r4k_mult_4kc */
    case 6: /* r4k_mul_4kc */
    case 7: /* r4k_mult_4kp */
    case 8: /* r4k_mul_4kp */
    case 9: /* r4k_madd_4kp */
    case 10: /* r4k_int_mthilo */
    case 11: /* r4k_int_mfhilo */
    case 15: /* r4k_unknown */

      temp = r4k_mdu_min_issue_delay [r4k_mdu_translate [insn_code] + chip->r4k_mdu_automaton_state * 8];
      res = temp;

      temp = r4k_cpu_min_issue_delay [r4k_cpu_translate [insn_code] + chip->r4k_cpu_automaton_state * 5];
      if (temp > res)
        res = temp;
      break;

    case 16: /* r5k_int_load */
    case 17: /* r5k_int_prefetch */
    case 18: /* r5k_int_store */
    case 26: /* r5k_int_alu */
    case 27: /* r5k_int_branch */
    case 28: /* r5k_int_jump */

      temp = r5k_cpu_min_issue_delay [(r5k_cpu_translate [insn_code] + chip->r5k_cpu_automaton_state * 3) / 8];
      temp = (temp >> (8 - (r5k_cpu_translate [insn_code] % 8 + 1) * 1)) & 1;
      res = temp;
      break;

    case 19: /* r5k_int_divsi */
    case 20: /* r5k_int_divdi */
    case 21: /* r5k_int_mult */
    case 22: /* r5k_int_mult_64 */
    case 23: /* r5k_int_mul */
    case 24: /* r5k_int_mthilo */
    case 25: /* r5k_int_mfhilo */
    case 29: /* r5k_int_unknown */

      temp = r5k_mdu_min_issue_delay [r5k_mdu_translate [insn_code] + chip->r5k_mdu_automaton_state * 6];
      res = temp;

      temp = r5k_cpu_min_issue_delay [(r5k_cpu_translate [insn_code] + chip->r5k_cpu_automaton_state * 3) / 8];
      temp = (temp >> (8 - (r5k_cpu_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;
      break;

    case 30: /* r5kf_fadd */
    case 31: /* r5kf_fmove */
    case 32: /* r5kf_fload */
    case 33: /* r5kf_fstore */
    case 34: /* r5kf_fmul_sf */
    case 35: /* r5kf_fmul_df */
    case 36: /* r5kf_fdiv_sf */
    case 37: /* r5kf_fdiv_df */
    case 38: /* r5kf_frsqrt_df */
    case 39: /* r5kf_fcmp */
    case 40: /* r5kf_fcvt_d2s */
    case 41: /* r5kf_fcvt_s2d */
    case 42: /* r5kf_fcvt_f2i */

      temp = r5k_fpu_min_issue_delay [r5k_fpu_translate [insn_code] + chip->r5k_fpu_automaton_state * 7];
      res = temp;
      break;

    case 43: /* r5kf_fxfer */

      temp = r5k_fpu_min_issue_delay [r5k_fpu_translate [insn_code] + chip->r5k_fpu_automaton_state * 7];
      res = temp;

      temp = r5k_cpu_min_issue_delay [(r5k_cpu_translate [insn_code] + chip->r5k_cpu_automaton_state * 3) / 8];
      temp = (temp >> (8 - (r5k_cpu_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;
      break;

    case 44: /* r24k_int_load */
    case 45: /* r24k_int_arith */
    case 46: /* r24k_int_jump */
    case 47: /* r24k_int_branch */
    case 54: /* r24k_int_store */
    case 55: /* r24k_unknown_store */
    case 57: /* r24k_int_unknown */
    case 58: /* r24k_int_prefetch */

      temp = r24k_cpu_min_issue_delay [(r24k_cpu_translate [insn_code] + chip->r24k_cpu_automaton_state * 3) / 8];
      temp = (temp >> (8 - (r24k_cpu_translate [insn_code] % 8 + 1) * 1)) & 1;
      res = temp;
      break;

    case 48: /* r24k_int_mult */
    case 49: /* r24k_int_madd */
    case 50: /* r24k_int_mul3 */
    case 51: /* r24k_int_mfhilo */
    case 52: /* r24k_int_mthilo */
    case 53: /* r24k_int_div */

      temp = r24k_mdu_min_issue_delay [r24k_mdu_translate [insn_code] + chip->r24k_mdu_automaton_state * 6];
      res = temp;

      temp = r24k_cpu_min_issue_delay [(r24k_cpu_translate [insn_code] + chip->r24k_cpu_automaton_state * 3) / 8];
      temp = (temp >> (8 - (r24k_cpu_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;
      break;

    case 56: /* r24k_int_multi */

      temp = r24k_fpu_min_issue_delay [r24k_fpu_translate [insn_code] + chip->r24k_fpu_automaton_state * 11];
      res = temp;

      temp = r24k_mdu_min_issue_delay [r24k_mdu_translate [insn_code] + chip->r24k_mdu_automaton_state * 6];
      if (temp > res)
        res = temp;

      temp = r24k_cpu_min_issue_delay [(r24k_cpu_translate [insn_code] + chip->r24k_cpu_automaton_state * 3) / 8];
      temp = (temp >> (8 - (r24k_cpu_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;
      break;

    case 59: /* r24k_fadd */
    case 60: /* r24k_fmove */
    case 61: /* r24k_fload */
    case 62: /* r24k_fstore */
    case 63: /* r24k_fmul_sf */
    case 64: /* r24k_fmul_df */
    case 65: /* r24k_fdiv_sf */
    case 66: /* r24k_fdiv_df */
    case 67: /* r24k_frsqrt_df */
    case 68: /* r24k_fcmp */
    case 69: /* r24k_fcvt_i2f_s2d */
    case 70: /* r24k_fcvt_s2d */
    case 71: /* r24k_fcvt_f2i */
    case 72: /* r24k_fxfer */
    case 73: /* r24kx_fadd */
    case 74: /* r24kx_fmove */
    case 75: /* r24kx_fload */
    case 76: /* r24kx_fstore */
    case 77: /* r24kx_fmul_sf */
    case 78: /* r24kx_fmul_df */
    case 79: /* r24kx_fdiv_sf */
    case 80: /* r24kx_fdiv_df */
    case 81: /* r24kx_frsqrt_df */
    case 82: /* r24kx_fcmp */
    case 83: /* r24kx_fcvt_i2f_s2d */
    case 84: /* r24kx_fcvt_s2d */
    case 85: /* r24kx_fcvt_f2i */
    case 86: /* r24kx_fxfer */

      temp = r24k_fpu_min_issue_delay [r24k_fpu_translate [insn_code] + chip->r24k_fpu_automaton_state * 11];
      res = temp;

      temp = r24k_cpu_min_issue_delay [(r24k_cpu_translate [insn_code] + chip->r24k_cpu_automaton_state * 3) / 8];
      temp = (temp >> (8 - (r24k_cpu_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;
      break;

    case 87: /* r3k_load */
    case 90: /* r3k_fmove */
    case 91: /* r3k_fadd */
    case 92: /* r3k_fmul_single */
    case 93: /* r3k_fmul_double */
    case 94: /* r3k_fdiv_single */
    case 95: /* r3k_fdiv_double */
    case 98: /* r4100_load */
    case 115: /* r4300_load */
    case 130: /* r4600_load */
    case 131: /* r4600_fmove */
    case 132: /* r4600_fmul_single */
    case 133: /* r4600_fdiv_single */
    case 134: /* r4600_fdiv_double */
    case 135: /* r4600_fsqrt_single */
    case 136: /* r4600_fsqrt_double */
    case 137: /* r5k_load */
    case 142: /* r5k_fmove */
    case 143: /* r5k_fmul_single */
    case 144: /* r5k_fmul_double */
    case 145: /* r5k_fdiv_single */
    case 146: /* r5k_fsqrt_double */
    case 202: /* r6k_fcmp */
    case 203: /* r6k_fadd */
    case 204: /* r6k_fmul_single */
    case 205: /* r6k_fmul_double */
    case 206: /* r6k_fdiv_single */
    case 207: /* r6k_fdiv_double */
    case 328: /* generic_alu */
    case 329: /* generic_load */
    case 330: /* generic_store */
    case 331: /* generic_xfer */
    case 332: /* generic_branch */
    case 336: /* generic_fcvt */
    case 337: /* generic_fmove */
    case 338: /* generic_fcmp */
    case 339: /* generic_fadd */
    case 340: /* generic_fmul_single */
    case 341: /* generic_fmul_double */
    case 342: /* generic_fdiv_single */
    case 343: /* generic_fdiv_double */
    case 344: /* generic_fsqrt_single */
    case 345: /* generic_fsqrt_double */
    case 346: /* generic_frecip_fsqrt_step */

      temp = alu_min_issue_delay [(alu_translate [insn_code] + chip->alu_automaton_state * 3) / 8];
      temp = (temp >> (8 - (alu_translate [insn_code] % 8 + 1) * 1)) & 1;
      res = temp;
      break;

    case 88: /* r3k_imul */
    case 89: /* r3k_idiv */
    case 96: /* r4k_imul */
    case 97: /* r4k_idiv */
    case 99: /* r4100_imul_si */
    case 100: /* r4100_imul_di */
    case 101: /* r4100_idiv_si */
    case 102: /* r4100_idiv_di */
    case 116: /* r4300_imul_si */
    case 117: /* r4300_imul_di */
    case 118: /* r4300_idiv_si */
    case 119: /* r4300_idiv_di */
    case 120: /* r4300_fmove */
    case 121: /* r4300_fadd */
    case 122: /* r4300_fmul_single */
    case 123: /* r4300_fmul_double */
    case 124: /* r4300_fdiv_single */
    case 125: /* r4300_fdiv_double */
    case 126: /* r4600_imul */
    case 127: /* r4600_idiv */
    case 128: /* r4650_imul */
    case 129: /* r4650_idiv */
    case 138: /* r5k_imul_si */
    case 139: /* r5k_imul_di */
    case 140: /* r5k_idiv_si */
    case 141: /* r5k_idiv_di */
    case 333: /* generic_hilo */
    case 334: /* generic_imul */
    case 335: /* generic_idiv */

      temp = imuldiv_min_issue_delay [imuldiv_translate [insn_code] + chip->imuldiv_automaton_state * 21];
      res = temp;
      break;

    case 103: /* vr4130_multi */

      temp = vr4130_muldiv_min_issue_delay [vr4130_muldiv_translate [insn_code] + chip->vr4130_muldiv_automaton_state * 6];
      res = temp;

      temp = vr4130_main_min_issue_delay [(vr4130_main_translate [insn_code] + chip->vr4130_main_automaton_state * 5) / 8];
      temp = (temp >> (8 - (vr4130_main_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;
      break;

    case 104: /* vr4130_int */
    case 105: /* vr4130_load */
    case 106: /* vr4130_store */
    case 114: /* vr4130_branch */

      temp = vr4130_main_min_issue_delay [(vr4130_main_translate [insn_code] + chip->vr4130_main_automaton_state * 5) / 8];
      temp = (temp >> (8 - (vr4130_main_translate [insn_code] % 8 + 1) * 1)) & 1;
      res = temp;
      break;

    case 107: /* vr4130_mfhilo */
    case 108: /* vr4130_mthilo */
    case 111: /* vr4130_macc */
    case 112: /* vr4130_divsi */
    case 113: /* vr4130_divdi */

      temp = vr4130_muldiv_min_issue_delay [vr4130_muldiv_translate [insn_code] + chip->vr4130_muldiv_automaton_state * 6];
      res = temp;
      break;

    case 109: /* vr4130_mulsi */
    case 110: /* vr4130_muldi */

      temp = vr4130_mulpre_min_issue_delay [(vr4130_mulpre_translate [insn_code] + chip->vr4130_mulpre_automaton_state * 4) / 2];
      temp = (temp >> (8 - (vr4130_mulpre_translate [insn_code] % 2 + 1) * 4)) & 15;
      res = temp;

      temp = vr4130_muldiv_min_issue_delay [vr4130_muldiv_translate [insn_code] + chip->vr4130_muldiv_automaton_state * 6];
      if (temp > res)
        res = temp;
      break;

    case 147: /* ir_vr54_unknown */
    case 148: /* ir_vr54_branch */
    case 149: /* ir_vr54_load */
    case 150: /* ir_vr54_store */
    case 151: /* ir_vr54_fstore */
    case 152: /* ir_vr54_condmove */
    case 153: /* ir_vr54_xfer */
    case 154: /* ir_vr54_hilo */
    case 155: /* ir_vr54_arith */
    case 156: /* ir_vr54_imul_si */
    case 157: /* ir_vr54_imul_di */
    case 158: /* ir_vr54_imadd_si */
    case 159: /* ir_vr54_idiv_si */
    case 160: /* ir_vr54_idiv_di */
    case 161: /* ir_vr54_fadd */
    case 162: /* ir_vr54_fmul_sf */
    case 163: /* ir_vr54_fmul_df */
    case 164: /* ir_vr54_fmadd_sf */
    case 165: /* ir_vr54_fmadd_df */
    case 166: /* ir_vr54_fdiv_sf */
    case 167: /* ir_vr54_fdiv_df */
    case 168: /* ir_vr54_fabs */
    case 169: /* ir_vr54_fcmp */
    case 170: /* ir_vr54_fcvt */
    case 171: /* ir_vr54_frsqrt_sf */
    case 172: /* ir_vr54_frsqrt_df */
    case 173: /* ir_vr54_multi */

      temp = vr54_min_issue_delay [(vr54_translate [insn_code] + chip->vr54_automaton_state * 6) / 8];
      temp = (temp >> (8 - (vr54_translate [insn_code] % 8 + 1) * 1)) & 1;
      res = temp;
      break;

    case 174: /* ir_vr55_unknown */
    case 175: /* ir_vr55_branch */
    case 176: /* ir_vr55_load */
    case 177: /* ir_vr55_store */
    case 178: /* ir_vr55_condmove */
    case 179: /* ir_vr55_xfer */
    case 180: /* ir_vr55_arith */
    case 181: /* ir_vr55_mthilo */
    case 182: /* ir_vr55_mfhilo */
    case 183: /* ir_vr55_imul_si */
    case 184: /* ir_vr55_imul_di */
    case 185: /* ir_vr55_imadd */
    case 186: /* ir_vr55_idiv_si */
    case 187: /* ir_vr55_idiv_di */
    case 188: /* ir_vr55_fadd */
    case 189: /* ir_vr55_fmul_sf */
    case 190: /* ir_vr55_fmul_df */
    case 191: /* ir_vr55_fmadd_sf */
    case 192: /* ir_vr55_fmadd_df */
    case 193: /* ir_vr55_fdiv_sf */
    case 194: /* ir_vr55_fdiv_df */
    case 195: /* ir_vr55_fabs */
    case 196: /* ir_vr55_fcmp */
    case 197: /* ir_vr55_fcvt_sf */
    case 198: /* ir_vr55_fcvt_df */
    case 199: /* ir_vr55_frsqrt_sf */
    case 200: /* ir_vr55_frsqrt_df */
    case 201: /* ir_vr55_multi */

      temp = vr55_min_issue_delay [(vr55_translate [insn_code] + chip->vr55_automaton_state * 9) / 2];
      temp = (temp >> (8 - (vr55_translate [insn_code] % 2 + 1) * 4)) & 15;
      res = temp;
      break;

    case 208: /* rm7_int_other */
    case 209: /* rm7_ld */
    case 210: /* rm7_st */
    case 214: /* rm7_impy_si_mul */
    case 216: /* rm7_mthilo */
    case 217: /* rm7_mfhilo */
    case 218: /* rm7_ixfer */
    case 219: /* rm7_ibr */
    case 220: /* rm7_fp_quick */
    case 221: /* rm7_fp_other */
    case 222: /* rm7_fp_cvt */
    case 229: /* rm7_unknown */

      temp = rm7000_other_min_issue_delay [(rm7000_other_translate [insn_code] + chip->rm7000_other_automaton_state * 7) / 8];
      temp = (temp >> (8 - (rm7000_other_translate [insn_code] % 8 + 1) * 1)) & 1;
      res = temp;
      break;

    case 211: /* rm7_idiv_si */
    case 212: /* rm7_idiv_di */
    case 213: /* rm7_impy_si_mult */
    case 215: /* rm7_impy_di */

      temp = rm7000_idiv_min_issue_delay [rm7000_idiv_translate [insn_code] + chip->rm7000_idiv_automaton_state * 6];
      res = temp;

      temp = rm7000_other_min_issue_delay [(rm7000_other_translate [insn_code] + chip->rm7000_other_automaton_state * 7) / 8];
      temp = (temp >> (8 - (rm7000_other_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;
      break;

    case 223: /* rm7_fp_divsqrt_df */
    case 224: /* rm7_fp_divsqrt_sf */
    case 225: /* rm7_fp_rsqrt_df */
    case 226: /* rm7_fp_rsqrt_sf */
    case 227: /* rm7_fp_mpy_sf */
    case 228: /* rm7_fp_mpy_df */

      temp = rm7000_fdiv_min_issue_delay [rm7000_fdiv_translate [insn_code] + chip->rm7000_fdiv_automaton_state * 8];
      res = temp;

      temp = rm7000_other_min_issue_delay [(rm7000_other_translate [insn_code] + chip->rm7000_other_automaton_state * 7) / 8];
      temp = (temp >> (8 - (rm7000_other_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;
      break;

    case 230: /* rm9k_load */
    case 231: /* rm9k_store */
    case 232: /* rm9k_int */
    case 233: /* rm9k_int_cmove */
    case 234: /* rm9k_mulsi */
    case 238: /* rm9k_mfhilo */
    case 239: /* rm9k_mthilo */
    case 240: /* rm9k_xfer */
    case 241: /* rm9k_fquick */
    case 242: /* rm9k_fcmove */
    case 243: /* rm9k_fadd */
    case 244: /* rm9k_fmuls */
    case 245: /* rm9k_fmuld */
    case 248: /* rm9k_branch */
    case 249: /* rm9k_unknown */

      temp = rm9k_main_min_issue_delay [(rm9k_main_translate [insn_code] + chip->rm9k_main_automaton_state * 7) / 4];
      temp = (temp >> (8 - (rm9k_main_translate [insn_code] % 4 + 1) * 2)) & 3;
      res = temp;
      break;

    case 235: /* rm9k_muldi */
    case 236: /* rm9k_divsi */
    case 237: /* rm9k_divdi */

      temp = rm9k_imul_min_issue_delay [rm9k_imul_translate [insn_code] + chip->rm9k_imul_automaton_state * 5];
      res = temp;

      temp = rm9k_main_min_issue_delay [(rm9k_main_translate [insn_code] + chip->rm9k_main_automaton_state * 7) / 4];
      temp = (temp >> (8 - (rm9k_main_translate [insn_code] % 4 + 1) * 2)) & 3;
      if (temp > res)
        res = temp;
      break;

    case 246: /* rm9k_fdivs */
    case 247: /* rm9k_fdivd */

      temp = rm9k_fdiv_min_issue_delay [rm9k_fdiv_translate [insn_code] + chip->rm9k_fdiv_automaton_state * 4];
      res = temp;

      temp = rm9k_main_min_issue_delay [(rm9k_main_translate [insn_code] + chip->rm9k_main_automaton_state * 7) / 4];
      temp = (temp >> (8 - (rm9k_main_translate [insn_code] % 4 + 1) * 2)) & 3;
      if (temp > res)
        res = temp;
      break;

    case 250: /* ir_sb1_unknown */
    case 251: /* ir_sb1_branch */
    case 252: /* ir_sb1_load */
    case 253: /* ir_sb1a_load */
    case 254: /* ir_sb1_fpload */
    case 255: /* ir_sb1_fpload_32bitfp */
    case 256: /* ir_sb1_fpidxload */
    case 257: /* ir_sb1_fpidxload_32bitfp */
    case 258: /* ir_sb1_prefetchx */
    case 259: /* ir_sb1_store */
    case 260: /* ir_sb1_fpstore */
    case 261: /* ir_sb1_fpidxstore */
    case 262: /* ir_sb1_simple_alu */
    case 263: /* ir_sb1a_simple_alu */
    case 264: /* ir_sb1_alu */
    case 265: /* ir_sb1_alu_0 */
    case 266: /* ir_sb1_mfhi */
    case 267: /* ir_sb1_mflo */
    case 268: /* ir_sb1_mthilo */
    case 269: /* ir_sb1_mulsi */
    case 270: /* ir_sb1_muldi */
    case 273: /* ir_sb1_fpu_2pipes */
    case 274: /* ir_sb1_fpu_1pipe */
    case 275: /* ir_sb1_fpu_step2_2pipes */
    case 276: /* ir_sb1_fpu_step2_1pipe */
    case 277: /* ir_sb1_fmadd_2pipes */
    case 278: /* ir_sb1_fmadd_1pipe */
    case 279: /* ir_sb1_fcmp */
    case 280: /* ir_sb1_mtxfer */
    case 281: /* ir_sb1_mfxfer */
    case 282: /* ir_sb1_divsf_2pipes */
    case 283: /* ir_sb1_divsf_1pipe */
    case 284: /* ir_sb1_divdf_2pipes */
    case 285: /* ir_sb1_divdf_1pipe */
    case 286: /* ir_sb1_recipsf_2pipes */
    case 287: /* ir_sb1_recipsf_1pipe */
    case 288: /* ir_sb1_recipdf_2pipes */
    case 289: /* ir_sb1_recipdf_1pipe */
    case 290: /* ir_sb1_sqrtsf_2pipes */
    case 291: /* ir_sb1_sqrtsf_1pipe */
    case 292: /* ir_sb1_sqrtdf_2pipes */
    case 293: /* ir_sb1_sqrtdf_1pipe */
    case 294: /* ir_sb1_rsqrtsf_2pipes */
    case 295: /* ir_sb1_rsqrtsf_1pipe */
    case 296: /* ir_sb1_rsqrtdf_2pipes */
    case 297: /* ir_sb1_rsqrtdf_1pipe */

      temp = sb1_cpu_min_issue_delay [(sb1_cpu_translate [insn_code] + chip->sb1_cpu_automaton_state * 13) / 4];
      temp = (temp >> (8 - (sb1_cpu_translate [insn_code] % 4 + 1) * 2)) & 3;
      res = temp;
      break;

    case 271: /* ir_sb1_divsi */
    case 272: /* ir_sb1_divdi */

      temp = sb1_cpu_div_min_issue_delay [sb1_cpu_div_translate [insn_code] + chip->sb1_cpu_div_automaton_state * 4];
      res = temp;

      temp = sb1_cpu_min_issue_delay [(sb1_cpu_translate [insn_code] + chip->sb1_cpu_automaton_state * 13) / 4];
      temp = (temp >> (8 - (sb1_cpu_translate [insn_code] % 4 + 1) * 2)) & 3;
      if (temp > res)
        res = temp;
      break;

    case 298: /* ir_sr70_unknown */
    case 326: /* ir_sr70_multi */

      temp = sr71_cpu_min_issue_delay [(sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7) / 2];
      temp = (temp >> (8 - (sr71_cpu_translate [insn_code] % 2 + 1) * 4)) & 15;
      res = temp;
      break;

    case 299: /* ir_sr70_branch */
    case 300: /* ir_sr70_load */
    case 301: /* ir_sr70_store */
    case 304: /* ir_sr70_condmove */
    case 307: /* ir_sr70_hilo */
    case 308: /* ir_sr70_arith */
    case 327: /* ir_sr70_nop */

      temp = sr71_cpu1_min_issue_delay [(sr71_cpu1_translate [insn_code] + chip->sr71_cpu1_automaton_state * 7) / 4];
      temp = (temp >> (8 - (sr71_cpu1_translate [insn_code] % 4 + 1) * 2)) & 3;
      res = temp;

      temp = sr71_cpu_min_issue_delay [(sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7) / 2];
      temp = (temp >> (8 - (sr71_cpu_translate [insn_code] % 2 + 1) * 4)) & 15;
      if (temp > res)
        res = temp;
      break;

    case 302: /* ir_sr70_fload */
    case 303: /* ir_sr70_fstore */
    case 305: /* ir_sr70_xfer_from */
    case 306: /* ir_sr70_xfer_to */

      temp = sr71_cp1_min_issue_delay [(sr71_cp1_translate [insn_code] + chip->sr71_cp1_automaton_state * 4) / 8];
      temp = (temp >> (8 - (sr71_cp1_translate [insn_code] % 8 + 1) * 1)) & 1;
      res = temp;

      temp = sr71_cpu1_min_issue_delay [(sr71_cpu1_translate [insn_code] + chip->sr71_cpu1_automaton_state * 7) / 4];
      temp = (temp >> (8 - (sr71_cpu1_translate [insn_code] % 4 + 1) * 2)) & 3;
      if (temp > res)
        res = temp;

      temp = sr71_cpu_min_issue_delay [(sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7) / 2];
      temp = (temp >> (8 - (sr71_cpu_translate [insn_code] % 2 + 1) * 4)) & 15;
      if (temp > res)
        res = temp;
      break;

    case 309: /* ir_sr70_imul_si */
    case 310: /* ir_sr70_imul_di */
    case 311: /* ir_sr70_idiv_si */
    case 312: /* ir_sr70_idiv_di */

      temp = sr71_imacc_min_issue_delay [sr71_imacc_translate [insn_code] + chip->sr71_imacc_automaton_state * 6];
      res = temp;

      temp = sr71_cpu1_min_issue_delay [(sr71_cpu1_translate [insn_code] + chip->sr71_cpu1_automaton_state * 7) / 4];
      temp = (temp >> (8 - (sr71_cpu1_translate [insn_code] % 4 + 1) * 2)) & 3;
      if (temp > res)
        res = temp;

      temp = sr71_cpu_min_issue_delay [(sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7) / 2];
      temp = (temp >> (8 - (sr71_cpu_translate [insn_code] % 2 + 1) * 4)) & 15;
      if (temp > res)
        res = temp;
      break;

    case 313: /* ir_sr70_fadd_sf */
    case 314: /* ir_sr70_fadd_df */
    case 315: /* ir_sr70_fmul_sf */
    case 316: /* ir_sr70_fmul_df */
    case 319: /* ir_sr70_fabs */
    case 320: /* ir_sr70_fcmp */
    case 321: /* ir_sr70_fcvt */

      temp = sr71_cp2_min_issue_delay [(sr71_cp2_translate [insn_code] + chip->sr71_cp2_automaton_state * 6) / 2];
      temp = (temp >> (8 - (sr71_cp2_translate [insn_code] % 2 + 1) * 4)) & 15;
      res = temp;

      temp = sr71_cpu_min_issue_delay [(sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7) / 2];
      temp = (temp >> (8 - (sr71_cpu_translate [insn_code] % 2 + 1) * 4)) & 15;
      if (temp > res)
        res = temp;
      break;

    case 317: /* ir_sr70_fdiv_sf */
    case 318: /* ir_sr70_fdiv_df */
    case 322: /* ir_sr70_fsqrt_sf */
    case 323: /* ir_sr70_fsqrt_df */
    case 324: /* ir_sr70_frsqrt_sf */
    case 325: /* ir_sr70_frsqrt_df */

      temp = sr71_fextra_min_issue_delay [sr71_fextra_translate [insn_code] + chip->sr71_fextra_automaton_state * 8];
      res = temp;

      temp = sr71_cp2_min_issue_delay [(sr71_cp2_translate [insn_code] + chip->sr71_cp2_automaton_state * 6) / 2];
      temp = (temp >> (8 - (sr71_cp2_translate [insn_code] % 2 + 1) * 4)) & 15;
      if (temp > res)
        res = temp;

      temp = sr71_cpu_min_issue_delay [(sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7) / 2];
      temp = (temp >> (8 - (sr71_cpu_translate [insn_code] % 2 + 1) * 4)) & 15;
      if (temp > res)
        res = temp;
      break;

    case 347: /* $advance_cycle */

      temp = sr71_imacc_min_issue_delay [sr71_imacc_translate [insn_code] + chip->sr71_imacc_automaton_state * 6];
      res = temp;

      temp = sr71_fextra_min_issue_delay [sr71_fextra_translate [insn_code] + chip->sr71_fextra_automaton_state * 8];
      if (temp > res)
        res = temp;

      temp = sr71_cp2_min_issue_delay [(sr71_cp2_translate [insn_code] + chip->sr71_cp2_automaton_state * 6) / 2];
      temp = (temp >> (8 - (sr71_cp2_translate [insn_code] % 2 + 1) * 4)) & 15;
      if (temp > res)
        res = temp;

      temp = sr71_cp1_min_issue_delay [(sr71_cp1_translate [insn_code] + chip->sr71_cp1_automaton_state * 4) / 8];
      temp = (temp >> (8 - (sr71_cp1_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;

      temp = sr71_cpu1_min_issue_delay [(sr71_cpu1_translate [insn_code] + chip->sr71_cpu1_automaton_state * 7) / 4];
      temp = (temp >> (8 - (sr71_cpu1_translate [insn_code] % 4 + 1) * 2)) & 3;
      if (temp > res)
        res = temp;

      temp = sr71_cpu_min_issue_delay [(sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7) / 2];
      temp = (temp >> (8 - (sr71_cpu_translate [insn_code] % 2 + 1) * 4)) & 15;
      if (temp > res)
        res = temp;

      temp = sb1_cpu_div_min_issue_delay [sb1_cpu_div_translate [insn_code] + chip->sb1_cpu_div_automaton_state * 4];
      if (temp > res)
        res = temp;

      temp = sb1_cpu_min_issue_delay [(sb1_cpu_translate [insn_code] + chip->sb1_cpu_automaton_state * 13) / 4];
      temp = (temp >> (8 - (sb1_cpu_translate [insn_code] % 4 + 1) * 2)) & 3;
      if (temp > res)
        res = temp;

      temp = rm9k_fdiv_min_issue_delay [rm9k_fdiv_translate [insn_code] + chip->rm9k_fdiv_automaton_state * 4];
      if (temp > res)
        res = temp;

      temp = rm9k_imul_min_issue_delay [rm9k_imul_translate [insn_code] + chip->rm9k_imul_automaton_state * 5];
      if (temp > res)
        res = temp;

      temp = rm9k_main_min_issue_delay [(rm9k_main_translate [insn_code] + chip->rm9k_main_automaton_state * 7) / 4];
      temp = (temp >> (8 - (rm9k_main_translate [insn_code] % 4 + 1) * 2)) & 3;
      if (temp > res)
        res = temp;

      temp = rm7000_idiv_min_issue_delay [rm7000_idiv_translate [insn_code] + chip->rm7000_idiv_automaton_state * 6];
      if (temp > res)
        res = temp;

      temp = rm7000_fdiv_min_issue_delay [rm7000_fdiv_translate [insn_code] + chip->rm7000_fdiv_automaton_state * 8];
      if (temp > res)
        res = temp;

      temp = rm7000_other_min_issue_delay [(rm7000_other_translate [insn_code] + chip->rm7000_other_automaton_state * 7) / 8];
      temp = (temp >> (8 - (rm7000_other_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;

      temp = vr55_min_issue_delay [(vr55_translate [insn_code] + chip->vr55_automaton_state * 9) / 2];
      temp = (temp >> (8 - (vr55_translate [insn_code] % 2 + 1) * 4)) & 15;
      if (temp > res)
        res = temp;

      temp = vr54_min_issue_delay [(vr54_translate [insn_code] + chip->vr54_automaton_state * 6) / 8];
      temp = (temp >> (8 - (vr54_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;

      temp = vr4130_mulpre_min_issue_delay [(vr4130_mulpre_translate [insn_code] + chip->vr4130_mulpre_automaton_state * 4) / 2];
      temp = (temp >> (8 - (vr4130_mulpre_translate [insn_code] % 2 + 1) * 4)) & 15;
      if (temp > res)
        res = temp;

      temp = vr4130_muldiv_min_issue_delay [vr4130_muldiv_translate [insn_code] + chip->vr4130_muldiv_automaton_state * 6];
      if (temp > res)
        res = temp;

      temp = vr4130_main_min_issue_delay [(vr4130_main_translate [insn_code] + chip->vr4130_main_automaton_state * 5) / 8];
      temp = (temp >> (8 - (vr4130_main_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;

      temp = r24k_fpu_min_issue_delay [r24k_fpu_translate [insn_code] + chip->r24k_fpu_automaton_state * 11];
      if (temp > res)
        res = temp;

      temp = r24k_mdu_min_issue_delay [r24k_mdu_translate [insn_code] + chip->r24k_mdu_automaton_state * 6];
      if (temp > res)
        res = temp;

      temp = r24k_cpu_min_issue_delay [(r24k_cpu_translate [insn_code] + chip->r24k_cpu_automaton_state * 3) / 8];
      temp = (temp >> (8 - (r24k_cpu_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;

      temp = r5k_fpu_min_issue_delay [r5k_fpu_translate [insn_code] + chip->r5k_fpu_automaton_state * 7];
      if (temp > res)
        res = temp;

      temp = r5k_mdu_min_issue_delay [r5k_mdu_translate [insn_code] + chip->r5k_mdu_automaton_state * 6];
      if (temp > res)
        res = temp;

      temp = r5k_cpu_min_issue_delay [(r5k_cpu_translate [insn_code] + chip->r5k_cpu_automaton_state * 3) / 8];
      temp = (temp >> (8 - (r5k_cpu_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;

      temp = r4k_mdu_min_issue_delay [r4k_mdu_translate [insn_code] + chip->r4k_mdu_automaton_state * 8];
      if (temp > res)
        res = temp;

      temp = r4k_cpu_min_issue_delay [r4k_cpu_translate [insn_code] + chip->r4k_cpu_automaton_state * 5];
      if (temp > res)
        res = temp;

      temp = imuldiv_min_issue_delay [imuldiv_translate [insn_code] + chip->imuldiv_automaton_state * 21];
      if (temp > res)
        res = temp;

      temp = alu_min_issue_delay [(alu_translate [insn_code] + chip->alu_automaton_state * 3) / 8];
      temp = (temp >> (8 - (alu_translate [insn_code] % 8 + 1) * 1)) & 1;
      if (temp > res)
        res = temp;
      break;


    default:
      res = -1;
      break;
    }
  return res;
}

static int
internal_state_transition (int insn_code, struct DFA_chip *chip ATTRIBUTE_UNUSED)
{
  int temp ATTRIBUTE_UNUSED;

  switch (insn_code)
    {
    case 0: /* r4k_int_load */
    case 1: /* r4k_int_prefetch */
    case 2: /* r4k_int_store */
    case 12: /* r4k_int_alu */
    case 13: /* r4k_int_branch */
    case 14: /* r4k_int_jump_4k */
      {

        temp = r4k_cpu_transitions [r4k_cpu_translate [insn_code] + chip->r4k_cpu_automaton_state * 5];
        if (temp >= 33)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->r4k_cpu_automaton_state = temp;
        return -1;
      }
    case 3: /* r4k_idiv_4kc */
    case 4: /* r4k_idiv_4kp */
    case 5: /* r4k_mult_4kc */
    case 6: /* r4k_mul_4kc */
    case 7: /* r4k_mult_4kp */
    case 8: /* r4k_mul_4kp */
    case 9: /* r4k_madd_4kp */
    case 10: /* r4k_int_mthilo */
    case 11: /* r4k_int_mfhilo */
    case 15: /* r4k_unknown */
      {
        unsigned char _r4k_mdu_automaton_state;

        temp = r4k_mdu_base [chip->r4k_mdu_automaton_state] + r4k_mdu_translate [insn_code];
        if (r4k_mdu_check [temp] != chip->r4k_mdu_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r4k_mdu_automaton_state = r4k_mdu_transitions [temp];

        temp = r4k_cpu_transitions [r4k_cpu_translate [insn_code] + chip->r4k_cpu_automaton_state * 5];
        if (temp >= 33)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->r4k_cpu_automaton_state = temp;
        chip->r4k_mdu_automaton_state = _r4k_mdu_automaton_state;
        return -1;
      }
    case 16: /* r5k_int_load */
    case 17: /* r5k_int_prefetch */
    case 18: /* r5k_int_store */
    case 26: /* r5k_int_alu */
    case 27: /* r5k_int_branch */
    case 28: /* r5k_int_jump */
      {

        temp = r5k_cpu_transitions [r5k_cpu_translate [insn_code] + chip->r5k_cpu_automaton_state * 3];
        if (temp >= 2)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->r5k_cpu_automaton_state = temp;
        return -1;
      }
    case 19: /* r5k_int_divsi */
    case 20: /* r5k_int_divdi */
    case 21: /* r5k_int_mult */
    case 22: /* r5k_int_mult_64 */
    case 23: /* r5k_int_mul */
    case 24: /* r5k_int_mthilo */
    case 25: /* r5k_int_mfhilo */
    case 29: /* r5k_int_unknown */
      {
        unsigned char _r5k_mdu_automaton_state;

        temp = r5k_mdu_base [chip->r5k_mdu_automaton_state] + r5k_mdu_translate [insn_code];
        if (r5k_mdu_check [temp] != chip->r5k_mdu_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r5k_mdu_automaton_state = r5k_mdu_transitions [temp];

        temp = r5k_cpu_transitions [r5k_cpu_translate [insn_code] + chip->r5k_cpu_automaton_state * 3];
        if (temp >= 2)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->r5k_cpu_automaton_state = temp;
        chip->r5k_mdu_automaton_state = _r5k_mdu_automaton_state;
        return -1;
      }
    case 30: /* r5kf_fadd */
    case 31: /* r5kf_fmove */
    case 32: /* r5kf_fload */
    case 33: /* r5kf_fstore */
    case 34: /* r5kf_fmul_sf */
    case 35: /* r5kf_fmul_df */
    case 36: /* r5kf_fdiv_sf */
    case 37: /* r5kf_fdiv_df */
    case 38: /* r5kf_frsqrt_df */
    case 39: /* r5kf_fcmp */
    case 40: /* r5kf_fcvt_d2s */
    case 41: /* r5kf_fcvt_s2d */
    case 42: /* r5kf_fcvt_f2i */
      {

        temp = r5k_fpu_base [chip->r5k_fpu_automaton_state] + r5k_fpu_translate [insn_code];
        if (r5k_fpu_check [temp] != chip->r5k_fpu_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->r5k_fpu_automaton_state = r5k_fpu_transitions [temp];
        return -1;
      }
    case 43: /* r5kf_fxfer */
      {
        unsigned char _r5k_fpu_automaton_state;

        temp = r5k_fpu_base [chip->r5k_fpu_automaton_state] + r5k_fpu_translate [insn_code];
        if (r5k_fpu_check [temp] != chip->r5k_fpu_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r5k_fpu_automaton_state = r5k_fpu_transitions [temp];

        temp = r5k_cpu_transitions [r5k_cpu_translate [insn_code] + chip->r5k_cpu_automaton_state * 3];
        if (temp >= 2)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->r5k_cpu_automaton_state = temp;
        chip->r5k_fpu_automaton_state = _r5k_fpu_automaton_state;
        return -1;
      }
    case 44: /* r24k_int_load */
    case 45: /* r24k_int_arith */
    case 46: /* r24k_int_jump */
    case 47: /* r24k_int_branch */
    case 54: /* r24k_int_store */
    case 55: /* r24k_unknown_store */
    case 57: /* r24k_int_unknown */
    case 58: /* r24k_int_prefetch */
      {

        temp = r24k_cpu_transitions [r24k_cpu_translate [insn_code] + chip->r24k_cpu_automaton_state * 3];
        if (temp >= 2)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->r24k_cpu_automaton_state = temp;
        return -1;
      }
    case 48: /* r24k_int_mult */
    case 49: /* r24k_int_madd */
    case 50: /* r24k_int_mul3 */
    case 51: /* r24k_int_mfhilo */
    case 52: /* r24k_int_mthilo */
    case 53: /* r24k_int_div */
      {
        unsigned char _r24k_mdu_automaton_state;

        temp = r24k_mdu_transitions [r24k_mdu_translate [insn_code] + chip->r24k_mdu_automaton_state * 6];
        if (temp >= 87)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r24k_mdu_automaton_state = temp;

        temp = r24k_cpu_transitions [r24k_cpu_translate [insn_code] + chip->r24k_cpu_automaton_state * 3];
        if (temp >= 2)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->r24k_cpu_automaton_state = temp;
        chip->r24k_mdu_automaton_state = _r24k_mdu_automaton_state;
        return -1;
      }
    case 56: /* r24k_int_multi */
      {
        unsigned char _r24k_fpu_automaton_state;
        unsigned char _r24k_mdu_automaton_state;

        temp = r24k_fpu_base [chip->r24k_fpu_automaton_state] + r24k_fpu_translate [insn_code];
        if (r24k_fpu_check [temp] != chip->r24k_fpu_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r24k_fpu_automaton_state = r24k_fpu_transitions [temp];

        temp = r24k_mdu_transitions [r24k_mdu_translate [insn_code] + chip->r24k_mdu_automaton_state * 6];
        if (temp >= 87)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r24k_mdu_automaton_state = temp;

        temp = r24k_cpu_transitions [r24k_cpu_translate [insn_code] + chip->r24k_cpu_automaton_state * 3];
        if (temp >= 2)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->r24k_cpu_automaton_state = temp;
        chip->r24k_fpu_automaton_state = _r24k_fpu_automaton_state;
        chip->r24k_mdu_automaton_state = _r24k_mdu_automaton_state;
        return -1;
      }
    case 59: /* r24k_fadd */
    case 60: /* r24k_fmove */
    case 61: /* r24k_fload */
    case 62: /* r24k_fstore */
    case 63: /* r24k_fmul_sf */
    case 64: /* r24k_fmul_df */
    case 65: /* r24k_fdiv_sf */
    case 66: /* r24k_fdiv_df */
    case 67: /* r24k_frsqrt_df */
    case 68: /* r24k_fcmp */
    case 69: /* r24k_fcvt_i2f_s2d */
    case 70: /* r24k_fcvt_s2d */
    case 71: /* r24k_fcvt_f2i */
    case 72: /* r24k_fxfer */
    case 73: /* r24kx_fadd */
    case 74: /* r24kx_fmove */
    case 75: /* r24kx_fload */
    case 76: /* r24kx_fstore */
    case 77: /* r24kx_fmul_sf */
    case 78: /* r24kx_fmul_df */
    case 79: /* r24kx_fdiv_sf */
    case 80: /* r24kx_fdiv_df */
    case 81: /* r24kx_frsqrt_df */
    case 82: /* r24kx_fcmp */
    case 83: /* r24kx_fcvt_i2f_s2d */
    case 84: /* r24kx_fcvt_s2d */
    case 85: /* r24kx_fcvt_f2i */
    case 86: /* r24kx_fxfer */
      {
        unsigned char _r24k_fpu_automaton_state;

        temp = r24k_fpu_base [chip->r24k_fpu_automaton_state] + r24k_fpu_translate [insn_code];
        if (r24k_fpu_check [temp] != chip->r24k_fpu_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r24k_fpu_automaton_state = r24k_fpu_transitions [temp];

        temp = r24k_cpu_transitions [r24k_cpu_translate [insn_code] + chip->r24k_cpu_automaton_state * 3];
        if (temp >= 2)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->r24k_cpu_automaton_state = temp;
        chip->r24k_fpu_automaton_state = _r24k_fpu_automaton_state;
        return -1;
      }
    case 87: /* r3k_load */
    case 90: /* r3k_fmove */
    case 91: /* r3k_fadd */
    case 92: /* r3k_fmul_single */
    case 93: /* r3k_fmul_double */
    case 94: /* r3k_fdiv_single */
    case 95: /* r3k_fdiv_double */
    case 98: /* r4100_load */
    case 115: /* r4300_load */
    case 130: /* r4600_load */
    case 131: /* r4600_fmove */
    case 132: /* r4600_fmul_single */
    case 133: /* r4600_fdiv_single */
    case 134: /* r4600_fdiv_double */
    case 135: /* r4600_fsqrt_single */
    case 136: /* r4600_fsqrt_double */
    case 137: /* r5k_load */
    case 142: /* r5k_fmove */
    case 143: /* r5k_fmul_single */
    case 144: /* r5k_fmul_double */
    case 145: /* r5k_fdiv_single */
    case 146: /* r5k_fsqrt_double */
    case 202: /* r6k_fcmp */
    case 203: /* r6k_fadd */
    case 204: /* r6k_fmul_single */
    case 205: /* r6k_fmul_double */
    case 206: /* r6k_fdiv_single */
    case 207: /* r6k_fdiv_double */
    case 328: /* generic_alu */
    case 329: /* generic_load */
    case 330: /* generic_store */
    case 331: /* generic_xfer */
    case 332: /* generic_branch */
    case 336: /* generic_fcvt */
    case 337: /* generic_fmove */
    case 338: /* generic_fcmp */
    case 339: /* generic_fadd */
    case 340: /* generic_fmul_single */
    case 341: /* generic_fmul_double */
    case 342: /* generic_fdiv_single */
    case 343: /* generic_fdiv_double */
    case 344: /* generic_fsqrt_single */
    case 345: /* generic_fsqrt_double */
    case 346: /* generic_frecip_fsqrt_step */
      {

        temp = alu_transitions [alu_translate [insn_code] + chip->alu_automaton_state * 3];
        if (temp >= 2)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->alu_automaton_state = temp;
        return -1;
      }
    case 88: /* r3k_imul */
    case 89: /* r3k_idiv */
    case 96: /* r4k_imul */
    case 97: /* r4k_idiv */
    case 99: /* r4100_imul_si */
    case 100: /* r4100_imul_di */
    case 101: /* r4100_idiv_si */
    case 102: /* r4100_idiv_di */
    case 116: /* r4300_imul_si */
    case 117: /* r4300_imul_di */
    case 118: /* r4300_idiv_si */
    case 119: /* r4300_idiv_di */
    case 120: /* r4300_fmove */
    case 121: /* r4300_fadd */
    case 122: /* r4300_fmul_single */
    case 123: /* r4300_fmul_double */
    case 124: /* r4300_fdiv_single */
    case 125: /* r4300_fdiv_double */
    case 126: /* r4600_imul */
    case 127: /* r4600_idiv */
    case 128: /* r4650_imul */
    case 129: /* r4650_idiv */
    case 138: /* r5k_imul_si */
    case 139: /* r5k_imul_di */
    case 140: /* r5k_idiv_si */
    case 141: /* r5k_idiv_di */
    case 333: /* generic_hilo */
    case 334: /* generic_imul */
    case 335: /* generic_idiv */
      {

        temp = imuldiv_base [chip->imuldiv_automaton_state] + imuldiv_translate [insn_code];
        if (imuldiv_check [temp] != chip->imuldiv_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->imuldiv_automaton_state = imuldiv_transitions [temp];
        return -1;
      }
    case 103: /* vr4130_multi */
      {
        unsigned char _vr4130_muldiv_automaton_state;

        temp = vr4130_muldiv_base [chip->vr4130_muldiv_automaton_state] + vr4130_muldiv_translate [insn_code];
        if (vr4130_muldiv_check [temp] != chip->vr4130_muldiv_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _vr4130_muldiv_automaton_state = vr4130_muldiv_transitions [temp];

        temp = vr4130_main_transitions [vr4130_main_translate [insn_code] + chip->vr4130_main_automaton_state * 5];
        if (temp >= 6)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->vr4130_main_automaton_state = temp;
        chip->vr4130_muldiv_automaton_state = _vr4130_muldiv_automaton_state;
        return -1;
      }
    case 104: /* vr4130_int */
    case 105: /* vr4130_load */
    case 106: /* vr4130_store */
    case 114: /* vr4130_branch */
      {

        temp = vr4130_main_transitions [vr4130_main_translate [insn_code] + chip->vr4130_main_automaton_state * 5];
        if (temp >= 6)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->vr4130_main_automaton_state = temp;
        return -1;
      }
    case 107: /* vr4130_mfhilo */
    case 108: /* vr4130_mthilo */
    case 111: /* vr4130_macc */
    case 112: /* vr4130_divsi */
    case 113: /* vr4130_divdi */
      {

        temp = vr4130_muldiv_base [chip->vr4130_muldiv_automaton_state] + vr4130_muldiv_translate [insn_code];
        if (vr4130_muldiv_check [temp] != chip->vr4130_muldiv_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->vr4130_muldiv_automaton_state = vr4130_muldiv_transitions [temp];
        return -1;
      }
    case 109: /* vr4130_mulsi */
    case 110: /* vr4130_muldi */
      {
        unsigned char _vr4130_mulpre_automaton_state;

        temp = vr4130_mulpre_transitions [vr4130_mulpre_translate [insn_code] + chip->vr4130_mulpre_automaton_state * 4];
        if (temp >= 5)
          return internal_min_issue_delay (insn_code, chip);
        else
          _vr4130_mulpre_automaton_state = temp;

        temp = vr4130_muldiv_base [chip->vr4130_muldiv_automaton_state] + vr4130_muldiv_translate [insn_code];
        if (vr4130_muldiv_check [temp] != chip->vr4130_muldiv_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->vr4130_muldiv_automaton_state = vr4130_muldiv_transitions [temp];
        chip->vr4130_mulpre_automaton_state = _vr4130_mulpre_automaton_state;
        return -1;
      }
    case 147: /* ir_vr54_unknown */
    case 148: /* ir_vr54_branch */
    case 149: /* ir_vr54_load */
    case 150: /* ir_vr54_store */
    case 151: /* ir_vr54_fstore */
    case 152: /* ir_vr54_condmove */
    case 153: /* ir_vr54_xfer */
    case 154: /* ir_vr54_hilo */
    case 155: /* ir_vr54_arith */
    case 156: /* ir_vr54_imul_si */
    case 157: /* ir_vr54_imul_di */
    case 158: /* ir_vr54_imadd_si */
    case 159: /* ir_vr54_idiv_si */
    case 160: /* ir_vr54_idiv_di */
    case 161: /* ir_vr54_fadd */
    case 162: /* ir_vr54_fmul_sf */
    case 163: /* ir_vr54_fmul_df */
    case 164: /* ir_vr54_fmadd_sf */
    case 165: /* ir_vr54_fmadd_df */
    case 166: /* ir_vr54_fdiv_sf */
    case 167: /* ir_vr54_fdiv_df */
    case 168: /* ir_vr54_fabs */
    case 169: /* ir_vr54_fcmp */
    case 170: /* ir_vr54_fcvt */
    case 171: /* ir_vr54_frsqrt_sf */
    case 172: /* ir_vr54_frsqrt_df */
    case 173: /* ir_vr54_multi */
      {

        temp = vr54_transitions [vr54_translate [insn_code] + chip->vr54_automaton_state * 6];
        if (temp >= 12)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->vr54_automaton_state = temp;
        return -1;
      }
    case 174: /* ir_vr55_unknown */
    case 175: /* ir_vr55_branch */
    case 176: /* ir_vr55_load */
    case 177: /* ir_vr55_store */
    case 178: /* ir_vr55_condmove */
    case 179: /* ir_vr55_xfer */
    case 180: /* ir_vr55_arith */
    case 181: /* ir_vr55_mthilo */
    case 182: /* ir_vr55_mfhilo */
    case 183: /* ir_vr55_imul_si */
    case 184: /* ir_vr55_imul_di */
    case 185: /* ir_vr55_imadd */
    case 186: /* ir_vr55_idiv_si */
    case 187: /* ir_vr55_idiv_di */
    case 188: /* ir_vr55_fadd */
    case 189: /* ir_vr55_fmul_sf */
    case 190: /* ir_vr55_fmul_df */
    case 191: /* ir_vr55_fmadd_sf */
    case 192: /* ir_vr55_fmadd_df */
    case 193: /* ir_vr55_fdiv_sf */
    case 194: /* ir_vr55_fdiv_df */
    case 195: /* ir_vr55_fabs */
    case 196: /* ir_vr55_fcmp */
    case 197: /* ir_vr55_fcvt_sf */
    case 198: /* ir_vr55_fcvt_df */
    case 199: /* ir_vr55_frsqrt_sf */
    case 200: /* ir_vr55_frsqrt_df */
    case 201: /* ir_vr55_multi */
      {

        temp = vr55_transitions [vr55_translate [insn_code] + chip->vr55_automaton_state * 9];
        if (temp >= 120)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->vr55_automaton_state = temp;
        return -1;
      }
    case 208: /* rm7_int_other */
    case 209: /* rm7_ld */
    case 210: /* rm7_st */
    case 214: /* rm7_impy_si_mul */
    case 216: /* rm7_mthilo */
    case 217: /* rm7_mfhilo */
    case 218: /* rm7_ixfer */
    case 219: /* rm7_ibr */
    case 220: /* rm7_fp_quick */
    case 221: /* rm7_fp_other */
    case 222: /* rm7_fp_cvt */
    case 229: /* rm7_unknown */
      {

        temp = rm7000_other_transitions [rm7000_other_translate [insn_code] + chip->rm7000_other_automaton_state * 7];
        if (temp >= 4)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->rm7000_other_automaton_state = temp;
        return -1;
      }
    case 211: /* rm7_idiv_si */
    case 212: /* rm7_idiv_di */
    case 213: /* rm7_impy_si_mult */
    case 215: /* rm7_impy_di */
      {
        unsigned char _rm7000_idiv_automaton_state;

        temp = rm7000_idiv_base [chip->rm7000_idiv_automaton_state] + rm7000_idiv_translate [insn_code];
        if (rm7000_idiv_check [temp] != chip->rm7000_idiv_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _rm7000_idiv_automaton_state = rm7000_idiv_transitions [temp];

        temp = rm7000_other_transitions [rm7000_other_translate [insn_code] + chip->rm7000_other_automaton_state * 7];
        if (temp >= 4)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->rm7000_other_automaton_state = temp;
        chip->rm7000_idiv_automaton_state = _rm7000_idiv_automaton_state;
        return -1;
      }
    case 223: /* rm7_fp_divsqrt_df */
    case 224: /* rm7_fp_divsqrt_sf */
    case 225: /* rm7_fp_rsqrt_df */
    case 226: /* rm7_fp_rsqrt_sf */
    case 227: /* rm7_fp_mpy_sf */
    case 228: /* rm7_fp_mpy_df */
      {
        unsigned char _rm7000_fdiv_automaton_state;

        temp = rm7000_fdiv_transitions [rm7000_fdiv_translate [insn_code] + chip->rm7000_fdiv_automaton_state * 8];
        if (temp >= 207)
          return internal_min_issue_delay (insn_code, chip);
        else
          _rm7000_fdiv_automaton_state = temp;

        temp = rm7000_other_transitions [rm7000_other_translate [insn_code] + chip->rm7000_other_automaton_state * 7];
        if (temp >= 4)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->rm7000_other_automaton_state = temp;
        chip->rm7000_fdiv_automaton_state = _rm7000_fdiv_automaton_state;
        return -1;
      }
    case 230: /* rm9k_load */
    case 231: /* rm9k_store */
    case 232: /* rm9k_int */
    case 233: /* rm9k_int_cmove */
    case 234: /* rm9k_mulsi */
    case 238: /* rm9k_mfhilo */
    case 239: /* rm9k_mthilo */
    case 240: /* rm9k_xfer */
    case 241: /* rm9k_fquick */
    case 242: /* rm9k_fcmove */
    case 243: /* rm9k_fadd */
    case 244: /* rm9k_fmuls */
    case 245: /* rm9k_fmuld */
    case 248: /* rm9k_branch */
    case 249: /* rm9k_unknown */
      {

        temp = rm9k_main_transitions [rm9k_main_translate [insn_code] + chip->rm9k_main_automaton_state * 7];
        if (temp >= 24)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->rm9k_main_automaton_state = temp;
        return -1;
      }
    case 235: /* rm9k_muldi */
    case 236: /* rm9k_divsi */
    case 237: /* rm9k_divdi */
      {
        unsigned char _rm9k_imul_automaton_state;

        temp = rm9k_imul_transitions [rm9k_imul_translate [insn_code] + chip->rm9k_imul_automaton_state * 5];
        if (temp >= 71)
          return internal_min_issue_delay (insn_code, chip);
        else
          _rm9k_imul_automaton_state = temp;

        temp = rm9k_main_transitions [rm9k_main_translate [insn_code] + chip->rm9k_main_automaton_state * 7];
        if (temp >= 24)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->rm9k_main_automaton_state = temp;
        chip->rm9k_imul_automaton_state = _rm9k_imul_automaton_state;
        return -1;
      }
    case 246: /* rm9k_fdivs */
    case 247: /* rm9k_fdivd */
      {
        unsigned char _rm9k_fdiv_automaton_state;

        temp = rm9k_fdiv_transitions [rm9k_fdiv_translate [insn_code] + chip->rm9k_fdiv_automaton_state * 4];
        if (temp >= 38)
          return internal_min_issue_delay (insn_code, chip);
        else
          _rm9k_fdiv_automaton_state = temp;

        temp = rm9k_main_transitions [rm9k_main_translate [insn_code] + chip->rm9k_main_automaton_state * 7];
        if (temp >= 24)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->rm9k_main_automaton_state = temp;
        chip->rm9k_fdiv_automaton_state = _rm9k_fdiv_automaton_state;
        return -1;
      }
    case 250: /* ir_sb1_unknown */
    case 251: /* ir_sb1_branch */
    case 252: /* ir_sb1_load */
    case 253: /* ir_sb1a_load */
    case 254: /* ir_sb1_fpload */
    case 255: /* ir_sb1_fpload_32bitfp */
    case 256: /* ir_sb1_fpidxload */
    case 257: /* ir_sb1_fpidxload_32bitfp */
    case 258: /* ir_sb1_prefetchx */
    case 259: /* ir_sb1_store */
    case 260: /* ir_sb1_fpstore */
    case 261: /* ir_sb1_fpidxstore */
    case 262: /* ir_sb1_simple_alu */
    case 263: /* ir_sb1a_simple_alu */
    case 264: /* ir_sb1_alu */
    case 265: /* ir_sb1_alu_0 */
    case 266: /* ir_sb1_mfhi */
    case 267: /* ir_sb1_mflo */
    case 268: /* ir_sb1_mthilo */
    case 269: /* ir_sb1_mulsi */
    case 270: /* ir_sb1_muldi */
    case 273: /* ir_sb1_fpu_2pipes */
    case 274: /* ir_sb1_fpu_1pipe */
    case 275: /* ir_sb1_fpu_step2_2pipes */
    case 276: /* ir_sb1_fpu_step2_1pipe */
    case 277: /* ir_sb1_fmadd_2pipes */
    case 278: /* ir_sb1_fmadd_1pipe */
    case 279: /* ir_sb1_fcmp */
    case 280: /* ir_sb1_mtxfer */
    case 281: /* ir_sb1_mfxfer */
    case 282: /* ir_sb1_divsf_2pipes */
    case 283: /* ir_sb1_divsf_1pipe */
    case 284: /* ir_sb1_divdf_2pipes */
    case 285: /* ir_sb1_divdf_1pipe */
    case 286: /* ir_sb1_recipsf_2pipes */
    case 287: /* ir_sb1_recipsf_1pipe */
    case 288: /* ir_sb1_recipdf_2pipes */
    case 289: /* ir_sb1_recipdf_1pipe */
    case 290: /* ir_sb1_sqrtsf_2pipes */
    case 291: /* ir_sb1_sqrtsf_1pipe */
    case 292: /* ir_sb1_sqrtdf_2pipes */
    case 293: /* ir_sb1_sqrtdf_1pipe */
    case 294: /* ir_sb1_rsqrtsf_2pipes */
    case 295: /* ir_sb1_rsqrtsf_1pipe */
    case 296: /* ir_sb1_rsqrtdf_2pipes */
    case 297: /* ir_sb1_rsqrtdf_1pipe */
      {

        temp = sb1_cpu_transitions [sb1_cpu_translate [insn_code] + chip->sb1_cpu_automaton_state * 13];
        if (temp >= 32)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->sb1_cpu_automaton_state = temp;
        return -1;
      }
    case 271: /* ir_sb1_divsi */
    case 272: /* ir_sb1_divdi */
      {
        unsigned char _sb1_cpu_div_automaton_state;

        temp = sb1_cpu_div_transitions [sb1_cpu_div_translate [insn_code] + chip->sb1_cpu_div_automaton_state * 4];
        if (temp >= 65)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sb1_cpu_div_automaton_state = temp;

        temp = sb1_cpu_transitions [sb1_cpu_translate [insn_code] + chip->sb1_cpu_automaton_state * 13];
        if (temp >= 32)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->sb1_cpu_automaton_state = temp;
        chip->sb1_cpu_div_automaton_state = _sb1_cpu_div_automaton_state;
        return -1;
      }
    case 298: /* ir_sr70_unknown */
    case 326: /* ir_sr70_multi */
      {

        temp = sr71_cpu_transitions [sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7];
        if (temp >= 160)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->sr71_cpu_automaton_state = temp;
        return -1;
      }
    case 299: /* ir_sr70_branch */
    case 300: /* ir_sr70_load */
    case 301: /* ir_sr70_store */
    case 304: /* ir_sr70_condmove */
    case 307: /* ir_sr70_hilo */
    case 308: /* ir_sr70_arith */
    case 327: /* ir_sr70_nop */
      {
        unsigned char _sr71_cpu1_automaton_state;

        temp = sr71_cpu1_transitions [sr71_cpu1_translate [insn_code] + chip->sr71_cpu1_automaton_state * 7];
        if (temp >= 80)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_cpu1_automaton_state = temp;

        temp = sr71_cpu_transitions [sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7];
        if (temp >= 160)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->sr71_cpu_automaton_state = temp;
        chip->sr71_cpu1_automaton_state = _sr71_cpu1_automaton_state;
        return -1;
      }
    case 302: /* ir_sr70_fload */
    case 303: /* ir_sr70_fstore */
    case 305: /* ir_sr70_xfer_from */
    case 306: /* ir_sr70_xfer_to */
      {
        unsigned char _sr71_cp1_automaton_state;
        unsigned char _sr71_cpu1_automaton_state;

        temp = sr71_cp1_transitions [sr71_cp1_translate [insn_code] + chip->sr71_cp1_automaton_state * 4];
        if (temp >= 4)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_cp1_automaton_state = temp;

        temp = sr71_cpu1_transitions [sr71_cpu1_translate [insn_code] + chip->sr71_cpu1_automaton_state * 7];
        if (temp >= 80)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_cpu1_automaton_state = temp;

        temp = sr71_cpu_transitions [sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7];
        if (temp >= 160)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->sr71_cpu_automaton_state = temp;
        chip->sr71_cp1_automaton_state = _sr71_cp1_automaton_state;
        chip->sr71_cpu1_automaton_state = _sr71_cpu1_automaton_state;
        return -1;
      }
    case 309: /* ir_sr70_imul_si */
    case 310: /* ir_sr70_imul_di */
    case 311: /* ir_sr70_idiv_si */
    case 312: /* ir_sr70_idiv_di */
      {
        unsigned char _sr71_imacc_automaton_state;
        unsigned char _sr71_cpu1_automaton_state;

        temp = sr71_imacc_base [chip->sr71_imacc_automaton_state] + sr71_imacc_translate [insn_code];
        if (sr71_imacc_check [temp] != chip->sr71_imacc_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_imacc_automaton_state = sr71_imacc_transitions [temp];

        temp = sr71_cpu1_transitions [sr71_cpu1_translate [insn_code] + chip->sr71_cpu1_automaton_state * 7];
        if (temp >= 80)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_cpu1_automaton_state = temp;

        temp = sr71_cpu_transitions [sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7];
        if (temp >= 160)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->sr71_cpu_automaton_state = temp;
        chip->sr71_imacc_automaton_state = _sr71_imacc_automaton_state;
        chip->sr71_cpu1_automaton_state = _sr71_cpu1_automaton_state;
        return -1;
      }
    case 313: /* ir_sr70_fadd_sf */
    case 314: /* ir_sr70_fadd_df */
    case 315: /* ir_sr70_fmul_sf */
    case 316: /* ir_sr70_fmul_df */
    case 319: /* ir_sr70_fabs */
    case 320: /* ir_sr70_fcmp */
    case 321: /* ir_sr70_fcvt */
      {
        unsigned char _sr71_cp2_automaton_state;

        temp = sr71_cp2_transitions [sr71_cp2_translate [insn_code] + chip->sr71_cp2_automaton_state * 6];
        if (temp >= 8)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_cp2_automaton_state = temp;

        temp = sr71_cpu_transitions [sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7];
        if (temp >= 160)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->sr71_cpu_automaton_state = temp;
        chip->sr71_cp2_automaton_state = _sr71_cp2_automaton_state;
        return -1;
      }
    case 317: /* ir_sr70_fdiv_sf */
    case 318: /* ir_sr70_fdiv_df */
    case 322: /* ir_sr70_fsqrt_sf */
    case 323: /* ir_sr70_fsqrt_df */
    case 324: /* ir_sr70_frsqrt_sf */
    case 325: /* ir_sr70_frsqrt_df */
      {
        unsigned char _sr71_fextra_automaton_state;
        unsigned char _sr71_cp2_automaton_state;

        temp = sr71_fextra_base [chip->sr71_fextra_automaton_state] + sr71_fextra_translate [insn_code];
        if (sr71_fextra_check [temp] != chip->sr71_fextra_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_fextra_automaton_state = sr71_fextra_transitions [temp];

        temp = sr71_cp2_transitions [sr71_cp2_translate [insn_code] + chip->sr71_cp2_automaton_state * 6];
        if (temp >= 8)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_cp2_automaton_state = temp;

        temp = sr71_cpu_transitions [sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7];
        if (temp >= 160)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->sr71_cpu_automaton_state = temp;
        chip->sr71_fextra_automaton_state = _sr71_fextra_automaton_state;
        chip->sr71_cp2_automaton_state = _sr71_cp2_automaton_state;
        return -1;
      }
    case 347: /* $advance_cycle */
      {
        unsigned char _sr71_imacc_automaton_state;
        unsigned char _sr71_fextra_automaton_state;
        unsigned char _sr71_cp2_automaton_state;
        unsigned char _sr71_cp1_automaton_state;
        unsigned char _sr71_cpu1_automaton_state;
        unsigned char _sr71_cpu_automaton_state;
        unsigned char _sb1_cpu_div_automaton_state;
        unsigned char _sb1_cpu_automaton_state;
        unsigned char _rm9k_fdiv_automaton_state;
        unsigned char _rm9k_imul_automaton_state;
        unsigned char _rm9k_main_automaton_state;
        unsigned char _rm7000_idiv_automaton_state;
        unsigned char _rm7000_fdiv_automaton_state;
        unsigned char _rm7000_other_automaton_state;
        unsigned char _vr55_automaton_state;
        unsigned char _vr54_automaton_state;
        unsigned char _vr4130_mulpre_automaton_state;
        unsigned char _vr4130_muldiv_automaton_state;
        unsigned char _vr4130_main_automaton_state;
        unsigned char _r24k_fpu_automaton_state;
        unsigned char _r24k_mdu_automaton_state;
        unsigned char _r24k_cpu_automaton_state;
        unsigned char _r5k_fpu_automaton_state;
        unsigned char _r5k_mdu_automaton_state;
        unsigned char _r5k_cpu_automaton_state;
        unsigned char _r4k_mdu_automaton_state;
        unsigned char _r4k_cpu_automaton_state;
        unsigned char _imuldiv_automaton_state;

        temp = sr71_imacc_base [chip->sr71_imacc_automaton_state] + sr71_imacc_translate [insn_code];
        if (sr71_imacc_check [temp] != chip->sr71_imacc_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_imacc_automaton_state = sr71_imacc_transitions [temp];

        temp = sr71_fextra_base [chip->sr71_fextra_automaton_state] + sr71_fextra_translate [insn_code];
        if (sr71_fextra_check [temp] != chip->sr71_fextra_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_fextra_automaton_state = sr71_fextra_transitions [temp];

        temp = sr71_cp2_transitions [sr71_cp2_translate [insn_code] + chip->sr71_cp2_automaton_state * 6];
        if (temp >= 8)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_cp2_automaton_state = temp;

        temp = sr71_cp1_transitions [sr71_cp1_translate [insn_code] + chip->sr71_cp1_automaton_state * 4];
        if (temp >= 4)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_cp1_automaton_state = temp;

        temp = sr71_cpu1_transitions [sr71_cpu1_translate [insn_code] + chip->sr71_cpu1_automaton_state * 7];
        if (temp >= 80)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_cpu1_automaton_state = temp;

        temp = sr71_cpu_transitions [sr71_cpu_translate [insn_code] + chip->sr71_cpu_automaton_state * 7];
        if (temp >= 160)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sr71_cpu_automaton_state = temp;

        temp = sb1_cpu_div_transitions [sb1_cpu_div_translate [insn_code] + chip->sb1_cpu_div_automaton_state * 4];
        if (temp >= 65)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sb1_cpu_div_automaton_state = temp;

        temp = sb1_cpu_transitions [sb1_cpu_translate [insn_code] + chip->sb1_cpu_automaton_state * 13];
        if (temp >= 32)
          return internal_min_issue_delay (insn_code, chip);
        else
          _sb1_cpu_automaton_state = temp;

        temp = rm9k_fdiv_transitions [rm9k_fdiv_translate [insn_code] + chip->rm9k_fdiv_automaton_state * 4];
        if (temp >= 38)
          return internal_min_issue_delay (insn_code, chip);
        else
          _rm9k_fdiv_automaton_state = temp;

        temp = rm9k_imul_transitions [rm9k_imul_translate [insn_code] + chip->rm9k_imul_automaton_state * 5];
        if (temp >= 71)
          return internal_min_issue_delay (insn_code, chip);
        else
          _rm9k_imul_automaton_state = temp;

        temp = rm9k_main_transitions [rm9k_main_translate [insn_code] + chip->rm9k_main_automaton_state * 7];
        if (temp >= 24)
          return internal_min_issue_delay (insn_code, chip);
        else
          _rm9k_main_automaton_state = temp;

        temp = rm7000_idiv_base [chip->rm7000_idiv_automaton_state] + rm7000_idiv_translate [insn_code];
        if (rm7000_idiv_check [temp] != chip->rm7000_idiv_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _rm7000_idiv_automaton_state = rm7000_idiv_transitions [temp];

        temp = rm7000_fdiv_transitions [rm7000_fdiv_translate [insn_code] + chip->rm7000_fdiv_automaton_state * 8];
        if (temp >= 207)
          return internal_min_issue_delay (insn_code, chip);
        else
          _rm7000_fdiv_automaton_state = temp;

        temp = rm7000_other_transitions [rm7000_other_translate [insn_code] + chip->rm7000_other_automaton_state * 7];
        if (temp >= 4)
          return internal_min_issue_delay (insn_code, chip);
        else
          _rm7000_other_automaton_state = temp;

        temp = vr55_transitions [vr55_translate [insn_code] + chip->vr55_automaton_state * 9];
        if (temp >= 120)
          return internal_min_issue_delay (insn_code, chip);
        else
          _vr55_automaton_state = temp;

        temp = vr54_transitions [vr54_translate [insn_code] + chip->vr54_automaton_state * 6];
        if (temp >= 12)
          return internal_min_issue_delay (insn_code, chip);
        else
          _vr54_automaton_state = temp;

        temp = vr4130_mulpre_transitions [vr4130_mulpre_translate [insn_code] + chip->vr4130_mulpre_automaton_state * 4];
        if (temp >= 5)
          return internal_min_issue_delay (insn_code, chip);
        else
          _vr4130_mulpre_automaton_state = temp;

        temp = vr4130_muldiv_base [chip->vr4130_muldiv_automaton_state] + vr4130_muldiv_translate [insn_code];
        if (vr4130_muldiv_check [temp] != chip->vr4130_muldiv_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _vr4130_muldiv_automaton_state = vr4130_muldiv_transitions [temp];

        temp = vr4130_main_transitions [vr4130_main_translate [insn_code] + chip->vr4130_main_automaton_state * 5];
        if (temp >= 6)
          return internal_min_issue_delay (insn_code, chip);
        else
          _vr4130_main_automaton_state = temp;

        temp = r24k_fpu_base [chip->r24k_fpu_automaton_state] + r24k_fpu_translate [insn_code];
        if (r24k_fpu_check [temp] != chip->r24k_fpu_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r24k_fpu_automaton_state = r24k_fpu_transitions [temp];

        temp = r24k_mdu_transitions [r24k_mdu_translate [insn_code] + chip->r24k_mdu_automaton_state * 6];
        if (temp >= 87)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r24k_mdu_automaton_state = temp;

        temp = r24k_cpu_transitions [r24k_cpu_translate [insn_code] + chip->r24k_cpu_automaton_state * 3];
        if (temp >= 2)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r24k_cpu_automaton_state = temp;

        temp = r5k_fpu_base [chip->r5k_fpu_automaton_state] + r5k_fpu_translate [insn_code];
        if (r5k_fpu_check [temp] != chip->r5k_fpu_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r5k_fpu_automaton_state = r5k_fpu_transitions [temp];

        temp = r5k_mdu_base [chip->r5k_mdu_automaton_state] + r5k_mdu_translate [insn_code];
        if (r5k_mdu_check [temp] != chip->r5k_mdu_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r5k_mdu_automaton_state = r5k_mdu_transitions [temp];

        temp = r5k_cpu_transitions [r5k_cpu_translate [insn_code] + chip->r5k_cpu_automaton_state * 3];
        if (temp >= 2)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r5k_cpu_automaton_state = temp;

        temp = r4k_mdu_base [chip->r4k_mdu_automaton_state] + r4k_mdu_translate [insn_code];
        if (r4k_mdu_check [temp] != chip->r4k_mdu_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r4k_mdu_automaton_state = r4k_mdu_transitions [temp];

        temp = r4k_cpu_transitions [r4k_cpu_translate [insn_code] + chip->r4k_cpu_automaton_state * 5];
        if (temp >= 33)
          return internal_min_issue_delay (insn_code, chip);
        else
          _r4k_cpu_automaton_state = temp;

        temp = imuldiv_base [chip->imuldiv_automaton_state] + imuldiv_translate [insn_code];
        if (imuldiv_check [temp] != chip->imuldiv_automaton_state)
          return internal_min_issue_delay (insn_code, chip);
        else
          _imuldiv_automaton_state = imuldiv_transitions [temp];

        temp = alu_transitions [alu_translate [insn_code] + chip->alu_automaton_state * 3];
        if (temp >= 2)
          return internal_min_issue_delay (insn_code, chip);
        else
          chip->alu_automaton_state = temp;
        chip->sr71_imacc_automaton_state = _sr71_imacc_automaton_state;
        chip->sr71_fextra_automaton_state = _sr71_fextra_automaton_state;
        chip->sr71_cp2_automaton_state = _sr71_cp2_automaton_state;
        chip->sr71_cp1_automaton_state = _sr71_cp1_automaton_state;
        chip->sr71_cpu1_automaton_state = _sr71_cpu1_automaton_state;
        chip->sr71_cpu_automaton_state = _sr71_cpu_automaton_state;
        chip->sb1_cpu_div_automaton_state = _sb1_cpu_div_automaton_state;
        chip->sb1_cpu_automaton_state = _sb1_cpu_automaton_state;
        chip->rm9k_fdiv_automaton_state = _rm9k_fdiv_automaton_state;
        chip->rm9k_imul_automaton_state = _rm9k_imul_automaton_state;
        chip->rm9k_main_automaton_state = _rm9k_main_automaton_state;
        chip->rm7000_idiv_automaton_state = _rm7000_idiv_automaton_state;
        chip->rm7000_fdiv_automaton_state = _rm7000_fdiv_automaton_state;
        chip->rm7000_other_automaton_state = _rm7000_other_automaton_state;
        chip->vr55_automaton_state = _vr55_automaton_state;
        chip->vr54_automaton_state = _vr54_automaton_state;
        chip->vr4130_mulpre_automaton_state = _vr4130_mulpre_automaton_state;
        chip->vr4130_muldiv_automaton_state = _vr4130_muldiv_automaton_state;
        chip->vr4130_main_automaton_state = _vr4130_main_automaton_state;
        chip->r24k_fpu_automaton_state = _r24k_fpu_automaton_state;
        chip->r24k_mdu_automaton_state = _r24k_mdu_automaton_state;
        chip->r24k_cpu_automaton_state = _r24k_cpu_automaton_state;
        chip->r5k_fpu_automaton_state = _r5k_fpu_automaton_state;
        chip->r5k_mdu_automaton_state = _r5k_mdu_automaton_state;
        chip->r5k_cpu_automaton_state = _r5k_cpu_automaton_state;
        chip->r4k_mdu_automaton_state = _r4k_mdu_automaton_state;
        chip->r4k_cpu_automaton_state = _r4k_cpu_automaton_state;
        chip->imuldiv_automaton_state = _imuldiv_automaton_state;
        return -1;
      }

    default:
      return -1;
    }
}


static int *dfa_insn_codes;

static int dfa_insn_codes_length;

static void
dfa_insn_code_enlarge (int uid)
{
  int i = dfa_insn_codes_length;
  dfa_insn_codes_length = 2 * uid;
  dfa_insn_codes = xrealloc (dfa_insn_codes,
                 dfa_insn_codes_length * sizeof(int));
  for (; i < dfa_insn_codes_length; i++)
    dfa_insn_codes[i] = -1;
}

static inline int
dfa_insn_code (rtx insn)
{
  int uid = INSN_UID (insn);
  int insn_code;

  if (uid >= dfa_insn_codes_length)
    dfa_insn_code_enlarge (uid);

  insn_code = dfa_insn_codes[uid];
  if (insn_code < 0)
    {
      insn_code = internal_dfa_insn_code (insn);
      dfa_insn_codes[uid] = insn_code;
    }
  return insn_code;
}

int
state_transition (state_t state, rtx insn)
{
  int insn_code;

  if (insn != 0)
    {
      insn_code = dfa_insn_code (insn);
      if (insn_code > DFA__ADVANCE_CYCLE)
        return -1;
    }
  else
    insn_code = DFA__ADVANCE_CYCLE;

  return internal_state_transition (insn_code, state);
}

int
min_issue_delay (state_t state, rtx insn)
{
  int insn_code;

  if (insn != 0)
    {
      insn_code = dfa_insn_code (insn);
      if (insn_code > DFA__ADVANCE_CYCLE)
        return 0;
    }
  else
    insn_code = DFA__ADVANCE_CYCLE;

  return internal_min_issue_delay (insn_code, state);
}

static int
internal_state_dead_lock_p (struct DFA_chip *ARG_UNUSED (chip))
{
  return 0/* FALSE */;
}

int
state_dead_lock_p (state_t state)
{
  return internal_state_dead_lock_p (state);
}

int
state_size (void)
{
  return sizeof (struct DFA_chip);
}

static inline void
internal_reset (struct DFA_chip *chip)
{
  memset (chip, 0, sizeof (struct DFA_chip));
}

void
state_reset (state_t state)
{
  internal_reset (state);
}

int
min_insn_conflict_delay (state_t state, rtx insn, rtx insn2)
{
  struct DFA_chip DFA_chip;
  int insn_code, insn2_code, transition;

  if (insn != 0)
    {
      insn_code = dfa_insn_code (insn);
      if (insn_code > DFA__ADVANCE_CYCLE)
        return 0;
    }
  else
    insn_code = DFA__ADVANCE_CYCLE;


  if (insn2 != 0)
    {
      insn2_code = dfa_insn_code (insn2);
      if (insn2_code > DFA__ADVANCE_CYCLE)
        return 0;
    }
  else
    insn2_code = DFA__ADVANCE_CYCLE;

  memcpy (&DFA_chip, state, sizeof (DFA_chip));
  internal_reset (&DFA_chip);
  transition = internal_state_transition (insn_code, &DFA_chip);
  gcc_assert (transition <= 0);
  return internal_min_issue_delay (insn2_code, &DFA_chip);
}

static int
internal_insn_latency (int insn_code ATTRIBUTE_UNUSED,
	int insn2_code ATTRIBUTE_UNUSED,
	rtx insn ATTRIBUTE_UNUSED,
	rtx insn2 ATTRIBUTE_UNUSED)
{
  static const unsigned char default_latencies[] =
    {
        2,   1,   1,  34,  35,   2,   4,  32,
       32,  34,   1,   2,   1,   1,   1,   1,
        2,   1,   1,  34,  66,   2,   9,   4,
        1,   2,   1,   1,   2,   1,   4,   4,
        3,   1,   4,   5,  17,  32,  35,   2,
        4,   6,   5,   2,   2,   1,   1,   1,
        1,   1,   5,   5,   1,  36,   1,   1,
        1,   0,   1,   8,   8,   6,   2,   8,
       10,  34,  64,  70,   4,   8,  12,  10,
        4,   4,   4,   3,   1,   4,   5,  17,
       32,  35,   2,   4,   6,   5,   2,   2,
       12,  35,   1,   2,   4,   5,  12,  19,
       10,  69,   2,   1,   4,  35,  67,   1,
        1,   3,   1,   3,   1,   4,   6,   3,
       36,  72,   0,   2,   5,   8,  37,  69,
        1,   3,   5,   8,  29,  58,  10,  42,
        4,  36,   2,   1,   8,  32,  61,  31,
       60,   2,   5,   9,  36,  68,   1,   4,
        5,  21,  36,   1,   3,   2,   1,   1,
        4,   2,   1,   1,   3,   4,   3,  42,
       74,   4,   5,   6,   9,  10,  42,  72,
        2,   2,   6,  61, 121,   1,   1,   2,
        3,   0,   2,   2,   1,   1,   5,   5,
        9,   5,  42,  74,   4,   5,   6,   9,
       10,  30,  59,   2,   2,   4,   6,  60,
      118,   1,   2,   3,   5,   6,  15,  16,
        1,   2,   1,  36,  68,   5,   2,   9,
        3,   1,   2,   3,   4,   4,   4,  36,
       21,  68,  38,   4,   5,   1,   3,   1,
        1,   2,   3,   7,  38,  70,   1,   5,
        2,   2,   2,   6,   6,   9,  22,  37,
        2,   1,   1,   0,   1,   0,   0,   1,
        0,   1,   0,   1,   1,   1,   2,   1,
        1,   1,   1,   1,   4,   3,   4,  36,
       68,   4,   4,   8,   8,   8,   8,   4,
        5,   1,  24,  24,  32,  32,  12,  12,
       20,  20,  28,  28,  40,  40,  16,  16,
       28,  28,   1,   6,   2,   1,   9,   1,
        4,   6,   9,   1,   1,   4,   6,  41,
       73,   8,  10,   8,  16,  60, 120,   4,
       10,  12,  62, 122,  48, 240,   1,   1,
        1,   3,   1,   2,   1,   1,  17,  38,
        1,   2,   3,   4,   7,   8,  23,  36,
       54, 112,   5,
    };
  if (insn_code >= DFA__ADVANCE_CYCLE || insn2_code >= DFA__ADVANCE_CYCLE)
    return 0;
  switch (insn_code)
    {
    case 16:
      switch (insn2_code)
        {
        case 28:
          return 3;
        }
      break;
    case 23:
      switch (insn2_code)
        {
        case 28:
          return 3;
        }
      break;
    case 25:
      switch (insn2_code)
        {
        case 28:
          return 3;
        }
      break;
    case 26:
      switch (insn2_code)
        {
        case 28:
          return 2;
        }
      break;
    case 39:
      switch (insn2_code)
        {
        case 31:
          return 1;
        }
      break;
    case 44:
      switch (insn2_code)
        {
        case 58:
          return 3;
        case 54:
          if (!store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 44:
          return 3;
        }
      break;
    case 45:
      switch (insn2_code)
        {
        case 58:
          return 2;
        case 54:
          if (!store_data_bypass_p (insn, insn2))
            return 2;
          break;
        case 44:
          return 2;
        }
      break;
    case 50:
      switch (insn2_code)
        {
        case 58:
          return 6;
        case 54:
          if (!store_data_bypass_p (insn, insn2))
            return 6;
          break;
        case 44:
          return 6;
        }
      break;
    case 51:
      switch (insn2_code)
        {
        case 58:
          return 6;
        case 54:
          if (!store_data_bypass_p (insn, insn2))
            return 6;
          break;
        case 44:
          return 6;
        }
      break;
    case 52:
      switch (insn2_code)
        {
        case 49:
          return 2;
        }
      break;
    case 56:
      switch (insn2_code)
        {
        case 58:
          return 2;
        case 54:
          if (!store_data_bypass_p (insn, insn2))
            return 2;
          break;
        case 44:
          return 2;
        }
      break;
    case 68:
      switch (insn2_code)
        {
        case 60:
          return 2;
        }
      break;
    case 71:
      switch (insn2_code)
        {
        case 58:
          return 11;
        case 54:
          if (!store_data_bypass_p (insn, insn2))
            return 11;
          break;
        case 44:
          return 11;
        }
      break;
    case 72:
      switch (insn2_code)
        {
        case 58:
          return 5;
        case 54:
          if (!store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 44:
          return 5;
        }
      break;
    case 82:
      switch (insn2_code)
        {
        case 74:
          return 1;
        }
      break;
    case 85:
      switch (insn2_code)
        {
        case 58:
          return 6;
        case 54:
          if (!store_data_bypass_p (insn, insn2))
            return 6;
          break;
        case 44:
          return 6;
        }
      break;
    case 86:
      switch (insn2_code)
        {
        case 58:
          return 3;
        case 54:
          if (!store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 44:
          return 3;
        }
      break;
    case 109:
      switch (insn2_code)
        {
        case 107:
          return 1;
        case 111:
          if (mips_linked_madd_p (insn, insn2))
            return 1;
          break;
        }
      break;
    case 110:
      switch (insn2_code)
        {
        case 107:
          return 3;
        }
      break;
    case 111:
      switch (insn2_code)
        {
        case 107:
          return 1;
        case 111:
          if (mips_linked_madd_p (insn, insn2))
            return 1;
          break;
        }
      break;
    case 176:
      switch (insn2_code)
        {
        case 187:
          return 4;
        case 186:
          return 4;
        case 185:
          return 4;
        case 184:
          return 4;
        case 183:
          return 4;
        case 181:
          return 4;
        }
      break;
    case 180:
      switch (insn2_code)
        {
        case 187:
          return 2;
        case 186:
          return 2;
        case 185:
          return 2;
        case 184:
          return 2;
        case 183:
          return 2;
        case 181:
          return 2;
        }
      break;
    case 183:
      switch (insn2_code)
        {
        case 182:
          return 2;
        case 185:
          if (mips_linked_madd_p (insn, insn2))
            return 1;
          break;
        }
      break;
    case 184:
      switch (insn2_code)
        {
        case 182:
          return 4;
        }
      break;
    case 185:
      switch (insn2_code)
        {
        case 182:
          return 2;
        case 185:
          if (mips_linked_madd_p (insn, insn2))
            return 1;
          break;
        }
      break;
    case 252:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 258:
          return 3;
        case 257:
          return 3;
        case 256:
          return 3;
        case 255:
          return 3;
        case 254:
          return 3;
        case 253:
          return 3;
        case 252:
          return 3;
        }
      break;
    case 253:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 258:
          return 3;
        case 257:
          return 3;
        case 256:
          return 3;
        case 255:
          return 3;
        case 254:
          return 3;
        case 253:
          return 3;
        case 252:
          return 3;
        }
      break;
    case 254:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 258:
          return 3;
        case 257:
          return 3;
        case 256:
          return 3;
        case 255:
          return 3;
        case 254:
          return 3;
        case 253:
          return 3;
        case 252:
          return 3;
        }
      break;
    case 255:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 258:
          return 3;
        case 257:
          return 3;
        case 256:
          return 3;
        case 255:
          return 3;
        case 254:
          return 3;
        case 253:
          return 3;
        case 252:
          return 3;
        }
      break;
    case 256:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 258:
          return 3;
        case 257:
          return 3;
        case 256:
          return 3;
        case 255:
          return 3;
        case 254:
          return 3;
        case 253:
          return 3;
        case 252:
          return 3;
        }
      break;
    case 257:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 3;
          break;
        case 258:
          return 3;
        case 257:
          return 3;
        case 256:
          return 3;
        case 255:
          return 3;
        case 254:
          return 3;
        case 253:
          return 3;
        case 252:
          return 3;
        }
      break;
    case 263:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 258:
          return 5;
        case 257:
          return 5;
        case 256:
          return 5;
        case 255:
          return 5;
        case 254:
          return 5;
        case 253:
          return 5;
        case 252:
          return 5;
        }
      break;
    case 264:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 258:
          return 5;
        case 257:
          return 5;
        case 256:
          return 5;
        case 255:
          return 5;
        case 254:
          return 5;
        case 253:
          return 5;
        case 252:
          return 5;
        }
      break;
    case 265:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 258:
          return 5;
        case 257:
          return 5;
        case 256:
          return 5;
        case 255:
          return 5;
        case 254:
          return 5;
        case 253:
          return 5;
        case 252:
          return 5;
        }
      break;
    case 266:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 258:
          return 5;
        case 257:
          return 5;
        case 256:
          return 5;
        case 255:
          return 5;
        case 254:
          return 5;
        case 253:
          return 5;
        case 252:
          return 5;
        }
      break;
    case 267:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 5;
          break;
        case 258:
          return 5;
        case 257:
          return 5;
        case 256:
          return 5;
        case 255:
          return 5;
        case 254:
          return 5;
        case 253:
          return 5;
        case 252:
          return 5;
        }
      break;
    case 268:
      switch (insn2_code)
        {
        case 267:
          return 3;
        case 266:
          return 3;
        }
      break;
    case 269:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 7;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 7;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 7;
          break;
        case 258:
          return 7;
        case 257:
          return 7;
        case 256:
          return 7;
        case 255:
          return 7;
        case 254:
          return 7;
        case 253:
          return 7;
        case 252:
          return 7;
        }
      break;
    case 270:
      switch (insn2_code)
        {
        case 261:
          if (mips_store_data_bypass_p (insn, insn2))
            return 7;
          break;
        case 260:
          if (mips_store_data_bypass_p (insn, insn2))
            return 7;
          break;
        case 259:
          if (mips_store_data_bypass_p (insn, insn2))
            return 7;
          break;
        case 258:
          return 7;
        case 257:
          return 7;
        case 256:
          return 7;
        case 255:
          return 7;
        case 254:
          return 7;
        case 253:
          return 7;
        case 252:
          return 7;
        case 267:
          return 3;
        }
      break;
    }
  return default_latencies[insn_code];
}

int
insn_latency (rtx insn, rtx insn2)
{
  int insn_code, insn2_code;

  if (insn != 0)
    {
      insn_code = dfa_insn_code (insn);
      if (insn_code > DFA__ADVANCE_CYCLE)
        return 0;
    }
  else
    insn_code = DFA__ADVANCE_CYCLE;


  if (insn2 != 0)
    {
      insn2_code = dfa_insn_code (insn2);
      if (insn2_code > DFA__ADVANCE_CYCLE)
        return 0;
    }
  else
    insn2_code = DFA__ADVANCE_CYCLE;

  return internal_insn_latency (insn_code, insn2_code, insn, insn2);
}

void
print_reservation (FILE *f, rtx insn ATTRIBUTE_UNUSED)
{
  static const char *const reservation_names[] =
    {
      "r4k_ixu_arith",
      "r4k_ixu_arith",
      "r4k_ixu_arith",
      "(r4k_ixu_arith+r4k_ixu_mpydiv*34)",
      "(r4k_ixu_arith+r4k_ixu_mpydiv*35)",
      "(r4k_ixu_arith+r4k_ixu_mpydiv*2)",
      "((r4k_ixu_arith+r4k_ixu_mpydiv))*3",
      "(r4k_ixu_arith+r4k_ixu_mpydiv*32)",
      "((r4k_ixu_arith+r4k_ixu_mpydiv))*32",
      "(r4k_ixu_arith+r4k_ixu_mpydiv*34)",
      "(r4k_ixu_arith+r4k_ixu_mpydiv)",
      "(r4k_ixu_arith+r4k_ixu_mpydiv)",
      "r4k_ixu_arith",
      "r4k_ixu_arith",
      "r4k_ixu_arith",
      "(r4k_ixu_arith+r4k_ixu_mpydiv)",
      "r5k_ixu_arith",
      "r5k_ixu_arith",
      "r5k_ixu_arith",
      "(r5k_ixu_arith+r5k_ixu_mpydiv*34)",
      "(r5k_ixu_arith+r5k_ixu_mpydiv*66)",
      "(r5k_ixu_arith+r5k_ixu_mpydiv*2)",
      "(r5k_ixu_arith+r5k_ixu_mpydiv*2)",
      "(r5k_ixu_arith+r5k_ixu_mpydiv*2)",
      "(r5k_ixu_arith+r5k_ixu_mpydiv)",
      "(r5k_ixu_arith+r5k_ixu_mpydiv)",
      "r5k_ixu_arith",
      "r5k_ixu_arith",
      "r5k_ixu_arith",
      "(r5k_ixu_arith+r5k_ixu_mpydiv)",
      "r5kf_fpu_arith",
      "r5kf_fpu_arith",
      "r5kf_fpu_arith",
      "r5kf_fpu_arith",
      "r5kf_fpu_arith",
      "r5kf_fpu_arith*2",
      "r5kf_fpu_arith*14",
      "r5kf_fpu_arith*29",
      "r5kf_fpu_arith*31",
      "r5kf_fpu_arith",
      "r5kf_fpu_arith",
      "r5kf_fpu_arith",
      "r5kf_fpu_arith",
      "(r5k_ixu_arith+r5kf_fpu_arith)",
      "(r24k_iss+r24k_ixu_arith)",
      "(r24k_iss+r24k_ixu_arith)",
      "(r24k_iss+r24k_ixu_arith)",
      "(r24k_iss+r24k_ixu_arith)",
      "(r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c))",
      "(r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c))",
      "(r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c)*5)",
      "(r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c))",
      "(r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c))",
      "(r24k_iss+((r24k_mul3a+r24k_mul3b+r24k_mul3c))*36)",
      "(r24k_iss+r24k_ixu_arith)",
      "(r24k_iss+r24k_ixu_arith)",
      "(r24k_iss+r24k_ixu_arith+r24k_fpu_arith+(r24k_mul3a+r24k_mul3b+r24k_mul3c))",
      "r24k_iss",
      "(r24k_iss+r24k_ixu_arith)",
      "r24k_fpu_iss",
      "r24k_fpu_iss",
      "r24k_fpu_iss",
      "r24k_fpu_iss",
      "r24k_fpu_iss",
      "r24k_fpu_iss,r24k_fpu_arith*2",
      "r24k_fpu_iss,r24k_fpu_arith*26",
      "r24k_fpu_iss,r24k_fpu_arith*56",
      "r24k_fpu_iss,r24k_fpu_arith*60",
      "r24k_fpu_iss",
      "r24k_fpu_iss",
      "r24k_fpu_iss",
      "r24k_fpu_iss",
      "r24k_fpu_iss",
      "r24kx_fpu_iss",
      "r24kx_fpu_iss",
      "r24kx_fpu_iss",
      "r24kx_fpu_iss",
      "r24kx_fpu_iss",
      "r24kx_fpu_iss,r24k_fpu_arith",
      "r24kx_fpu_iss,r24k_fpu_arith*13",
      "r24kx_fpu_iss,r24k_fpu_arith*28",
      "r24kx_fpu_iss,r24k_fpu_arith*30",
      "r24kx_fpu_iss",
      "r24kx_fpu_iss",
      "r24kx_fpu_iss",
      "r24kx_fpu_iss",
      "r24kx_fpu_iss",
      "alu",
      "imuldiv*12",
      "imuldiv*35",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "imuldiv*10",
      "imuldiv*69",
      "alu",
      "imuldiv",
      "imuldiv*4",
      "imuldiv*35",
      "imuldiv*67",
      "(vr4130_alu1+vr4130_alu2+vr4130_dcache+vr4130_muldiv)",
      "vr4130_alu1|vr4130_alu2",
      "vr4130_dcache",
      "vr4130_dcache",
      "vr4130_muldiv",
      "vr4130_muldiv",
      "(vr4130_muldiv+vr4130_mulpre*2)",
      "(vr4130_muldiv*3+vr4130_mulpre*4)",
      "vr4130_muldiv",
      "vr4130_muldiv*36",
      "vr4130_muldiv*72",
      "vr4130_alu1|vr4130_alu2",
      "alu",
      "imuldiv*5",
      "imuldiv*8",
      "imuldiv*37",
      "imuldiv*69",
      "imuldiv",
      "imuldiv*3",
      "imuldiv*5",
      "imuldiv*8",
      "imuldiv*29",
      "imuldiv*58",
      "imuldiv*10",
      "imuldiv*42",
      "imuldiv*4",
      "imuldiv*36",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "imuldiv*5",
      "imuldiv*9",
      "imuldiv*36",
      "imuldiv*68",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "(vr54_dp0+vr54_dp1+vr54_mem+vr54_mac)",
      "vr54_dp0|vr54_dp1",
      "vr54_mem",
      "vr54_mem",
      "vr54_mem",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_mac",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "vr54_dp0|vr54_dp1",
      "(vr54_dp0+vr54_dp1+vr54_mem+vr54_mac)",
      "(vr55_dp0+vr55_dp1+vr55_mem+vr55_mac+vr55_fp+vr55_bru)",
      "vr55_bru",
      "vr55_mem",
      "vr55_mem",
      "vr55_dp0|vr55_dp1",
      "vr55_dp0|vr55_dp1",
      "vr55_dp0|vr55_dp1",
      "vr55_mac",
      "vr55_mac",
      "vr55_mac",
      "vr55_mac*4",
      "vr55_mac",
      "vr55_mac",
      "vr55_mac",
      "vr55_fp",
      "vr55_mac",
      "vr55_mac",
      "vr55_mac",
      "vr55_mac",
      "vr55_mac",
      "vr55_mac",
      "vr55_fp",
      "vr55_fp",
      "vr55_fp",
      "vr55_fp",
      "vr55_mac",
      "vr55_mac",
      "(vr55_dp0+vr55_dp1+vr55_mem+vr55_mac+vr55_fp+vr55_bru)",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "rm7_iaddsub",
      "rm7_imem",
      "rm7_imem",
      "(rm7_impydiv+rm7_impydiv_iter*36)",
      "(rm7_impydiv+rm7_impydiv_iter*68)",
      "(rm7_impydiv+rm7_impydiv_iter*3)",
      "rm7_impydiv",
      "(rm7_impydiv+rm7_impydiv_iter*8)",
      "rm7_impydiv",
      "rm7_impydiv",
      "rm7_iaddsub",
      "rm7_branch",
      "rm7_fpadd",
      "rm7_fpadd",
      "rm7_fpadd",
      "(rm7_fpdivsqr+rm7_fpdivsqr_iter*36)",
      "(rm7_fpdivsqr+rm7_fpdivsqr_iter*21)",
      "(rm7_fpdivsqr+rm7_fpdivsqr_iter*68)",
      "(rm7_fpdivsqr+rm7_fpdivsqr_iter*38)",
      "(rm7_fpmpy+rm7_fpmpy_iter)",
      "(rm7_fpmpy+rm7_fpmpy_iter*2)",
      "rm7_single_dispatch",
      "rm9k_m",
      "rm9k_m",
      "rm9k_any1|rm9k_any2",
      "rm9k_any1|rm9k_any2",
      "rm9k_f_int",
      "(rm9k_f_int+rm9k_imul*7)",
      "(rm9k_f_int+rm9k_imul*38)",
      "(rm9k_f_int+rm9k_imul*70)",
      "rm9k_f_int",
      "rm9k_f_int",
      "rm9k_m",
      "rm9k_f_float",
      "rm9k_m",
      "rm9k_f_float",
      "rm9k_f_float",
      "rm9k_f_float*3",
      "(rm9k_f_float+rm9k_fdiv*22)",
      "(rm9k_f_float+rm9k_fdiv*37)",
      "rm9k_any1|rm9k_any2",
      "(rm9k_m+rm9k_f_int+rm9k_any1+rm9k_any2)",
      "(sb1_ls0+sb1_ls1+sb1_ex0+sb1_ex1+sb1_fp0+sb1_fp1)",
      "sb1_ex0",
      "sb1_ls0|sb1_ls1",
      "sb1_ls0|sb1_ls1",
      "sb1_ls0|sb1_ls1",
      "sb1_ls0|sb1_ls1",
      "sb1_ls1",
      "sb1_ls1",
      "sb1_ls1",
      "(sb1_ls0+sb1_ex1)|(sb1_ls0+sb1_ex0)|(sb1_ls1+sb1_ex1)|(sb1_ls1+sb1_ex0)",
      "(sb1_ls0+sb1_fp1)|(sb1_ls0+sb1_fp0)|(sb1_ls1+sb1_fp1)|(sb1_ls1+sb1_fp0)",
      "(sb1_ls1+sb1_fp1)|(sb1_ls1+sb1_fp0)",
      "sb1_ls1|sb1_ex1|sb1_ex0",
      "sb1_ex1|sb1_ex0",
      "sb1_ex1|sb1_ex0",
      "sb1_ex0",
      "sb1_ex1",
      "sb1_ex1",
      "sb1_ex1",
      "(sb1_ex1+sb1_mul)",
      "(sb1_ex1+sb1_mul),sb1_mul",
      "sb1_ex1,nothing*3,sb1_div*32",
      "sb1_ex1,nothing*3,sb1_div*64",
      "sb1_fp1|sb1_fp0",
      "sb1_fp1",
      "sb1_fp1|sb1_fp0",
      "sb1_fp1",
      "sb1_fp1|sb1_fp0",
      "sb1_fp1",
      "sb1_fp1",
      "sb1_fp0",
      "sb1_fp0",
      "sb1_fp1|sb1_fp0",
      "sb1_fp1",
      "sb1_fp1|sb1_fp0",
      "sb1_fp1",
      "sb1_fp1|sb1_fp0",
      "sb1_fp1",
      "sb1_fp1|sb1_fp0",
      "sb1_fp1",
      "sb1_fp1|sb1_fp0",
      "sb1_fp1",
      "sb1_fp1|sb1_fp0",
      "sb1_fp1",
      "sb1_fp1|sb1_fp0",
      "sb1_fp1",
      "sb1_fp1|sb1_fp0",
      "sb1_fp1",
      "serial_dispatch",
      "ri_branch",
      "ri_mem",
      "ri_mem",
      "(cpu_iss+cp1_iss),(ri_mem+rf_ldmem)",
      "(cpu_iss+cp1_iss),(fpu_mov+ri_mem)",
      "ri_insns",
      "(cpu_iss+cp1_iss),(fpu_mov+ri_mem)",
      "(cpu_iss+cp1_iss),(ri_mem+rf_ldmem)",
      "ri_insns",
      "ri_insns",
      "ri_alux,ipu_alux,ipu_macc_iter",
      "ri_alux,ipu_alux,ipu_macc_iter*3",
      "ri_alux,ipu_alux,ipu_macc_iter*38",
      "ri_alux,ipu_alux,ipu_macc_iter*70",
      "rf_insn,fpu_fpu",
      "rf_insn,fpu_fpu",
      "rf_insn,fpu_fpu",
      "rf_insn,fpu_fpu*6",
      "(rf_multi1+fpu_iter*51)",
      "(rf_multi1+fpu_iter*109)",
      "rf_insn,fpu_fpu",
      "rf_insn,fpu_fpu",
      "rf_insn,fpu_fpu*4",
      "(rf_multi1+fpu_iter*53)",
      "(rf_multi1+fpu_iter*111)",
      "(rf_multi1+fpu_iter*39)",
      "(rf_multi1+fpu_iter*229)",
      "serial_dispatch",
      "ri_insns",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "imuldiv*3",
      "imuldiv*17",
      "imuldiv*38",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "alu",
      "nothing"
    };
  int insn_code;

  if (insn == 0)
    insn_code = DFA__ADVANCE_CYCLE;
  else
    {
      insn_code = dfa_insn_code (insn);
      if (insn_code > DFA__ADVANCE_CYCLE)
        insn_code = DFA__ADVANCE_CYCLE;
    }
  fputs (reservation_names[insn_code], f);
}


#if CPU_UNITS_QUERY

int
get_cpu_unit_code (const char *cpu_unit_name)
{
  struct name_code {const char *name; int code;};
  int cmp, l, m, h;
  static struct name_code name_code_table [] =
    {
    };

  /* The following is binary search: */
  l = 0;
  h = sizeof (name_code_table) / sizeof (struct name_code) - 1;
  while (l <= h)
    {
      m = (l + h) / 2;
      cmp = strcmp (cpu_unit_name, name_code_table [m].name);
      if (cmp < 0)
        h = m - 1;
      else if (cmp > 0)
        l = m + 1;
      else
        return name_code_table [m].code;
    }
  return -1;
}

int
cpu_unit_reservation_p (state_t state, int cpu_unit_code)
{
  gcc_assert (cpu_unit_code >= 0 && cpu_unit_code < 0);
  return 0;
}


#endif /* #if CPU_UNITS_QUERY */

void
dfa_clean_insn_cache (void)
{
  int i;

  for (i = 0; i < dfa_insn_codes_length; i++)
    dfa_insn_codes [i] = -1;
}

void
dfa_clear_single_insn_cache (rtx insn)
{
  int i;

  i = INSN_UID (insn);
  if (i < dfa_insn_codes_length)
    dfa_insn_codes [i] = -1;
}

void
dfa_start (void)
{
  dfa_insn_codes_length = get_max_uid ();
  dfa_insn_codes = xmalloc (dfa_insn_codes_length * sizeof (int));
  dfa_clean_insn_cache ();
}

void
dfa_finish (void)
{
  free (dfa_insn_codes);
}

