var messages = { "messageData" :[
{"recid":0,"messageId":"a9283896","severityName":"Info","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression PRDATA, LHS Width 32, RHS Width 56, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 65.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_891490687","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":65}],"argList":{"2":"32","3":"56","4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"1":"0"},"argInstanceList":{},"argLineList":{"6":"65"},"rtlId":"b2cfba92_00200"},
{"recid":1,"messageId":"fc8f3383","severityName":"Info","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 6, Specified limit 5, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 37.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_891490687","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":37}],"argList":{"7":"6","8":"5","4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"37"},"rtlId":""},
{"recid":2,"messageId":"2b1ee7aa","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"seq_block_has_duplicate_assign","messagesString":"Signal is assigned more than once in a sequential block. Signal PRDATA, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Total Assigns Count 2, First Assign at Line 59, Second Assign at Line 62.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_891490687","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.2.3.3","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":59},{"0":62}],"argList":{"4":"APB_SLAVE","7":"2"},"argFileList":{"5":"0"},"argSignalList":{"9":"0"},"argInstanceList":{},"argLineList":{"10":"59","11":"62"},"rtlId":""}]};
