<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1094" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1094{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1094{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1094{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1094{left:96px;bottom:1088px;letter-spacing:-0.11px;}
#t5_1094{left:69px;bottom:1029px;letter-spacing:0.13px;}
#t6_1094{left:151px;bottom:1029px;letter-spacing:0.14px;word-spacing:0.01px;}
#t7_1094{left:69px;bottom:1005px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t8_1094{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_1094{left:69px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_1094{left:69px;bottom:947px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tb_1094{left:69px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tc_1094{left:95px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#td_1094{left:95px;bottom:891px;letter-spacing:-0.13px;word-spacing:0.02px;}
#te_1094{left:123px;bottom:872px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tf_1094{left:123px;bottom:854px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tg_1094{left:95px;bottom:836px;letter-spacing:-0.14px;}
#th_1094{left:95px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ti_1094{left:69px;bottom:793px;letter-spacing:-0.13px;word-spacing:-0.61px;}
#tj_1094{left:69px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tk_1094{left:69px;bottom:759px;letter-spacing:-0.18px;word-spacing:-0.35px;}
#tl_1094{left:69px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tm_1094{left:69px;bottom:719px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tn_1094{left:69px;bottom:697px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#to_1094{left:69px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_1094{left:69px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_1094{left:69px;bottom:639px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tr_1094{left:69px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ts_1094{left:69px;bottom:554px;letter-spacing:0.16px;}
#tt_1094{left:150px;bottom:554px;letter-spacing:0.2px;word-spacing:-0.03px;}
#tu_1094{left:69px;bottom:529px;letter-spacing:-0.16px;word-spacing:-1.29px;}
#tv_1094{left:69px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tw_1094{left:69px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_1094{left:69px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_1094{left:69px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tz_1094{left:69px;bottom:437px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t10_1094{left:69px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#t11_1094{left:69px;bottom:396px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t12_1094{left:69px;bottom:379px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t13_1094{left:69px;bottom:352px;}
#t14_1094{left:95px;bottom:356px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t15_1094{left:215px;bottom:356px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t16_1094{left:95px;bottom:339px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t17_1094{left:69px;bottom:313px;}
#t18_1094{left:95px;bottom:316px;letter-spacing:-0.17px;word-spacing:-1.1px;}
#t19_1094{left:192px;bottom:316px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t1a_1094{left:373px;bottom:316px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#t1b_1094{left:606px;bottom:316px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t1c_1094{left:95px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t1d_1094{left:95px;bottom:283px;letter-spacing:-0.14px;}
#t1e_1094{left:69px;bottom:214px;letter-spacing:0.16px;}
#t1f_1094{left:150px;bottom:214px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t1g_1094{left:69px;bottom:189px;letter-spacing:-0.14px;word-spacing:-1.43px;}
#t1h_1094{left:69px;bottom:173px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#t1i_1094{left:69px;bottom:156px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_1094{left:69px;bottom:139px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_1094{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1094{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1094{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1094{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1094{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_1094{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1094{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s8_1094{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1094" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1094Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1094" style="-webkit-user-select: none;"><object width="935" height="1210" data="1094/1094.svg" type="image/svg+xml" id="pdf1094" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1094" class="t s1_1094">30-6 </span><span id="t2_1094" class="t s1_1094">Vol. 3C </span>
<span id="t3_1094" class="t s2_1094">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_1094" class="t s3_1094">FI; </span>
<span id="t5_1094" class="t s4_1094">30.2.3 </span><span id="t6_1094" class="t s4_1094">Virtualizing User-Interrupt Notifications </span>
<span id="t7_1094" class="t s5_1094">Section 7.5 describes the process of user-interrupt notification identification and processing. If the “virtual-inter- </span>
<span id="t8_1094" class="t s5_1094">rupt delivery” VM-execution control is 1, this process is modified as described in the following paragraphs. </span>
<span id="t9_1094" class="t s5_1094">The virtualized form of user-interrupt notification identification begins as described in Section 30.2.2. Following </span>
<span id="ta_1094" class="t s5_1094">this, instead of writing zero to the EOI register in the local APIC, the logical processor performs the initial steps of </span>
<span id="tb_1094" class="t s5_1094">EOI virtualization: </span>
<span id="tc_1094" class="t s5_1094">VISR[V] := 0; </span>
<span id="td_1094" class="t s5_1094">IF any bit is set in VISR </span>
<span id="te_1094" class="t s5_1094">THEN SVI := highest index of bit set in VISR </span>
<span id="tf_1094" class="t s5_1094">ELSE SVI := 0; </span>
<span id="tg_1094" class="t s5_1094">FI; </span>
<span id="th_1094" class="t s5_1094">perform PPR virtualization (Section 30.1.3); </span>
<span id="ti_1094" class="t s5_1094">Unlike EOI virtualization resulting from a guest write to the EOI register (as defined for virtual-interrupt delivery), </span>
<span id="tj_1094" class="t s5_1094">the logical processor does not check the EOI-exit bitmap as part of this modified form of user-interrupt notification </span>
<span id="tk_1094" class="t s5_1094">identification, and the corresponding VM exits cannot occur. </span>
<span id="tl_1094" class="t s5_1094">Following this modified form of user-interrupt notification identification, the logical processor then performs user- </span>
<span id="tm_1094" class="t s5_1094">interrupt notification processing as specified in Section 7.5.2. </span>
<span id="tn_1094" class="t s5_1094">A logical processor is not interruptible during this modified form of user-interrupt notification identification or </span>
<span id="to_1094" class="t s5_1094">between it and any subsequent user-interrupt notification processing. </span>
<span id="tp_1094" class="t s5_1094">If the user-interrupt notification identification that precedes user-interrupt notification processing occurred while </span>
<span id="tq_1094" class="t s5_1094">the logical processor was in the HLT state, the logical processor returns to the HLT state following user-interrupt </span>
<span id="tr_1094" class="t s5_1094">notification processing. </span>
<span id="ts_1094" class="t s6_1094">30.3 </span><span id="tt_1094" class="t s6_1094">VIRTUALIZING CR8-BASED TPR ACCESSES </span>
<span id="tu_1094" class="t s5_1094">In 64-bit mode, software can access the local APIC’s task-priority register (TPR) through CR8. Specifically, software </span>
<span id="tv_1094" class="t s5_1094">uses the MOV from CR8 and MOV to CR8 instructions (see Section 11.8.6, “Task Priority in IA-32e Mode”). This </span>
<span id="tw_1094" class="t s5_1094">section describes how these accesses can be virtualized. </span>
<span id="tx_1094" class="t s5_1094">A virtual-machine monitor can virtualize these CR8-based APIC accesses by setting the “CR8-load exiting” and </span>
<span id="ty_1094" class="t s5_1094">“CR8-store exiting” VM-execution controls, ensuring that the accesses cause VM exits (see Section 26.1.3). Alter- </span>
<span id="tz_1094" class="t s5_1094">natively, there are methods for virtualizing some CR8-based APIC accesses without VM exits. </span>
<span id="t10_1094" class="t s5_1094">Normally, an execution of MOV from CR8 or MOV to CR8 that does not fault or cause a VM exit accesses the APIC’s </span>
<span id="t11_1094" class="t s5_1094">TPR. However, such an execution are treated specially if the “use TPR shadow” VM-execution control is 1. The </span>
<span id="t12_1094" class="t s5_1094">following items provide details: </span>
<span id="t13_1094" class="t s7_1094">• </span><span id="t14_1094" class="t s8_1094">MOV from CR8. </span><span id="t15_1094" class="t s5_1094">The instruction loads bits 3:0 of its destination operand with bits 7:4 of VTPR (see Section </span>
<span id="t16_1094" class="t s5_1094">30.1.1). Bits 63:4 of the destination operand are cleared. </span>
<span id="t17_1094" class="t s7_1094">• </span><span id="t18_1094" class="t s8_1094">MOV to CR8. </span><span id="t19_1094" class="t s5_1094">The instruction stores bits </span><span id="t1a_1094" class="t s5_1094">3:0 of its source operand into bits </span><span id="t1b_1094" class="t s5_1094">7:4 of VTPR; the remainder of VTPR </span>
<span id="t1c_1094" class="t s5_1094">(bits 3:0 and bits 31:8) are cleared. Following this, the processor performs TPR virtualization (see Section </span>
<span id="t1d_1094" class="t s5_1094">30.1.2). </span>
<span id="t1e_1094" class="t s6_1094">30.4 </span><span id="t1f_1094" class="t s6_1094">VIRTUALIZING MEMORY-MAPPED APIC ACCESSES </span>
<span id="t1g_1094" class="t s5_1094">When the local APIC is in xAPIC mode, software accesses the local APIC’s control registers using a memory-mapped </span>
<span id="t1h_1094" class="t s5_1094">interface. Specifically, software uses linear addresses that translate to physical addresses on page frame indicated </span>
<span id="t1i_1094" class="t s5_1094">by the base address in the IA32_APIC_BASE MSR (see Section 11.4.4, “Local APIC Status and Location”). This </span>
<span id="t1j_1094" class="t s5_1094">section describes how these accesses can be virtualized. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
