<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!DOCTYPE register-collection-file>
<register-collection-file xmlns="http://www.freescale.com/schema/ddd/1.0/regdata" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.freescale.com/schema/ddd/1.0/regdata RegisterData.xsd">

<register-collection>
  <name>SPI0_Layout</name>
  <register-sets>
    <register-set-descriptor>
      <name>Serial Peripheral Interface (SPI0)</name>
      <registers>
        <register>
          <name>SPI0_S</name>
          <access>R</access>
          <register-details-file-name>SPI0/SPI0_S.xml</register-details-file-name>
          <offset>0</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x40075000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>SPI0_BR</name>
          <access>RW</access>
          <register-details-file-name>SPI0/SPI0_BR.xml</register-details-file-name>
          <offset>0x1</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x40075000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>SPI0_C2</name>
          <access>RW</access>
          <register-details-file-name>SPI0/SPI0_C2.xml</register-details-file-name>
          <offset>0x2</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x40075000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>SPI0_C1</name>
          <access>RW</access>
          <register-details-file-name>SPI0/SPI0_C1.xml</register-details-file-name>
          <offset>0x3</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x40075000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>SPI0_ML</name>
          <access>RW</access>
          <register-details-file-name>SPI0/SPI0_ML.xml</register-details-file-name>
          <offset>0x4</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x40075000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>SPI0_MH</name>
          <access>RW</access>
          <register-details-file-name>SPI0/SPI0_MH.xml</register-details-file-name>
          <offset>0x5</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x40075000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>SPI0_DL</name>
          <access>RW</access>
          <register-details-file-name>SPI0/SPI0_DL.xml</register-details-file-name>
          <offset>0x6</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x40075000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>SPI0_DH</name>
          <access>RW</access>
          <register-details-file-name>SPI0/SPI0_DH.xml</register-details-file-name>
          <offset>0x7</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x40075000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>SPI0_CI</name>
          <access>RW</access>
          <register-details-file-name>SPI0/SPI0_CI.xml</register-details-file-name>
          <offset>0xA</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x40075000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>SPI0_C3</name>
          <access>RW</access>
          <register-details-file-name>SPI0/SPI0_C3.xml</register-details-file-name>
          <offset>0xB</offset>
          <size>1</size>
          <base>
            <direct-base>
              <base-address>0x40075000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
      </registers>
    </register-set-descriptor>
  </register-sets>
</register-collection>

</register-collection-file>
