{"vcs1":{"timestamp_begin":1750905925.907543661, "rt":0.31, "ut":0.18, "st":0.07}}
{"vcselab":{"timestamp_begin":1750905926.289857414, "rt":0.20, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1750905926.547387224, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750905925.607086259}
{"VCS_COMP_START_TIME": 1750905925.607086259}
{"VCS_COMP_END_TIME": 1750905926.903894171}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2512258}}
{"stitch_vcselab": {"peak_mem": 2512298}}
