#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jul 22 13:00:48 2025
# Process ID         : 17310
# Current directory  : /home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog
# Command line       : xsim -source {xsim.dir/example/xsim_script.tcl}
# Log file           : /home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/xsim.log
# Journal file       : /home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/xsim.jou
# Running On         : DESKTOP-S15BKKL
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
# CPU Frequency      : 2808.009 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 4050 MB
# Swap memory        : 0 MB
# Total Virtual      : 4050 MB
# Available Virtual  : 1567 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/example/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2024.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 10025.879 ; gain = 306.062 ; free physical = 121 ; free virtual = 1057
# xsim {example} -view {{example_dataflow_ana.wcfg}} -tclbatch {example.tcl} -protoinst {example.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file example.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_example_top/AESL_inst_example//AESL_inst_example_activity
Time resolution is 1 ps
open_wave_config example_dataflow_ana.wcfg
source example.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set a__b__c__return_group [add_wave_group a__b__c__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_example_top/AESL_inst_example/interrupt -into $a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_BRESP -into $a__b__c__return_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_BREADY -into $a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_BVALID -into $a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_RRESP -into $a__b__c__return_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_RDATA -into $a__b__c__return_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_RREADY -into $a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_RVALID -into $a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_ARREADY -into $a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_ARVALID -into $a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_ARADDR -into $a__b__c__return_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_WSTRB -into $a__b__c__return_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_WDATA -into $a__b__c__return_group -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_WREADY -into $a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_WVALID -into $a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_AWREADY -into $a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_AWVALID -into $a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/AESL_inst_example/s_axi_BUS_A_AWADDR -into $a__b__c__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_example_top/AESL_inst_example/ap_done -into $blocksiggroup
## add_wave /apatb_example_top/AESL_inst_example/ap_idle -into $blocksiggroup
## add_wave /apatb_example_top/AESL_inst_example/ap_ready -into $blocksiggroup
## add_wave /apatb_example_top/AESL_inst_example/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_example_top/AESL_inst_example/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_example_top/AESL_inst_example/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_example_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_example_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_example_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_example_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_example_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_example_top/LENGTH_c -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_a__b__c__return_group [add_wave_group a__b__c__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_example_top/BUS_A_INTERRUPT -into $tb_a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/BUS_A_BRESP -into $tb_a__b__c__return_group -radix hex
## add_wave /apatb_example_top/BUS_A_BREADY -into $tb_a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/BUS_A_BVALID -into $tb_a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/BUS_A_RRESP -into $tb_a__b__c__return_group -radix hex
## add_wave /apatb_example_top/BUS_A_RDATA -into $tb_a__b__c__return_group -radix hex
## add_wave /apatb_example_top/BUS_A_RREADY -into $tb_a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/BUS_A_RVALID -into $tb_a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/BUS_A_ARREADY -into $tb_a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/BUS_A_ARVALID -into $tb_a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/BUS_A_ARADDR -into $tb_a__b__c__return_group -radix hex
## add_wave /apatb_example_top/BUS_A_WSTRB -into $tb_a__b__c__return_group -radix hex
## add_wave /apatb_example_top/BUS_A_WDATA -into $tb_a__b__c__return_group -radix hex
## add_wave /apatb_example_top/BUS_A_WREADY -into $tb_a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/BUS_A_WVALID -into $tb_a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/BUS_A_AWREADY -into $tb_a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/BUS_A_AWVALID -into $tb_a__b__c__return_group -color #ffff00 -radix hex
## add_wave /apatb_example_top/BUS_A_AWADDR -into $tb_a__b__c__return_group -radix hex
## save_wave_config example.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "635000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 695 ns : File "/home/hyeon/workspace/sample1/hls_component/example/hls/sim/verilog/example.autotb.v" Line 284
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10495.719 ; gain = 469.840 ; free physical = 110 ; free virtual = 1013
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting xsim at Tue Jul 22 13:09:30 2025...
