// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/28/2019 17:46:49"

// 
// Device: Altera 5CSEBA6U23I7DK Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module hdmi_init (
	clk_ref,
	select,
	current_value,
	state,
	i2c_states,
	ready_out,
	initialized_out,
	i2c_sda,
	i2c_scl);
input 	clk_ref;
input 	select;
output 	[7:0] current_value;
output 	[4:0] state;
output 	[7:0] i2c_states;
output 	ready_out;
output 	initialized_out;
inout 	i2c_sda;
output 	i2c_scl;

// Design Ports Information
// current_value[0]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_value[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_value[2]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_value[3]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_value[4]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_value[5]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_value[6]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_value[7]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[0]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[1]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state[4]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[0]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[2]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[3]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[4]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[5]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[6]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_states[7]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ready_out	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// initialized_out	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_scl	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_sda	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_ref	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \i2c_sda~input_o ;
wire \clk_ref~input_o ;
wire \clk_ref~inputCLKENA0_outclk ;
wire \i2c|clk_divider|Add0~5_sumout ;
wire \reset_toggle~0_combout ;
wire \reset_toggle~q ;
wire \select~input_o ;
wire \sr_latch_n|always0~0_combout ;
wire \sr_latch_n|comb~0_combout ;
wire \sr_latch_n|output_Q~combout ;
wire \i2c|clk_divider|count[6]~DUPLICATE_q ;
wire \i2c|clk_divider|count[1]~DUPLICATE_q ;
wire \i2c|clk_divider|Add0~14 ;
wire \i2c|clk_divider|Add0~17_sumout ;
wire \i2c|clk_divider|Equal0~0_combout ;
wire \i2c|clk_divider|count[8]~0_combout ;
wire \i2c|clk_divider|Add0~6 ;
wire \i2c|clk_divider|Add0~1_sumout ;
wire \i2c|clk_divider|Add0~2 ;
wire \i2c|clk_divider|Add0~33_sumout ;
wire \i2c|clk_divider|Add0~34 ;
wire \i2c|clk_divider|Add0~29_sumout ;
wire \i2c|clk_divider|Add0~30 ;
wire \i2c|clk_divider|Add0~25_sumout ;
wire \i2c|clk_divider|Add0~26 ;
wire \i2c|clk_divider|Add0~21_sumout ;
wire \i2c|clk_divider|Add0~22 ;
wire \i2c|clk_divider|Add0~9_sumout ;
wire \i2c|clk_divider|Add0~10 ;
wire \i2c|clk_divider|Add0~13_sumout ;
wire \i2c|clk_divider|i2c_clk~0_combout ;
wire \i2c|clk_divider|i2c_clk~q ;
wire \i2c|master|Add0~10 ;
wire \i2c|master|Add0~13_sumout ;
wire \i2c|master|count[3]~feeder_combout ;
wire \~GND~combout ;
wire \i2c|master|state~21_combout ;
wire \i2c|master|state.STATE_WACK2~q ;
wire \i2c|master|state~25_combout ;
wire \i2c|master|state.STATE_WACK~q ;
wire \i2c|master|count[1]~0_combout ;
wire \i2c|master|Selector18~3_combout ;
wire \i2c|master|count[1]~1_combout ;
wire \i2c|master|Add0~14 ;
wire \i2c|master|Add0~17_sumout ;
wire \i2c|master|count[4]~feeder_combout ;
wire \i2c|master|Add0~18 ;
wire \i2c|master|Add0~21_sumout ;
wire \i2c|master|count[5]~feeder_combout ;
wire \i2c|master|count[5]~DUPLICATE_q ;
wire \i2c|master|Add0~22 ;
wire \i2c|master|Add0~25_sumout ;
wire \i2c|master|count[6]~feeder_combout ;
wire \i2c|master|count[6]~DUPLICATE_q ;
wire \i2c|master|Add0~26 ;
wire \i2c|master|Add0~29_sumout ;
wire \i2c|master|count[7]~feeder_combout ;
wire \i2c|master|Equal0~1_combout ;
wire \i2c|master|state.STATE_WACK2~DUPLICATE_q ;
wire \i2c|master|Selector8~0_combout ;
wire \i2c|master|state.STATE_DATA~q ;
wire \i2c|master|state~22_combout ;
wire \i2c|master|state.STATE_WACK3~q ;
wire \i2c|master|state~24_combout ;
wire \i2c|master|state.STATE_PRE_STOP~q ;
wire \i2c|master|state~23_combout ;
wire \i2c|master|state.STATE_STOP~q ;
wire \i2c|master|state~26_combout ;
wire \i2c|master|state.STATE_IDLE~DUPLICATE_q ;
wire \i2c|master|ready~combout ;
wire \i2c|master|state.STATE_START~feeder_combout ;
wire \i2c|master|state.STATE_START~q ;
wire \i2c|master|Selector2~0_combout ;
wire \i2c|master|state.STATE_ADDR~q ;
wire \i2c|master|Selector18~1_combout ;
wire \i2c|master|WideOr5~0_combout ;
wire \i2c|master|Selector18~0_combout ;
wire \i2c|master|Add0~1_sumout ;
wire \i2c|master|Selector18~2_combout ;
wire \i2c|master|Add0~2 ;
wire \i2c|master|Add0~5_sumout ;
wire \i2c|master|count[1]~feeder_combout ;
wire \i2c|master|count[1]~DUPLICATE_q ;
wire \i2c|master|Add0~6 ;
wire \i2c|master|Add0~9_sumout ;
wire \i2c|master|count[2]~feeder_combout ;
wire \i2c|master|count[2]~DUPLICATE_q ;
wire \i2c|master|Equal0~0_combout ;
wire \i2c|master|Selector5~0_combout ;
wire \i2c|master|state.STATE_REG_ADDR~q ;
wire \i2c|master|count[0]~DUPLICATE_q ;
wire \i2c|master|Selector19~0_combout ;
wire \i2c|master|state.STATE_DATA~DUPLICATE_q ;
wire \comb~0_combout ;
wire \next_state.STATE_START_234~combout ;
wire \current_state.STATE_START~0_combout ;
wire \current_state.STATE_START~q ;
wire \i2c|master|state.STATE_IDLE~q ;
wire \Selector5~0_combout ;
wire \next_state.STATE_WRITE_222~combout ;
wire \current_state.STATE_WRITE~q ;
wire \next_state.STATE_IDLE_228~combout ;
wire \current_state.STATE_IDLE~q ;
wire \count[0]~1_combout ;
wire \Selector6~0_combout ;
wire \next_state.STATE_STOP_216~combout ;
wire \current_state.STATE_STOP~q ;
wire \Add0~9_sumout ;
wire \Selector3~0_combout ;
wire \Add0~10 ;
wire \Add0~1_sumout ;
wire \Selector1~0_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Selector0~0_combout ;
wire \Add0~6 ;
wire \Add0~17_sumout ;
wire \Selector9~0_combout ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \Selector10~0_combout ;
wire \Add0~14 ;
wire \Add0~21_sumout ;
wire \Selector11~0_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Selector12~0_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Selector13~0_combout ;
wire \WideOr10~0_combout ;
wire \WideOr10~1_combout ;
wire \WideOr15~0_combout ;
wire \WideOr8~0_combout ;
wire \WideOr9~0_combout ;
wire \WideOr12~0_combout ;
wire \WideOr13~0_combout ;
wire \WideOr14~0_combout ;
wire \i2c|master|saved_data[1]~0_combout ;
wire \WideOr15~1_combout ;
wire \i2c|master|saved_data[0]~1_combout ;
wire \i2c|master|Mux2~4_combout ;
wire \WideOr11~0_combout ;
wire \i2c|master|Mux2~0_combout ;
wire \WideOr2~0_combout ;
wire \WideOr1~0_combout ;
wire \WideOr6~0_combout ;
wire \WideOr6~1_combout ;
wire \WideOr5~0_combout ;
wire \WideOr4~0_combout ;
wire \WideOr4~1_combout ;
wire \WideOr7~0_combout ;
wire \WideOr7~1_combout ;
wire \i2c|master|Mux1~4_combout ;
wire \WideOr0~0_combout ;
wire \WideOr3~0_combout ;
wire \i2c|master|Mux1~0_combout ;
wire \i2c|master|Selector19~1_combout ;
wire \i2c|master|i2c_sda_val~q ;
wire \i2c|master|i2c_sda_val~1_combout ;
wire \i2c|master|i2c_sda_val~en_q ;
wire \state~1_combout ;
wire \i2c|master|WideOr3~combout ;
wire \i2c|master|WideOr2~combout ;
wire \i2c|master|WideOr1~combout ;
wire \i2c|master|WideOr0~combout ;
wire \i2c|master|state.STATE_PRE_STOP~DUPLICATE_q ;
wire \i2c|master|always0~0_combout ;
wire \i2c|master|i2c_scl_enable~q ;
wire \i2c|master|i2c_scl~0_combout ;
wire [7:0] count;
wire [7:0] \i2c|master|saved_reg_id ;
wire [7:0] \i2c|master|saved_data ;
wire [8:0] \i2c|clk_divider|count ;
wire [7:0] \i2c|master|count ;


// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \current_value[0]~output (
	.i(!\WideOr15~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[0]),
	.obar());
// synopsys translate_off
defparam \current_value[0]~output .bus_hold = "false";
defparam \current_value[0]~output .open_drain_output = "false";
defparam \current_value[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \current_value[1]~output (
	.i(!\WideOr14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[1]),
	.obar());
// synopsys translate_off
defparam \current_value[1]~output .bus_hold = "false";
defparam \current_value[1]~output .open_drain_output = "false";
defparam \current_value[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \current_value[2]~output (
	.i(\WideOr13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[2]),
	.obar());
// synopsys translate_off
defparam \current_value[2]~output .bus_hold = "false";
defparam \current_value[2]~output .open_drain_output = "false";
defparam \current_value[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \current_value[3]~output (
	.i(\WideOr12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[3]),
	.obar());
// synopsys translate_off
defparam \current_value[3]~output .bus_hold = "false";
defparam \current_value[3]~output .open_drain_output = "false";
defparam \current_value[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \current_value[4]~output (
	.i(\WideOr11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[4]),
	.obar());
// synopsys translate_off
defparam \current_value[4]~output .bus_hold = "false";
defparam \current_value[4]~output .open_drain_output = "false";
defparam \current_value[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \current_value[5]~output (
	.i(\WideOr10~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[5]),
	.obar());
// synopsys translate_off
defparam \current_value[5]~output .bus_hold = "false";
defparam \current_value[5]~output .open_drain_output = "false";
defparam \current_value[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \current_value[6]~output (
	.i(\WideOr9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[6]),
	.obar());
// synopsys translate_off
defparam \current_value[6]~output .bus_hold = "false";
defparam \current_value[6]~output .open_drain_output = "false";
defparam \current_value[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \current_value[7]~output (
	.i(\WideOr8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(current_value[7]),
	.obar());
// synopsys translate_off
defparam \current_value[7]~output .bus_hold = "false";
defparam \current_value[7]~output .open_drain_output = "false";
defparam \current_value[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \state[0]~output (
	.i(!\state~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[0]),
	.obar());
// synopsys translate_off
defparam \state[0]~output .bus_hold = "false";
defparam \state[0]~output .open_drain_output = "false";
defparam \state[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \state[1]~output (
	.i(\current_state.STATE_WRITE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[1]),
	.obar());
// synopsys translate_off
defparam \state[1]~output .bus_hold = "false";
defparam \state[1]~output .open_drain_output = "false";
defparam \state[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \state[2]~output (
	.i(\current_state.STATE_STOP~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[2]),
	.obar());
// synopsys translate_off
defparam \state[2]~output .bus_hold = "false";
defparam \state[2]~output .open_drain_output = "false";
defparam \state[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \state[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[3]),
	.obar());
// synopsys translate_off
defparam \state[3]~output .bus_hold = "false";
defparam \state[3]~output .open_drain_output = "false";
defparam \state[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \state[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[4]),
	.obar());
// synopsys translate_off
defparam \state[4]~output .bus_hold = "false";
defparam \state[4]~output .open_drain_output = "false";
defparam \state[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \i2c_states[0]~output (
	.i(\i2c|master|WideOr3~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[0]),
	.obar());
// synopsys translate_off
defparam \i2c_states[0]~output .bus_hold = "false";
defparam \i2c_states[0]~output .open_drain_output = "false";
defparam \i2c_states[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \i2c_states[1]~output (
	.i(\i2c|master|WideOr2~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[1]),
	.obar());
// synopsys translate_off
defparam \i2c_states[1]~output .bus_hold = "false";
defparam \i2c_states[1]~output .open_drain_output = "false";
defparam \i2c_states[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \i2c_states[2]~output (
	.i(\i2c|master|WideOr1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[2]),
	.obar());
// synopsys translate_off
defparam \i2c_states[2]~output .bus_hold = "false";
defparam \i2c_states[2]~output .open_drain_output = "false";
defparam \i2c_states[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \i2c_states[3]~output (
	.i(\i2c|master|WideOr0~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[3]),
	.obar());
// synopsys translate_off
defparam \i2c_states[3]~output .bus_hold = "false";
defparam \i2c_states[3]~output .open_drain_output = "false";
defparam \i2c_states[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \i2c_states[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[4]),
	.obar());
// synopsys translate_off
defparam \i2c_states[4]~output .bus_hold = "false";
defparam \i2c_states[4]~output .open_drain_output = "false";
defparam \i2c_states[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \i2c_states[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[5]),
	.obar());
// synopsys translate_off
defparam \i2c_states[5]~output .bus_hold = "false";
defparam \i2c_states[5]~output .open_drain_output = "false";
defparam \i2c_states[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \i2c_states[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[6]),
	.obar());
// synopsys translate_off
defparam \i2c_states[6]~output .bus_hold = "false";
defparam \i2c_states[6]~output .open_drain_output = "false";
defparam \i2c_states[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \i2c_states[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_states[7]),
	.obar());
// synopsys translate_off
defparam \i2c_states[7]~output .bus_hold = "false";
defparam \i2c_states[7]~output .open_drain_output = "false";
defparam \i2c_states[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \ready_out~output (
	.i(\i2c|master|ready~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ready_out),
	.obar());
// synopsys translate_off
defparam \ready_out~output .bus_hold = "false";
defparam \ready_out~output .open_drain_output = "false";
defparam \ready_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \initialized_out~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(initialized_out),
	.obar());
// synopsys translate_off
defparam \initialized_out~output .bus_hold = "false";
defparam \initialized_out~output .open_drain_output = "false";
defparam \initialized_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \i2c_scl~output (
	.i(\i2c|master|i2c_scl~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_scl),
	.obar());
// synopsys translate_off
defparam \i2c_scl~output .bus_hold = "false";
defparam \i2c_scl~output .open_drain_output = "false";
defparam \i2c_scl~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \i2c_sda~output (
	.i(\i2c|master|i2c_sda_val~q ),
	.oe(!\i2c|master|i2c_sda_val~en_q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_sda),
	.obar());
// synopsys translate_off
defparam \i2c_sda~output .bus_hold = "false";
defparam \i2c_sda~output .open_drain_output = "false";
defparam \i2c_sda~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_ref~input (
	.i(clk_ref),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_ref~input_o ));
// synopsys translate_off
defparam \clk_ref~input .bus_hold = "false";
defparam \clk_ref~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_ref~inputCLKENA0 (
	.inclk(\clk_ref~input_o ),
	.ena(vcc),
	.outclk(\clk_ref~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_ref~inputCLKENA0 .clock_type = "global clock";
defparam \clk_ref~inputCLKENA0 .disable_mode = "low";
defparam \clk_ref~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_ref~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_ref~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N0
cyclonev_lcell_comb \i2c|clk_divider|Add0~5 (
// Equation(s):
// \i2c|clk_divider|Add0~5_sumout  = SUM(( \i2c|clk_divider|count [0] ) + ( VCC ) + ( !VCC ))
// \i2c|clk_divider|Add0~6  = CARRY(( \i2c|clk_divider|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~5_sumout ),
	.cout(\i2c|clk_divider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~5 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \i2c|clk_divider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N54
cyclonev_lcell_comb \reset_toggle~0 (
// Equation(s):
// \reset_toggle~0_combout  = ( !\reset_toggle~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset_toggle~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reset_toggle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reset_toggle~0 .extended_lut = "off";
defparam \reset_toggle~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \reset_toggle~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N56
dffeas reset_toggle(
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\reset_toggle~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_toggle.is_wysiwyg = "true";
defparam reset_toggle.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N33
cyclonev_lcell_comb \sr_latch_n|always0~0 (
// Equation(s):
// \sr_latch_n|always0~0_combout  = ( \select~input_o  & ( \reset_toggle~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset_toggle~q ),
	.datae(gnd),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|always0~0 .extended_lut = "off";
defparam \sr_latch_n|always0~0 .lut_mask = 64'h0000000000FF00FF;
defparam \sr_latch_n|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb \sr_latch_n|comb~0 (
// Equation(s):
// \sr_latch_n|comb~0_combout  = ( \select~input_o  ) # ( !\select~input_o  & ( \reset_toggle~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset_toggle~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|comb~0 .extended_lut = "off";
defparam \sr_latch_n|comb~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \sr_latch_n|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N39
cyclonev_lcell_comb \sr_latch_n|output_Q (
// Equation(s):
// \sr_latch_n|output_Q~combout  = ( \sr_latch_n|output_Q~combout  & ( !\sr_latch_n|always0~0_combout  ) ) # ( !\sr_latch_n|output_Q~combout  & ( (!\sr_latch_n|always0~0_combout  & !\sr_latch_n|comb~0_combout ) ) )

	.dataa(!\sr_latch_n|always0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sr_latch_n|comb~0_combout ),
	.datae(gnd),
	.dataf(!\sr_latch_n|output_Q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|output_Q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|output_Q .extended_lut = "off";
defparam \sr_latch_n|output_Q .lut_mask = 64'hAA00AA00AAAAAAAA;
defparam \sr_latch_n|output_Q .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N20
dffeas \i2c|clk_divider|count[6]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\i2c|clk_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N4
dffeas \i2c|clk_divider|count[1]~DUPLICATE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\i2c|clk_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N21
cyclonev_lcell_comb \i2c|clk_divider|Add0~13 (
// Equation(s):
// \i2c|clk_divider|Add0~13_sumout  = SUM(( \i2c|clk_divider|count [7] ) + ( GND ) + ( \i2c|clk_divider|Add0~10  ))
// \i2c|clk_divider|Add0~14  = CARRY(( \i2c|clk_divider|count [7] ) + ( GND ) + ( \i2c|clk_divider|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~13_sumout ),
	.cout(\i2c|clk_divider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~13 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \i2c|clk_divider|Add0~17 (
// Equation(s):
// \i2c|clk_divider|Add0~17_sumout  = SUM(( \i2c|clk_divider|count [8] ) + ( GND ) + ( \i2c|clk_divider|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~17 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N26
dffeas \i2c|clk_divider|count[8] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\i2c|clk_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[8] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N30
cyclonev_lcell_comb \i2c|clk_divider|Equal0~0 (
// Equation(s):
// \i2c|clk_divider|Equal0~0_combout  = ( \i2c|clk_divider|count [5] & ( (\i2c|clk_divider|count [3] & (\i2c|clk_divider|count [4] & (!\i2c|clk_divider|count [8] & !\i2c|clk_divider|count [2]))) ) )

	.dataa(!\i2c|clk_divider|count [3]),
	.datab(!\i2c|clk_divider|count [4]),
	.datac(!\i2c|clk_divider|count [8]),
	.datad(!\i2c|clk_divider|count [2]),
	.datae(gnd),
	.dataf(!\i2c|clk_divider|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clk_divider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Equal0~0 .extended_lut = "off";
defparam \i2c|clk_divider|Equal0~0 .lut_mask = 64'h0000000010001000;
defparam \i2c|clk_divider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N48
cyclonev_lcell_comb \i2c|clk_divider|count[8]~0 (
// Equation(s):
// \i2c|clk_divider|count[8]~0_combout  = ( \i2c|clk_divider|count [7] & ( \i2c|clk_divider|Equal0~0_combout  & ( (!\sr_latch_n|output_Q~combout ) # ((\i2c|clk_divider|count [0] & (\i2c|clk_divider|count[6]~DUPLICATE_q  & 
// !\i2c|clk_divider|count[1]~DUPLICATE_q ))) ) ) ) # ( !\i2c|clk_divider|count [7] & ( \i2c|clk_divider|Equal0~0_combout  & ( !\sr_latch_n|output_Q~combout  ) ) ) # ( \i2c|clk_divider|count [7] & ( !\i2c|clk_divider|Equal0~0_combout  & ( 
// !\sr_latch_n|output_Q~combout  ) ) ) # ( !\i2c|clk_divider|count [7] & ( !\i2c|clk_divider|Equal0~0_combout  & ( !\sr_latch_n|output_Q~combout  ) ) )

	.dataa(!\i2c|clk_divider|count [0]),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\i2c|clk_divider|count[6]~DUPLICATE_q ),
	.datad(!\i2c|clk_divider|count[1]~DUPLICATE_q ),
	.datae(!\i2c|clk_divider|count [7]),
	.dataf(!\i2c|clk_divider|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clk_divider|count[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|count[8]~0 .extended_lut = "off";
defparam \i2c|clk_divider|count[8]~0 .lut_mask = 64'hCCCCCCCCCCCCCDCC;
defparam \i2c|clk_divider|count[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N2
dffeas \i2c|clk_divider|count[0] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\i2c|clk_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[0] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N3
cyclonev_lcell_comb \i2c|clk_divider|Add0~1 (
// Equation(s):
// \i2c|clk_divider|Add0~1_sumout  = SUM(( \i2c|clk_divider|count [1] ) + ( GND ) + ( \i2c|clk_divider|Add0~6  ))
// \i2c|clk_divider|Add0~2  = CARRY(( \i2c|clk_divider|count [1] ) + ( GND ) + ( \i2c|clk_divider|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~1_sumout ),
	.cout(\i2c|clk_divider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~1 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N5
dffeas \i2c|clk_divider|count[1] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\i2c|clk_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[1] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \i2c|clk_divider|Add0~33 (
// Equation(s):
// \i2c|clk_divider|Add0~33_sumout  = SUM(( \i2c|clk_divider|count [2] ) + ( GND ) + ( \i2c|clk_divider|Add0~2  ))
// \i2c|clk_divider|Add0~34  = CARRY(( \i2c|clk_divider|count [2] ) + ( GND ) + ( \i2c|clk_divider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~33_sumout ),
	.cout(\i2c|clk_divider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~33 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N7
dffeas \i2c|clk_divider|count[2] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\i2c|clk_divider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[2] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N9
cyclonev_lcell_comb \i2c|clk_divider|Add0~29 (
// Equation(s):
// \i2c|clk_divider|Add0~29_sumout  = SUM(( \i2c|clk_divider|count [3] ) + ( GND ) + ( \i2c|clk_divider|Add0~34  ))
// \i2c|clk_divider|Add0~30  = CARRY(( \i2c|clk_divider|count [3] ) + ( GND ) + ( \i2c|clk_divider|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~29_sumout ),
	.cout(\i2c|clk_divider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~29 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N10
dffeas \i2c|clk_divider|count[3] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\i2c|clk_divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[3] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \i2c|clk_divider|Add0~25 (
// Equation(s):
// \i2c|clk_divider|Add0~25_sumout  = SUM(( \i2c|clk_divider|count [4] ) + ( GND ) + ( \i2c|clk_divider|Add0~30  ))
// \i2c|clk_divider|Add0~26  = CARRY(( \i2c|clk_divider|count [4] ) + ( GND ) + ( \i2c|clk_divider|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~25_sumout ),
	.cout(\i2c|clk_divider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~25 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N14
dffeas \i2c|clk_divider|count[4] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\i2c|clk_divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[4] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N15
cyclonev_lcell_comb \i2c|clk_divider|Add0~21 (
// Equation(s):
// \i2c|clk_divider|Add0~21_sumout  = SUM(( \i2c|clk_divider|count [5] ) + ( GND ) + ( \i2c|clk_divider|Add0~26  ))
// \i2c|clk_divider|Add0~22  = CARRY(( \i2c|clk_divider|count [5] ) + ( GND ) + ( \i2c|clk_divider|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~21_sumout ),
	.cout(\i2c|clk_divider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~21 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N17
dffeas \i2c|clk_divider|count[5] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\i2c|clk_divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[5] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N18
cyclonev_lcell_comb \i2c|clk_divider|Add0~9 (
// Equation(s):
// \i2c|clk_divider|Add0~9_sumout  = SUM(( \i2c|clk_divider|count [6] ) + ( GND ) + ( \i2c|clk_divider|Add0~22  ))
// \i2c|clk_divider|Add0~10  = CARRY(( \i2c|clk_divider|count [6] ) + ( GND ) + ( \i2c|clk_divider|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|clk_divider|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|clk_divider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|clk_divider|Add0~9_sumout ),
	.cout(\i2c|clk_divider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|Add0~9 .extended_lut = "off";
defparam \i2c|clk_divider|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \i2c|clk_divider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N19
dffeas \i2c|clk_divider|count[6] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\i2c|clk_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[6] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N23
dffeas \i2c|clk_divider|count[7] (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\i2c|clk_divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i2c|clk_divider|count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|count[7] .is_wysiwyg = "true";
defparam \i2c|clk_divider|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \i2c|clk_divider|i2c_clk~0 (
// Equation(s):
// \i2c|clk_divider|i2c_clk~0_combout  = ( \i2c|clk_divider|count [1] & ( \i2c|clk_divider|Equal0~0_combout  & ( \i2c|clk_divider|i2c_clk~q  ) ) ) # ( !\i2c|clk_divider|count [1] & ( \i2c|clk_divider|Equal0~0_combout  & ( !\i2c|clk_divider|i2c_clk~q  $ 
// (((!\i2c|clk_divider|count [7]) # ((!\i2c|clk_divider|count [0]) # (!\i2c|clk_divider|count [6])))) ) ) ) # ( \i2c|clk_divider|count [1] & ( !\i2c|clk_divider|Equal0~0_combout  & ( \i2c|clk_divider|i2c_clk~q  ) ) ) # ( !\i2c|clk_divider|count [1] & ( 
// !\i2c|clk_divider|Equal0~0_combout  & ( \i2c|clk_divider|i2c_clk~q  ) ) )

	.dataa(!\i2c|clk_divider|count [7]),
	.datab(!\i2c|clk_divider|i2c_clk~q ),
	.datac(!\i2c|clk_divider|count [0]),
	.datad(!\i2c|clk_divider|count [6]),
	.datae(!\i2c|clk_divider|count [1]),
	.dataf(!\i2c|clk_divider|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|clk_divider|i2c_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|clk_divider|i2c_clk~0 .extended_lut = "off";
defparam \i2c|clk_divider|i2c_clk~0 .lut_mask = 64'h3333333333363333;
defparam \i2c|clk_divider|i2c_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N14
dffeas \i2c|clk_divider|i2c_clk (
	.clk(\clk_ref~input_o ),
	.d(gnd),
	.asdata(\i2c|clk_divider|i2c_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|clk_divider|i2c_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|clk_divider|i2c_clk .is_wysiwyg = "true";
defparam \i2c|clk_divider|i2c_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N36
cyclonev_lcell_comb \i2c|master|Add0~9 (
// Equation(s):
// \i2c|master|Add0~9_sumout  = SUM(( \i2c|master|count[2]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~6  ))
// \i2c|master|Add0~10  = CARRY(( \i2c|master|count[2]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~9_sumout ),
	.cout(\i2c|master|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~9 .extended_lut = "off";
defparam \i2c|master|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \i2c|master|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N39
cyclonev_lcell_comb \i2c|master|Add0~13 (
// Equation(s):
// \i2c|master|Add0~13_sumout  = SUM(( \i2c|master|count [3] ) + ( VCC ) + ( \i2c|master|Add0~10  ))
// \i2c|master|Add0~14  = CARRY(( \i2c|master|count [3] ) + ( VCC ) + ( \i2c|master|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~13_sumout ),
	.cout(\i2c|master|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~13 .extended_lut = "off";
defparam \i2c|master|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \i2c|master|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \i2c|master|count[3]~feeder (
// Equation(s):
// \i2c|master|count[3]~feeder_combout  = ( \i2c|master|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[3]~feeder .extended_lut = "off";
defparam \i2c|master|count[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i2c|master|count[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N6
cyclonev_lcell_comb \i2c|master|state~21 (
// Equation(s):
// \i2c|master|state~21_combout  = ( \i2c|master|state.STATE_REG_ADDR~q  & ( (\sr_latch_n|output_Q~combout  & (\i2c|master|Equal0~1_combout  & \i2c|master|Equal0~0_combout )) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(gnd),
	.datac(!\i2c|master|Equal0~1_combout ),
	.datad(!\i2c|master|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~21 .extended_lut = "off";
defparam \i2c|master|state~21 .lut_mask = 64'h0000000000050005;
defparam \i2c|master|state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N7
dffeas \i2c|master|state.STATE_WACK2 (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_WACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_WACK2 .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_WACK2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N48
cyclonev_lcell_comb \i2c|master|state~25 (
// Equation(s):
// \i2c|master|state~25_combout  = ( \i2c|master|state.STATE_ADDR~q  & ( (\sr_latch_n|output_Q~combout  & (\i2c|master|Equal0~0_combout  & \i2c|master|Equal0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\i2c|master|Equal0~0_combout ),
	.datad(!\i2c|master|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~25 .extended_lut = "off";
defparam \i2c|master|state~25 .lut_mask = 64'h0000000000030003;
defparam \i2c|master|state~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N49
dffeas \i2c|master|state.STATE_WACK (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_WACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_WACK .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_WACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N15
cyclonev_lcell_comb \i2c|master|count[1]~0 (
// Equation(s):
// \i2c|master|count[1]~0_combout  = ( \i2c|master|state.STATE_START~q  ) # ( !\i2c|master|state.STATE_START~q  & ( ((!\sr_latch_n|output_Q~combout ) # (\i2c|master|state.STATE_WACK~q )) # (\i2c|master|state.STATE_WACK2~q ) ) )

	.dataa(!\i2c|master|state.STATE_WACK2~q ),
	.datab(!\i2c|master|state.STATE_WACK~q ),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(gnd),
	.datae(!\i2c|master|state.STATE_START~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[1]~0 .extended_lut = "off";
defparam \i2c|master|count[1]~0 .lut_mask = 64'hF7F7FFFFF7F7FFFF;
defparam \i2c|master|count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N15
cyclonev_lcell_comb \i2c|master|Selector18~3 (
// Equation(s):
// \i2c|master|Selector18~3_combout  = (!\i2c|master|state.STATE_STOP~q  & (!\i2c|master|state.STATE_WACK3~q  & (!\i2c|master|state.STATE_PRE_STOP~q  & \i2c|master|state.STATE_IDLE~DUPLICATE_q )))

	.dataa(!\i2c|master|state.STATE_STOP~q ),
	.datab(!\i2c|master|state.STATE_WACK3~q ),
	.datac(!\i2c|master|state.STATE_PRE_STOP~q ),
	.datad(!\i2c|master|state.STATE_IDLE~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector18~3 .extended_lut = "off";
defparam \i2c|master|Selector18~3 .lut_mask = 64'h0080008000800080;
defparam \i2c|master|Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N21
cyclonev_lcell_comb \i2c|master|count[1]~1 (
// Equation(s):
// \i2c|master|count[1]~1_combout  = ( \i2c|master|Selector18~3_combout  & ( ((!\sr_latch_n|output_Q~combout ) # ((!\i2c|master|Equal0~0_combout ) # (!\i2c|master|Equal0~1_combout ))) # (\i2c|master|Selector18~1_combout ) ) ) # ( 
// !\i2c|master|Selector18~3_combout  & ( !\sr_latch_n|output_Q~combout  ) )

	.dataa(!\i2c|master|Selector18~1_combout ),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\i2c|master|Equal0~0_combout ),
	.datad(!\i2c|master|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|Selector18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[1]~1 .extended_lut = "off";
defparam \i2c|master|count[1]~1 .lut_mask = 64'hCCCCCCCCFFFDFFFD;
defparam \i2c|master|count[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N13
dffeas \i2c|master|count[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[3]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[3] .is_wysiwyg = "true";
defparam \i2c|master|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \i2c|master|Add0~17 (
// Equation(s):
// \i2c|master|Add0~17_sumout  = SUM(( \i2c|master|count [4] ) + ( VCC ) + ( \i2c|master|Add0~14  ))
// \i2c|master|Add0~18  = CARRY(( \i2c|master|count [4] ) + ( VCC ) + ( \i2c|master|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~17_sumout ),
	.cout(\i2c|master|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~17 .extended_lut = "off";
defparam \i2c|master|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N3
cyclonev_lcell_comb \i2c|master|count[4]~feeder (
// Equation(s):
// \i2c|master|count[4]~feeder_combout  = ( \i2c|master|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[4]~feeder .extended_lut = "off";
defparam \i2c|master|count[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i2c|master|count[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N5
dffeas \i2c|master|count[4] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[4] .is_wysiwyg = "true";
defparam \i2c|master|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N45
cyclonev_lcell_comb \i2c|master|Add0~21 (
// Equation(s):
// \i2c|master|Add0~21_sumout  = SUM(( \i2c|master|count[5]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~18  ))
// \i2c|master|Add0~22  = CARRY(( \i2c|master|count[5]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~21_sumout ),
	.cout(\i2c|master|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~21 .extended_lut = "off";
defparam \i2c|master|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \i2c|master|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N57
cyclonev_lcell_comb \i2c|master|count[5]~feeder (
// Equation(s):
// \i2c|master|count[5]~feeder_combout  = ( \i2c|master|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[5]~feeder .extended_lut = "off";
defparam \i2c|master|count[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i2c|master|count[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N59
dffeas \i2c|master|count[5]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \i2c|master|Add0~25 (
// Equation(s):
// \i2c|master|Add0~25_sumout  = SUM(( \i2c|master|count[6]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~22  ))
// \i2c|master|Add0~26  = CARRY(( \i2c|master|count[6]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~25_sumout ),
	.cout(\i2c|master|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~25 .extended_lut = "off";
defparam \i2c|master|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \i2c|master|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N27
cyclonev_lcell_comb \i2c|master|count[6]~feeder (
// Equation(s):
// \i2c|master|count[6]~feeder_combout  = ( \i2c|master|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[6]~feeder .extended_lut = "off";
defparam \i2c|master|count[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i2c|master|count[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N29
dffeas \i2c|master|count[6]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N51
cyclonev_lcell_comb \i2c|master|Add0~29 (
// Equation(s):
// \i2c|master|Add0~29_sumout  = SUM(( \i2c|master|count [7] ) + ( VCC ) + ( \i2c|master|Add0~26  ))

	.dataa(!\i2c|master|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~29 .extended_lut = "off";
defparam \i2c|master|Add0~29 .lut_mask = 64'h0000000000005555;
defparam \i2c|master|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \i2c|master|count[7]~feeder (
// Equation(s):
// \i2c|master|count[7]~feeder_combout  = ( \i2c|master|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[7]~feeder .extended_lut = "off";
defparam \i2c|master|count[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i2c|master|count[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N26
dffeas \i2c|master|count[7] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[7]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[7] .is_wysiwyg = "true";
defparam \i2c|master|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N28
dffeas \i2c|master|count[6] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[6] .is_wysiwyg = "true";
defparam \i2c|master|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N54
cyclonev_lcell_comb \i2c|master|Equal0~1 (
// Equation(s):
// \i2c|master|Equal0~1_combout  = ( !\i2c|master|count [6] & ( !\i2c|master|count [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Equal0~1 .extended_lut = "off";
defparam \i2c|master|Equal0~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \i2c|master|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N8
dffeas \i2c|master|state.STATE_WACK2~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_WACK2~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_WACK2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N45
cyclonev_lcell_comb \i2c|master|Selector8~0 (
// Equation(s):
// \i2c|master|Selector8~0_combout  = ( \i2c|master|Equal0~1_combout  & ( ((\i2c|master|state.STATE_DATA~q  & !\i2c|master|Equal0~0_combout )) # (\i2c|master|state.STATE_WACK2~DUPLICATE_q ) ) ) # ( !\i2c|master|Equal0~1_combout  & ( 
// (\i2c|master|state.STATE_DATA~q ) # (\i2c|master|state.STATE_WACK2~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.datac(!\i2c|master|state.STATE_DATA~q ),
	.datad(!\i2c|master|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector8~0 .extended_lut = "off";
defparam \i2c|master|Selector8~0 .lut_mask = 64'h3F3F3F3F3F333F33;
defparam \i2c|master|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N59
dffeas \i2c|master|state.STATE_DATA (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_DATA .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N24
cyclonev_lcell_comb \i2c|master|state~22 (
// Equation(s):
// \i2c|master|state~22_combout  = ( \i2c|master|state.STATE_DATA~q  & ( (\i2c|master|Equal0~0_combout  & (\sr_latch_n|output_Q~combout  & \i2c|master|Equal0~1_combout )) ) )

	.dataa(!\i2c|master|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\i2c|master|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~22 .extended_lut = "off";
defparam \i2c|master|state~22 .lut_mask = 64'h0000000000050005;
defparam \i2c|master|state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N25
dffeas \i2c|master|state.STATE_WACK3 (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_WACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_WACK3 .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_WACK3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N36
cyclonev_lcell_comb \i2c|master|state~24 (
// Equation(s):
// \i2c|master|state~24_combout  = ( \i2c|master|state.STATE_WACK3~q  & ( \sr_latch_n|output_Q~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_WACK3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~24 .extended_lut = "off";
defparam \i2c|master|state~24 .lut_mask = 64'h000000000F0F0F0F;
defparam \i2c|master|state~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N37
dffeas \i2c|master|state.STATE_PRE_STOP (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_PRE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_PRE_STOP .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_PRE_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \i2c|master|state~23 (
// Equation(s):
// \i2c|master|state~23_combout  = ( \i2c|master|state.STATE_PRE_STOP~q  & ( \sr_latch_n|output_Q~combout  ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_PRE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~23 .extended_lut = "off";
defparam \i2c|master|state~23 .lut_mask = 64'h0000000055555555;
defparam \i2c|master|state~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N5
dffeas \i2c|master|state.STATE_STOP (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|state~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_STOP .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \i2c|master|state~26 (
// Equation(s):
// \i2c|master|state~26_combout  = ( !\i2c|master|state.STATE_STOP~q  & ( \sr_latch_n|output_Q~combout  ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state~26 .extended_lut = "off";
defparam \i2c|master|state~26 .lut_mask = 64'h5555555500000000;
defparam \i2c|master|state~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N16
dffeas \i2c|master|state.STATE_IDLE~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_IDLE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_IDLE~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_IDLE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \i2c|master|ready (
// Equation(s):
// \i2c|master|ready~combout  = ( !\i2c|master|state.STATE_IDLE~DUPLICATE_q  & ( \sr_latch_n|output_Q~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_IDLE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|ready~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|ready .extended_lut = "off";
defparam \i2c|master|ready .lut_mask = 64'h0F0F0F0F00000000;
defparam \i2c|master|ready .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \i2c|master|state.STATE_START~feeder (
// Equation(s):
// \i2c|master|state.STATE_START~feeder_combout  = \i2c|master|ready~combout 

	.dataa(gnd),
	.datab(!\i2c|master|ready~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|state.STATE_START~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|state.STATE_START~feeder .extended_lut = "off";
defparam \i2c|master|state.STATE_START~feeder .lut_mask = 64'h3333333333333333;
defparam \i2c|master|state.STATE_START~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N10
dffeas \i2c|master|state.STATE_START (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state.STATE_START~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_START .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N54
cyclonev_lcell_comb \i2c|master|Selector2~0 (
// Equation(s):
// \i2c|master|Selector2~0_combout  = ( \i2c|master|state.STATE_START~q  & ( \i2c|master|Equal0~1_combout  ) ) # ( !\i2c|master|state.STATE_START~q  & ( \i2c|master|Equal0~1_combout  & ( (!\i2c|master|Equal0~0_combout  & \i2c|master|state.STATE_ADDR~q ) ) ) 
// ) # ( \i2c|master|state.STATE_START~q  & ( !\i2c|master|Equal0~1_combout  ) ) # ( !\i2c|master|state.STATE_START~q  & ( !\i2c|master|Equal0~1_combout  & ( \i2c|master|state.STATE_ADDR~q  ) ) )

	.dataa(!\i2c|master|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\i2c|master|state.STATE_ADDR~q ),
	.datad(gnd),
	.datae(!\i2c|master|state.STATE_START~q ),
	.dataf(!\i2c|master|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector2~0 .extended_lut = "off";
defparam \i2c|master|Selector2~0 .lut_mask = 64'h0F0FFFFF0A0AFFFF;
defparam \i2c|master|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N35
dffeas \i2c|master|state.STATE_ADDR (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_ADDR .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_ADDR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N51
cyclonev_lcell_comb \i2c|master|Selector18~1 (
// Equation(s):
// \i2c|master|Selector18~1_combout  = ( !\i2c|master|state.STATE_DATA~q  & ( (!\i2c|master|state.STATE_ADDR~q  & !\i2c|master|state.STATE_REG_ADDR~q ) ) )

	.dataa(!\i2c|master|state.STATE_ADDR~q ),
	.datab(gnd),
	.datac(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector18~1 .extended_lut = "off";
defparam \i2c|master|Selector18~1 .lut_mask = 64'hA0A0A0A000000000;
defparam \i2c|master|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N9
cyclonev_lcell_comb \i2c|master|WideOr5~0 (
// Equation(s):
// \i2c|master|WideOr5~0_combout  = ( !\i2c|master|state.STATE_WACK~q  & ( !\i2c|master|state.STATE_WACK2~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_WACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|WideOr5~0 .extended_lut = "off";
defparam \i2c|master|WideOr5~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \i2c|master|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N39
cyclonev_lcell_comb \i2c|master|Selector18~0 (
// Equation(s):
// \i2c|master|Selector18~0_combout  = ( \i2c|master|state.STATE_IDLE~DUPLICATE_q  & ( (\i2c|master|count [0] & (((\i2c|master|state.STATE_PRE_STOP~q ) # (\i2c|master|state.STATE_WACK3~q )) # (\i2c|master|state.STATE_STOP~q ))) ) ) # ( 
// !\i2c|master|state.STATE_IDLE~DUPLICATE_q  & ( \i2c|master|count [0] ) )

	.dataa(!\i2c|master|state.STATE_STOP~q ),
	.datab(!\i2c|master|state.STATE_WACK3~q ),
	.datac(!\i2c|master|state.STATE_PRE_STOP~q ),
	.datad(!\i2c|master|count [0]),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_IDLE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector18~0 .extended_lut = "off";
defparam \i2c|master|Selector18~0 .lut_mask = 64'h00FF00FF007F007F;
defparam \i2c|master|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \i2c|master|Add0~1 (
// Equation(s):
// \i2c|master|Add0~1_sumout  = SUM(( \i2c|master|count [0] ) + ( VCC ) + ( !VCC ))
// \i2c|master|Add0~2  = CARRY(( \i2c|master|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\i2c|master|count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~1_sumout ),
	.cout(\i2c|master|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~1 .extended_lut = "off";
defparam \i2c|master|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \i2c|master|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N18
cyclonev_lcell_comb \i2c|master|Selector18~2 (
// Equation(s):
// \i2c|master|Selector18~2_combout  = ( \i2c|master|Equal0~1_combout  & ( \i2c|master|Add0~1_sumout  & ( (!\i2c|master|WideOr5~0_combout ) # (((!\i2c|master|Selector18~1_combout  & !\i2c|master|Equal0~0_combout )) # (\i2c|master|Selector18~0_combout )) ) ) 
// ) # ( !\i2c|master|Equal0~1_combout  & ( \i2c|master|Add0~1_sumout  & ( (!\i2c|master|Selector18~1_combout ) # ((!\i2c|master|WideOr5~0_combout ) # (\i2c|master|Selector18~0_combout )) ) ) ) # ( \i2c|master|Equal0~1_combout  & ( !\i2c|master|Add0~1_sumout 
//  & ( (!\i2c|master|WideOr5~0_combout ) # (\i2c|master|Selector18~0_combout ) ) ) ) # ( !\i2c|master|Equal0~1_combout  & ( !\i2c|master|Add0~1_sumout  & ( (!\i2c|master|WideOr5~0_combout ) # (\i2c|master|Selector18~0_combout ) ) ) )

	.dataa(!\i2c|master|Selector18~1_combout ),
	.datab(!\i2c|master|WideOr5~0_combout ),
	.datac(!\i2c|master|Equal0~0_combout ),
	.datad(!\i2c|master|Selector18~0_combout ),
	.datae(!\i2c|master|Equal0~1_combout ),
	.dataf(!\i2c|master|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector18~2 .extended_lut = "off";
defparam \i2c|master|Selector18~2 .lut_mask = 64'hCCFFCCFFEEFFECFF;
defparam \i2c|master|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N19
dffeas \i2c|master|count[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[0] .is_wysiwyg = "true";
defparam \i2c|master|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N33
cyclonev_lcell_comb \i2c|master|Add0~5 (
// Equation(s):
// \i2c|master|Add0~5_sumout  = SUM(( \i2c|master|count[1]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~2  ))
// \i2c|master|Add0~6  = CARRY(( \i2c|master|count[1]~DUPLICATE_q  ) + ( VCC ) + ( \i2c|master|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2c|master|count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\i2c|master|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\i2c|master|Add0~5_sumout ),
	.cout(\i2c|master|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Add0~5 .extended_lut = "off";
defparam \i2c|master|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \i2c|master|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N0
cyclonev_lcell_comb \i2c|master|count[1]~feeder (
// Equation(s):
// \i2c|master|count[1]~feeder_combout  = ( \i2c|master|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[1]~feeder .extended_lut = "off";
defparam \i2c|master|count[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i2c|master|count[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N2
dffeas \i2c|master|count[1]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N18
cyclonev_lcell_comb \i2c|master|count[2]~feeder (
// Equation(s):
// \i2c|master|count[2]~feeder_combout  = ( \i2c|master|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|count[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|count[2]~feeder .extended_lut = "off";
defparam \i2c|master|count[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \i2c|master|count[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N20
dffeas \i2c|master|count[2]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N1
dffeas \i2c|master|count[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[1] .is_wysiwyg = "true";
defparam \i2c|master|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N58
dffeas \i2c|master|count[5] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[5] .is_wysiwyg = "true";
defparam \i2c|master|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \i2c|master|Equal0~0 (
// Equation(s):
// \i2c|master|Equal0~0_combout  = ( !\i2c|master|count [1] & ( !\i2c|master|count [5] & ( (!\i2c|master|count[2]~DUPLICATE_q  & (!\i2c|master|count [0] & (!\i2c|master|count [4] & !\i2c|master|count [3]))) ) ) )

	.dataa(!\i2c|master|count[2]~DUPLICATE_q ),
	.datab(!\i2c|master|count [0]),
	.datac(!\i2c|master|count [4]),
	.datad(!\i2c|master|count [3]),
	.datae(!\i2c|master|count [1]),
	.dataf(!\i2c|master|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Equal0~0 .extended_lut = "off";
defparam \i2c|master|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \i2c|master|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N27
cyclonev_lcell_comb \i2c|master|Selector5~0 (
// Equation(s):
// \i2c|master|Selector5~0_combout  = ( \i2c|master|state.STATE_WACK~q  ) # ( !\i2c|master|state.STATE_WACK~q  & ( (\i2c|master|state.STATE_REG_ADDR~q  & ((!\i2c|master|Equal0~0_combout ) # (!\i2c|master|Equal0~1_combout ))) ) )

	.dataa(!\i2c|master|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\i2c|master|Equal0~1_combout ),
	.datad(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_WACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector5~0 .extended_lut = "off";
defparam \i2c|master|Selector5~0 .lut_mask = 64'h00FA00FAFFFFFFFF;
defparam \i2c|master|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N11
dffeas \i2c|master|state.STATE_REG_ADDR (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_REG_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_REG_ADDR .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_REG_ADDR .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N20
dffeas \i2c|master|count[0]~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N19
dffeas \i2c|master|count[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|count[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i2c|master|count[1]~0_combout ),
	.ena(\i2c|master|count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|count[2] .is_wysiwyg = "true";
defparam \i2c|master|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \i2c|master|Selector19~0 (
// Equation(s):
// \i2c|master|Selector19~0_combout  = ( !\i2c|master|state.STATE_STOP~q  & ( \i2c|master|count [2] & ( (\i2c|master|state.STATE_IDLE~DUPLICATE_q  & ((!\i2c|master|state.STATE_ADDR~q ) # ((\i2c|master|count [1] & \i2c|master|count[0]~DUPLICATE_q )))) ) ) ) # 
// ( !\i2c|master|state.STATE_STOP~q  & ( !\i2c|master|count [2] & ( (\i2c|master|state.STATE_IDLE~DUPLICATE_q  & ((!\i2c|master|state.STATE_ADDR~q ) # ((!\i2c|master|count[0]~DUPLICATE_q ) # (\i2c|master|count [1])))) ) ) )

	.dataa(!\i2c|master|state.STATE_ADDR~q ),
	.datab(!\i2c|master|state.STATE_IDLE~DUPLICATE_q ),
	.datac(!\i2c|master|count [1]),
	.datad(!\i2c|master|count[0]~DUPLICATE_q ),
	.datae(!\i2c|master|state.STATE_STOP~q ),
	.dataf(!\i2c|master|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector19~0 .extended_lut = "off";
defparam \i2c|master|Selector19~0 .lut_mask = 64'h3323000022230000;
defparam \i2c|master|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N58
dffeas \i2c|master|state.STATE_DATA~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\i2c|master|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_DATA~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_DATA~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_DATA~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \sr_latch_n|output_Q~combout  & ( \current_state.STATE_START~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\current_state.STATE_START~q ),
	.datae(gnd),
	.dataf(!\sr_latch_n|output_Q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h0000000000FF00FF;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N33
cyclonev_lcell_comb \next_state.STATE_START_234 (
// Equation(s):
// \next_state.STATE_START_234~combout  = ( \next_state.STATE_START_234~combout  & ( !\comb~0_combout  ) ) # ( !\next_state.STATE_START_234~combout  & ( (!\comb~0_combout  & !\sr_latch_n|output_Q~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb~0_combout ),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(gnd),
	.dataf(!\next_state.STATE_START_234~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_state.STATE_START_234~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state.STATE_START_234 .extended_lut = "off";
defparam \next_state.STATE_START_234 .lut_mask = 64'hF000F000F0F0F0F0;
defparam \next_state.STATE_START_234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \current_state.STATE_START~0 (
// Equation(s):
// \current_state.STATE_START~0_combout  = ( !\next_state.STATE_START_234~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\next_state.STATE_START_234~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\current_state.STATE_START~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \current_state.STATE_START~0 .extended_lut = "off";
defparam \current_state.STATE_START~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \current_state.STATE_START~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N59
dffeas \current_state.STATE_START (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(\current_state.STATE_START~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_START .is_wysiwyg = "true";
defparam \current_state.STATE_START .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N17
dffeas \i2c|master|state.STATE_IDLE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_IDLE .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \current_state.STATE_WRITE~q  & ( \i2c|master|state.STATE_IDLE~q  ) )

	.dataa(gnd),
	.datab(!\i2c|master|state.STATE_IDLE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current_state.STATE_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0000000033333333;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \next_state.STATE_WRITE_222 (
// Equation(s):
// \next_state.STATE_WRITE_222~combout  = ( \Selector5~0_combout  & ( (\sr_latch_n|output_Q~combout  & ((\current_state.STATE_START~q ) # (\next_state.STATE_WRITE_222~combout ))) ) ) # ( !\Selector5~0_combout  & ( (\next_state.STATE_WRITE_222~combout  & 
// (\sr_latch_n|output_Q~combout  & !\current_state.STATE_START~q )) ) )

	.dataa(!\next_state.STATE_WRITE_222~combout ),
	.datab(gnd),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\current_state.STATE_START~q ),
	.datae(gnd),
	.dataf(!\Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_state.STATE_WRITE_222~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state.STATE_WRITE_222 .extended_lut = "off";
defparam \next_state.STATE_WRITE_222 .lut_mask = 64'h05000500050F050F;
defparam \next_state.STATE_WRITE_222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N41
dffeas \current_state.STATE_WRITE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\next_state.STATE_WRITE_222~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_WRITE .is_wysiwyg = "true";
defparam \current_state.STATE_WRITE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \next_state.STATE_IDLE_228 (
// Equation(s):
// \next_state.STATE_IDLE_228~combout  = ( \next_state.STATE_IDLE_228~combout  & ( (\sr_latch_n|output_Q~combout  & ((!\current_state.STATE_WRITE~q ) # (!\current_state.STATE_START~q ))) ) ) # ( !\next_state.STATE_IDLE_228~combout  & ( 
// (\sr_latch_n|output_Q~combout  & (!\current_state.STATE_WRITE~q  & \current_state.STATE_START~q )) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(gnd),
	.datac(!\current_state.STATE_WRITE~q ),
	.datad(!\current_state.STATE_START~q ),
	.datae(gnd),
	.dataf(!\next_state.STATE_IDLE_228~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_state.STATE_IDLE_228~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state.STATE_IDLE_228 .extended_lut = "off";
defparam \next_state.STATE_IDLE_228 .lut_mask = 64'h0050005055505550;
defparam \next_state.STATE_IDLE_228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N41
dffeas \current_state.STATE_IDLE (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\next_state.STATE_IDLE_228~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_IDLE .is_wysiwyg = "true";
defparam \current_state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N54
cyclonev_lcell_comb \count[0]~1 (
// Equation(s):
// \count[0]~1_combout  = ( !\current_state.STATE_IDLE~q  & ( (\sr_latch_n|output_Q~combout  & !\current_state.STATE_WRITE~q ) ) )

	.dataa(gnd),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(gnd),
	.datad(!\current_state.STATE_WRITE~q ),
	.datae(gnd),
	.dataf(!\current_state.STATE_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[0]~1 .extended_lut = "off";
defparam \count[0]~1 .lut_mask = 64'h3300330000000000;
defparam \count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N51
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \current_state.STATE_WRITE~q  & ( !\i2c|master|state.STATE_IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\i2c|master|state.STATE_IDLE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current_state.STATE_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \next_state.STATE_STOP_216 (
// Equation(s):
// \next_state.STATE_STOP_216~combout  = ( \current_state.STATE_START~q  & ( \Selector6~0_combout  & ( \sr_latch_n|output_Q~combout  ) ) ) # ( !\current_state.STATE_START~q  & ( \Selector6~0_combout  & ( (\sr_latch_n|output_Q~combout  & 
// \next_state.STATE_STOP_216~combout ) ) ) ) # ( !\current_state.STATE_START~q  & ( !\Selector6~0_combout  & ( (\sr_latch_n|output_Q~combout  & \next_state.STATE_STOP_216~combout ) ) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(gnd),
	.datac(!\next_state.STATE_STOP_216~combout ),
	.datad(gnd),
	.datae(!\current_state.STATE_START~q ),
	.dataf(!\Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_state.STATE_STOP_216~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state.STATE_STOP_216 .extended_lut = "off";
defparam \next_state.STATE_STOP_216 .lut_mask = 64'h0505000005055555;
defparam \next_state.STATE_STOP_216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N20
dffeas \current_state.STATE_STOP (
	.clk(\clk_ref~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\next_state.STATE_STOP_216~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.STATE_STOP .is_wysiwyg = "true";
defparam \current_state.STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( count[0] ) + ( VCC ) + ( !VCC ))
// \Add0~10  = CARRY(( count[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \current_state.STATE_STOP~q  & ( \Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current_state.STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N57
cyclonev_lcell_comb \count[0] (
// Equation(s):
// count[0] = ( \Selector3~0_combout  & ( (\count[0]~1_combout ) # (count[0]) ) ) # ( !\Selector3~0_combout  & ( (count[0] & !\count[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[0]),
	.datad(!\count[0]~1_combout ),
	.datae(gnd),
	.dataf(!\Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[0] .extended_lut = "off";
defparam \count[0] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \count[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N33
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( count[1] ) + ( GND ) + ( \Add0~10  ))
// \Add0~2  = CARRY(( count[1] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \current_state.STATE_STOP~q  & ( \Add0~1_sumout  ) )

	.dataa(!\Add0~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current_state.STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h0000000055555555;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \count[1] (
// Equation(s):
// count[1] = ( \count[0]~1_combout  & ( \Selector1~0_combout  ) ) # ( !\count[0]~1_combout  & ( \Selector1~0_combout  & ( count[1] ) ) ) # ( !\count[0]~1_combout  & ( !\Selector1~0_combout  & ( count[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[1]),
	.datad(gnd),
	.datae(!\count[0]~1_combout ),
	.dataf(!\Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[1] .extended_lut = "off";
defparam \count[1] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \count[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( count[2] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( count[2] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N33
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \current_state.STATE_STOP~q  & ( \Add0~5_sumout  ) )

	.dataa(!\Add0~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current_state.STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h0000000055555555;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N45
cyclonev_lcell_comb \count[2] (
// Equation(s):
// count[2] = ( \Selector0~0_combout  & ( (\count[0]~1_combout ) # (count[2]) ) ) # ( !\Selector0~0_combout  & ( (count[2] & !\count[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[2]),
	.datad(!\count[0]~1_combout ),
	.datae(gnd),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[2] .extended_lut = "off";
defparam \count[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \count[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N39
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( count[3] ) + ( GND ) + ( \Add0~6  ))
// \Add0~18  = CARRY(( count[3] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N9
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \current_state.STATE_STOP~q  & ( \Add0~17_sumout  ) )

	.dataa(!\Add0~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current_state.STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h0000000055555555;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \count[3] (
// Equation(s):
// count[3] = ( \Selector9~0_combout  & ( (\count[0]~1_combout ) # (count[3]) ) ) # ( !\Selector9~0_combout  & ( (count[3] & !\count[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(!count[3]),
	.datac(gnd),
	.datad(!\count[0]~1_combout ),
	.datae(gnd),
	.dataf(!\Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[3] .extended_lut = "off";
defparam \count[3] .lut_mask = 64'h3300330033FF33FF;
defparam \count[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( count[4] ) + ( GND ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( count[4] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \current_state.STATE_STOP~q  & ( \Add0~13_sumout  ) )

	.dataa(gnd),
	.datab(!\Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current_state.STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h0000000033333333;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N15
cyclonev_lcell_comb \count[4] (
// Equation(s):
// count[4] = ( \Selector10~0_combout  & ( (\count[0]~1_combout ) # (count[4]) ) ) # ( !\Selector10~0_combout  & ( (count[4] & !\count[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[4]),
	.datad(!\count[0]~1_combout ),
	.datae(gnd),
	.dataf(!\Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[4] .extended_lut = "off";
defparam \count[4] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \count[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( count[5] ) + ( GND ) + ( \Add0~14  ))
// \Add0~22  = CARRY(( count[5] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \Add0~21_sumout  & ( \current_state.STATE_STOP~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\current_state.STATE_STOP~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N57
cyclonev_lcell_comb \count[5] (
// Equation(s):
// count[5] = ( \Selector11~0_combout  & ( (\count[0]~1_combout ) # (count[5]) ) ) # ( !\Selector11~0_combout  & ( (count[5] & !\count[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!count[5]),
	.datad(!\count[0]~1_combout ),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[5] .extended_lut = "off";
defparam \count[5] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \count[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( count[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( count[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!count[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N42
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \Add0~25_sumout  & ( \current_state.STATE_STOP~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\current_state.STATE_STOP~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb \count[6] (
// Equation(s):
// count[6] = ( \Selector12~0_combout  & ( (\count[0]~1_combout ) # (count[6]) ) ) # ( !\Selector12~0_combout  & ( (count[6] & !\count[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(!count[6]),
	.datac(gnd),
	.datad(!\count[0]~1_combout ),
	.datae(gnd),
	.dataf(!\Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[6] .extended_lut = "off";
defparam \count[6] .lut_mask = 64'h3300330033FF33FF;
defparam \count[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N51
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( count[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(!count[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N48
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \Add0~29_sumout  & ( \current_state.STATE_STOP~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\current_state.STATE_STOP~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N27
cyclonev_lcell_comb \count[7] (
// Equation(s):
// count[7] = ( \Selector13~0_combout  & ( (\count[0]~1_combout ) # (count[7]) ) ) # ( !\Selector13~0_combout  & ( (count[7] & !\count[0]~1_combout ) ) )

	.dataa(!count[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\count[0]~1_combout ),
	.datae(gnd),
	.dataf(!\Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(count[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \count[7] .extended_lut = "off";
defparam \count[7] .lut_mask = 64'h5500550055FF55FF;
defparam \count[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N33
cyclonev_lcell_comb \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = ( count[1] & ( count[2] & ( (!count[5] & (!count[0] & ((!count[3]) # (count[4])))) ) ) ) # ( !count[1] & ( count[2] & ( (!count[5] & ((!count[3]) # (count[0]))) ) ) ) # ( count[1] & ( !count[2] & ( (!count[5] & (((count[3] & 
// !count[0])) # (count[4]))) ) ) )

	.dataa(!count[5]),
	.datab(!count[3]),
	.datac(!count[0]),
	.datad(!count[4]),
	.datae(!count[1]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr10~0 .extended_lut = "off";
defparam \WideOr10~0 .lut_mask = 64'h000020AA8A8A80A0;
defparam \WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N18
cyclonev_lcell_comb \WideOr10~1 (
// Equation(s):
// \WideOr10~1_combout  = ( !count[7] & ( \WideOr10~0_combout  & ( !count[6] ) ) )

	.dataa(gnd),
	.datab(!count[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!count[7]),
	.dataf(!\WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr10~1 .extended_lut = "off";
defparam \WideOr10~1 .lut_mask = 64'h00000000CCCC0000;
defparam \WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N22
dffeas \i2c|master|saved_data[5] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\WideOr10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[5] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = ( !count[7] & ( (!count[5] & !count[6]) ) )

	.dataa(gnd),
	.datab(!count[5]),
	.datac(!count[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr15~0 .extended_lut = "off";
defparam \WideOr15~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = ( \WideOr15~0_combout  & ( count[1] & ( (!count[3] & (((count[4] & !count[0])))) # (count[3] & (!count[2] & (!count[4] $ (count[0])))) ) ) ) # ( \WideOr15~0_combout  & ( !count[1] & ( (!count[2] & (!count[4] & (!count[0] & 
// count[3]))) # (count[2] & (count[0] & (!count[4] $ (!count[3])))) ) ) )

	.dataa(!count[2]),
	.datab(!count[4]),
	.datac(!count[0]),
	.datad(!count[3]),
	.datae(!\WideOr15~0_combout ),
	.dataf(!count[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr8~0 .extended_lut = "off";
defparam \WideOr8~0 .lut_mask = 64'h0000018400003082;
defparam \WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N52
dffeas \i2c|master|saved_data[7] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\WideOr8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[7] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = ( count[0] & ( count[2] & ( (\WideOr15~0_combout  & ((!count[3] & (!count[4] & count[1])) # (count[3] & ((!count[1]))))) ) ) ) # ( !count[0] & ( count[2] & ( (\WideOr15~0_combout  & ((!count[3] & ((!count[1]))) # (count[3] & 
// (count[4] & count[1])))) ) ) ) # ( count[0] & ( !count[2] & ( (count[3] & (count[4] & (count[1] & \WideOr15~0_combout ))) ) ) ) # ( !count[0] & ( !count[2] & ( (count[4] & (\WideOr15~0_combout  & ((count[1]) # (count[3])))) ) ) )

	.dataa(!count[3]),
	.datab(!count[4]),
	.datac(!count[1]),
	.datad(!\WideOr15~0_combout ),
	.datae(!count[0]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr9~0 .extended_lut = "off";
defparam \WideOr9~0 .lut_mask = 64'h0013000100A10058;
defparam \WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N28
dffeas \i2c|master|saved_data[6] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\WideOr9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[6] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = ( count[2] & ( \WideOr15~0_combout  & ( (count[3] & ((!count[1] & (!count[0] & !count[4])) # (count[1] & (!count[0] $ (!count[4]))))) ) ) ) # ( !count[2] & ( \WideOr15~0_combout  & ( (count[1] & ((!count[0] & ((!count[4]))) # 
// (count[0] & (count[3] & count[4])))) ) ) )

	.dataa(!count[1]),
	.datab(!count[3]),
	.datac(!count[0]),
	.datad(!count[4]),
	.datae(!count[2]),
	.dataf(!\WideOr15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr12~0 .extended_lut = "off";
defparam \WideOr12~0 .lut_mask = 64'h0000000050012110;
defparam \WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N4
dffeas \i2c|master|saved_data[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\WideOr12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[3] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N3
cyclonev_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = ( count[0] & ( count[2] & ( (\WideOr15~0_combout  & ((!count[4] & ((count[3]) # (count[1]))) # (count[4] & ((!count[3]))))) ) ) ) # ( !count[0] & ( count[2] & ( (count[1] & (\WideOr15~0_combout  & ((count[3]) # (count[4])))) ) ) ) # 
// ( count[0] & ( !count[2] & ( (count[4] & (\WideOr15~0_combout  & count[3])) ) ) )

	.dataa(!count[1]),
	.datab(!count[4]),
	.datac(!\WideOr15~0_combout ),
	.datad(!count[3]),
	.datae(!count[0]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr13~0 .extended_lut = "off";
defparam \WideOr13~0 .lut_mask = 64'h000000030105070C;
defparam \WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N40
dffeas \i2c|master|saved_data[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\WideOr13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[2] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = ( \WideOr15~0_combout  & ( count[0] & ( (!count[4] & ((!count[2]) # ((!count[3] & !count[1])))) # (count[4] & ((!count[1] & ((count[2]))) # (count[1] & (!count[3])))) ) ) ) # ( \WideOr15~0_combout  & ( !count[0] & ( (!count[3] & 
// (((count[2])) # (count[1]))) # (count[3] & ((!count[1]) # ((!count[2]) # (count[4])))) ) ) )

	.dataa(!count[3]),
	.datab(!count[1]),
	.datac(!count[4]),
	.datad(!count[2]),
	.datae(!\WideOr15~0_combout ),
	.dataf(!count[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr14~0 .extended_lut = "off";
defparam \WideOr14~0 .lut_mask = 64'h000077EF0000F28E;
defparam \WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \i2c|master|saved_data[1]~0 (
// Equation(s):
// \i2c|master|saved_data[1]~0_combout  = !\WideOr14~0_combout 

	.dataa(gnd),
	.datab(!\WideOr14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|saved_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|saved_data[1]~0 .extended_lut = "off";
defparam \i2c|master|saved_data[1]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \i2c|master|saved_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N25
dffeas \i2c|master|saved_data[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|saved_data[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[1] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb \WideOr15~1 (
// Equation(s):
// \WideOr15~1_combout  = ( count[2] & ( count[4] & ( (\WideOr15~0_combout  & ((!count[3] & ((count[1]) # (count[0]))) # (count[3] & ((!count[1]))))) ) ) ) # ( !count[2] & ( count[4] & ( (\WideOr15~0_combout  & ((!count[3] & ((count[1]) # (count[0]))) # 
// (count[3] & ((!count[0]) # (!count[1]))))) ) ) ) # ( count[2] & ( !count[4] & ( (\WideOr15~0_combout  & ((!count[3]) # (!count[1]))) ) ) ) # ( !count[2] & ( !count[4] & ( (\WideOr15~0_combout  & (((count[1]) # (count[0])) # (count[3]))) ) ) )

	.dataa(!count[3]),
	.datab(!count[0]),
	.datac(!\WideOr15~0_combout ),
	.datad(!count[1]),
	.datae(!count[2]),
	.dataf(!count[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr15~1 .extended_lut = "off";
defparam \WideOr15~1 .lut_mask = 64'h070F0F0A070E070A;
defparam \WideOr15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N3
cyclonev_lcell_comb \i2c|master|saved_data[0]~1 (
// Equation(s):
// \i2c|master|saved_data[0]~1_combout  = !\WideOr15~1_combout 

	.dataa(!\WideOr15~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|saved_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|saved_data[0]~1 .extended_lut = "off";
defparam \i2c|master|saved_data[0]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \i2c|master|saved_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N5
dffeas \i2c|master|saved_data[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|saved_data[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[0] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \i2c|master|Mux2~4 (
// Equation(s):
// \i2c|master|Mux2~4_combout  = ( !\i2c|master|count [1] & ( (!\i2c|master|count[0]~DUPLICATE_q  & (((\i2c|master|saved_data [0] & ((!\i2c|master|count [2])))))) # (\i2c|master|count[0]~DUPLICATE_q  & ((((\i2c|master|count [2]) # (\i2c|master|saved_data 
// [1]))))) ) ) # ( \i2c|master|count [1] & ( (!\i2c|master|count[0]~DUPLICATE_q  & (((\i2c|master|saved_data [2] & ((!\i2c|master|count [2])))))) # (\i2c|master|count[0]~DUPLICATE_q  & ((((\i2c|master|count [2]))) # (\i2c|master|saved_data [3]))) ) )

	.dataa(!\i2c|master|count[0]~DUPLICATE_q ),
	.datab(!\i2c|master|saved_data [3]),
	.datac(!\i2c|master|saved_data [2]),
	.datad(!\i2c|master|saved_data [1]),
	.datae(!\i2c|master|count [1]),
	.dataf(!\i2c|master|count [2]),
	.datag(!\i2c|master|saved_data [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux2~4 .extended_lut = "on";
defparam \i2c|master|Mux2~4 .lut_mask = 64'h0A5F1B1B55555555;
defparam \i2c|master|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N45
cyclonev_lcell_comb \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = ( count[1] & ( count[3] & ( (\WideOr15~0_combout  & (!count[0] $ (((!count[4]) # (!count[2]))))) ) ) ) # ( !count[1] & ( count[3] & ( (\WideOr15~0_combout  & (!count[0] $ (((!count[4]) # (!count[2]))))) ) ) ) # ( count[1] & ( 
// !count[3] & ( (\WideOr15~0_combout  & ((!count[4] & ((!count[0]))) # (count[4] & (!count[2] & count[0])))) ) ) ) # ( !count[1] & ( !count[3] & ( (!count[4] & (count[2] & (\WideOr15~0_combout  & !count[0]))) ) ) )

	.dataa(!count[4]),
	.datab(!count[2]),
	.datac(!\WideOr15~0_combout ),
	.datad(!count[0]),
	.datae(!count[1]),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr11~0 .extended_lut = "off";
defparam \WideOr11~0 .lut_mask = 64'h02000A04010E010E;
defparam \WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N46
dffeas \i2c|master|saved_data[4] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_data[4] .is_wysiwyg = "true";
defparam \i2c|master|saved_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \i2c|master|Mux2~0 (
// Equation(s):
// \i2c|master|Mux2~0_combout  = ( !\i2c|master|count [1] & ( ((!\i2c|master|count [2] & (((\i2c|master|Mux2~4_combout )))) # (\i2c|master|count [2] & ((!\i2c|master|Mux2~4_combout  & ((\i2c|master|saved_data [4]))) # (\i2c|master|Mux2~4_combout  & 
// (\i2c|master|saved_data [5]))))) ) ) # ( \i2c|master|count [1] & ( ((!\i2c|master|count [2] & (((\i2c|master|Mux2~4_combout )))) # (\i2c|master|count [2] & ((!\i2c|master|Mux2~4_combout  & ((\i2c|master|saved_data [6]))) # (\i2c|master|Mux2~4_combout  & 
// (\i2c|master|saved_data [7]))))) ) )

	.dataa(!\i2c|master|saved_data [5]),
	.datab(!\i2c|master|saved_data [7]),
	.datac(!\i2c|master|saved_data [6]),
	.datad(!\i2c|master|count [2]),
	.datae(!\i2c|master|count [1]),
	.dataf(!\i2c|master|Mux2~4_combout ),
	.datag(!\i2c|master|saved_data [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux2~0 .extended_lut = "on";
defparam \i2c|master|Mux2~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \i2c|master|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N24
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( count[1] & ( count[3] & ( (\WideOr15~0_combout  & ((!count[4] & (count[2])) # (count[4] & ((!count[0]))))) ) ) ) # ( !count[1] & ( count[3] & ( (count[4] & (\WideOr15~0_combout  & ((!count[2]) # (count[0])))) ) ) ) # ( count[1] & ( 
// !count[3] & ( (count[4] & (count[2] & \WideOr15~0_combout )) ) ) ) # ( !count[1] & ( !count[3] & ( (count[4] & (count[2] & (\WideOr15~0_combout  & count[0]))) ) ) )

	.dataa(!count[4]),
	.datab(!count[2]),
	.datac(!\WideOr15~0_combout ),
	.datad(!count[0]),
	.datae(!count[1]),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h0001010104050702;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N25
dffeas \i2c|master|saved_reg_id[5] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[5] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ( count[3] & ( count[2] & ( (\WideOr15~0_combout  & ((!count[0]) # (!count[1] $ (!count[4])))) ) ) ) # ( count[3] & ( !count[2] & ( (\WideOr15~0_combout  & ((!count[4]) # ((count[1] & count[0])))) ) ) )

	.dataa(!count[1]),
	.datab(!\WideOr15~0_combout ),
	.datac(!count[0]),
	.datad(!count[4]),
	.datae(!count[3]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'h0000330100003132;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N1
dffeas \i2c|master|saved_reg_id[6] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[6] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = ( count[1] & ( count[2] & ( (!count[5] & ((!count[0]) # ((count[3] & !count[4])))) ) ) ) # ( !count[1] & ( count[2] & ( (!count[5] & (!count[3] $ (((!count[0]) # (!count[4]))))) ) ) ) # ( count[1] & ( !count[2] & ( (!count[5] & 
// ((!count[4] & (!count[3])) # (count[4] & ((!count[0]))))) ) ) ) # ( !count[1] & ( !count[2] & ( (count[3] & (count[4] & !count[5])) ) ) )

	.dataa(!count[3]),
	.datab(!count[0]),
	.datac(!count[4]),
	.datad(!count[5]),
	.datae(!count[1]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr6~0 .extended_lut = "off";
defparam \WideOr6~0 .lut_mask = 64'h0500AC005600DC00;
defparam \WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \WideOr6~1 (
// Equation(s):
// \WideOr6~1_combout  = ( !count[6] & ( (!count[7] & \WideOr6~0_combout ) ) )

	.dataa(!count[7]),
	.datab(!\WideOr6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr6~1 .extended_lut = "off";
defparam \WideOr6~1 .lut_mask = 64'h2222222200000000;
defparam \WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N56
dffeas \i2c|master|saved_reg_id[1] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\WideOr6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[1] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = ( count[1] & ( count[3] & ( (!count[4] & (\WideOr15~0_combout  & count[0])) ) ) ) # ( !count[1] & ( count[3] & ( (\WideOr15~0_combout  & (((count[4] & count[0])) # (count[2]))) ) ) ) # ( count[1] & ( !count[3] & ( 
// (\WideOr15~0_combout  & ((!count[4] & (count[2] & !count[0])) # (count[4] & ((count[0]))))) ) ) ) # ( !count[1] & ( !count[3] & ( (count[2] & (\WideOr15~0_combout  & ((!count[4]) # (!count[0])))) ) ) )

	.dataa(!count[4]),
	.datab(!count[2]),
	.datac(!\WideOr15~0_combout ),
	.datad(!count[0]),
	.datae(!count[1]),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr5~0 .extended_lut = "off";
defparam \WideOr5~0 .lut_mask = 64'h030202050307000A;
defparam \WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N38
dffeas \i2c|master|saved_reg_id[2] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[2] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = ( count[4] & ( count[2] & ( (!count[5] & ((!count[1] & ((count[0]))) # (count[1] & (!count[3])))) ) ) ) # ( !count[4] & ( count[2] & ( (!count[5] & (((!count[1]) # (!count[0])) # (count[3]))) ) ) ) # ( count[4] & ( !count[2] & ( 
// (count[3] & (count[1] & (count[0] & !count[5]))) ) ) ) # ( !count[4] & ( !count[2] & ( (!count[5] & ((!count[3] $ (!count[1])) # (count[0]))) ) ) )

	.dataa(!count[3]),
	.datab(!count[1]),
	.datac(!count[0]),
	.datad(!count[5]),
	.datae(!count[4]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~0 .extended_lut = "off";
defparam \WideOr4~0 .lut_mask = 64'h6F000100FD002E00;
defparam \WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N51
cyclonev_lcell_comb \WideOr4~1 (
// Equation(s):
// \WideOr4~1_combout  = ( count[6] ) # ( !count[6] & ( (!\WideOr4~0_combout ) # (count[7]) ) )

	.dataa(!\WideOr4~0_combout ),
	.datab(!count[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr4~1 .extended_lut = "off";
defparam \WideOr4~1 .lut_mask = 64'hBBBBBBBBFFFFFFFF;
defparam \WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N52
dffeas \i2c|master|saved_reg_id[3] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\WideOr4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[3] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = ( count[0] & ( count[2] & ( (!count[3] & (!count[5] & (!count[1] $ (count[4])))) ) ) ) # ( !count[0] & ( count[2] & ( (!count[5] & ((!count[3] & ((count[4]))) # (count[3] & (count[1] & !count[4])))) ) ) ) # ( count[0] & ( !count[2] & 
// ( (!count[5] & (((!count[1]) # (!count[4])) # (count[3]))) ) ) ) # ( !count[0] & ( !count[2] & ( (count[3] & (!count[5] & (!count[1] $ (!count[4])))) ) ) )

	.dataa(!count[3]),
	.datab(!count[1]),
	.datac(!count[4]),
	.datad(!count[5]),
	.datae(!count[0]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr7~0 .extended_lut = "off";
defparam \WideOr7~0 .lut_mask = 64'h1400FD001A008200;
defparam \WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb \WideOr7~1 (
// Equation(s):
// \WideOr7~1_combout  = ( !count[6] & ( (!count[7] & \WideOr7~0_combout ) ) )

	.dataa(!count[7]),
	.datab(!\WideOr7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!count[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr7~1 .extended_lut = "off";
defparam \WideOr7~1 .lut_mask = 64'h2222222200000000;
defparam \WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N23
dffeas \i2c|master|saved_reg_id[0] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\WideOr7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[0] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \i2c|master|Mux1~4 (
// Equation(s):
// \i2c|master|Mux1~4_combout  = ( !\i2c|master|count [1] & ( (!\i2c|master|count[0]~DUPLICATE_q  & (((\i2c|master|saved_reg_id [0] & ((!\i2c|master|count [2])))))) # (\i2c|master|count[0]~DUPLICATE_q  & ((((\i2c|master|count [2]))) # 
// (\i2c|master|saved_reg_id [1]))) ) ) # ( \i2c|master|count [1] & ( ((!\i2c|master|count[0]~DUPLICATE_q  & (\i2c|master|saved_reg_id [2] & ((!\i2c|master|count [2])))) # (\i2c|master|count[0]~DUPLICATE_q  & (((\i2c|master|count [2]) # 
// (\i2c|master|saved_reg_id [3]))))) ) )

	.dataa(!\i2c|master|saved_reg_id [1]),
	.datab(!\i2c|master|count[0]~DUPLICATE_q ),
	.datac(!\i2c|master|saved_reg_id [2]),
	.datad(!\i2c|master|saved_reg_id [3]),
	.datae(!\i2c|master|count [1]),
	.dataf(!\i2c|master|count [2]),
	.datag(!\i2c|master|saved_reg_id [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux1~4 .extended_lut = "on";
defparam \i2c|master|Mux1~4 .lut_mask = 64'h1D1D0C3F33333333;
defparam \i2c|master|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( count[3] & ( count[2] & ( ((!\WideOr15~0_combout ) # ((!count[1] & count[0]))) # (count[4]) ) ) ) # ( !count[3] & ( count[2] & ( (!\WideOr15~0_combout ) # (count[4]) ) ) ) # ( count[3] & ( !count[2] & ( (!\WideOr15~0_combout ) # 
// (count[4]) ) ) ) # ( !count[3] & ( !count[2] & ( ((!\WideOr15~0_combout ) # ((!count[1] & !count[0]))) # (count[4]) ) ) )

	.dataa(!count[1]),
	.datab(!count[4]),
	.datac(!count[0]),
	.datad(!\WideOr15~0_combout ),
	.datae(!count[3]),
	.dataf(!count[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'hFFB3FF33FF33FF3B;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N43
dffeas \i2c|master|saved_reg_id[7] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[7] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N9
cyclonev_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = ( count[1] & ( count[3] & ( (((!\WideOr15~0_combout ) # (count[0])) # (count[2])) # (count[4]) ) ) ) # ( !count[1] & ( count[3] & ( (!\WideOr15~0_combout ) # ((count[2] & ((!count[4]) # (!count[0])))) ) ) ) # ( count[1] & ( !count[3] 
// & ( (!\WideOr15~0_combout ) # (!count[4] $ (!count[2])) ) ) ) # ( !count[1] & ( !count[3] & ( (!count[0]) # ((!\WideOr15~0_combout ) # (!count[4] $ (!count[2]))) ) ) )

	.dataa(!count[4]),
	.datab(!count[2]),
	.datac(!count[0]),
	.datad(!\WideOr15~0_combout ),
	.datae(!count[1]),
	.dataf(!count[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr3~0 .extended_lut = "off";
defparam \WideOr3~0 .lut_mask = 64'hFFF6FF66FF32FF7F;
defparam \WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N11
dffeas \i2c|master|saved_reg_id[4] (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c|master|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|saved_reg_id [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|saved_reg_id[4] .is_wysiwyg = "true";
defparam \i2c|master|saved_reg_id[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \i2c|master|Mux1~0 (
// Equation(s):
// \i2c|master|Mux1~0_combout  = ( !\i2c|master|count [1] & ( (!\i2c|master|count [2] & ((((\i2c|master|Mux1~4_combout ))))) # (\i2c|master|count [2] & ((!\i2c|master|Mux1~4_combout  & (((\i2c|master|saved_reg_id [4])))) # (\i2c|master|Mux1~4_combout  & 
// (\i2c|master|saved_reg_id [5])))) ) ) # ( \i2c|master|count [1] & ( ((!\i2c|master|count [2] & (((\i2c|master|Mux1~4_combout )))) # (\i2c|master|count [2] & ((!\i2c|master|Mux1~4_combout  & (\i2c|master|saved_reg_id [6])) # (\i2c|master|Mux1~4_combout  & 
// ((\i2c|master|saved_reg_id [7])))))) ) )

	.dataa(!\i2c|master|saved_reg_id [5]),
	.datab(!\i2c|master|count [2]),
	.datac(!\i2c|master|saved_reg_id [6]),
	.datad(!\i2c|master|Mux1~4_combout ),
	.datae(!\i2c|master|count [1]),
	.dataf(!\i2c|master|saved_reg_id [7]),
	.datag(!\i2c|master|saved_reg_id [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Mux1~0 .extended_lut = "on";
defparam \i2c|master|Mux1~0 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \i2c|master|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \i2c|master|Selector19~1 (
// Equation(s):
// \i2c|master|Selector19~1_combout  = ( \i2c|master|Mux2~0_combout  & ( \i2c|master|Mux1~0_combout  & ( ((!\i2c|master|Selector19~0_combout ) # (\i2c|master|state.STATE_DATA~DUPLICATE_q )) # (\i2c|master|state.STATE_REG_ADDR~q ) ) ) ) # ( 
// !\i2c|master|Mux2~0_combout  & ( \i2c|master|Mux1~0_combout  & ( (!\i2c|master|Selector19~0_combout ) # (\i2c|master|state.STATE_REG_ADDR~q ) ) ) ) # ( \i2c|master|Mux2~0_combout  & ( !\i2c|master|Mux1~0_combout  & ( (!\i2c|master|Selector19~0_combout ) # 
// (\i2c|master|state.STATE_DATA~DUPLICATE_q ) ) ) ) # ( !\i2c|master|Mux2~0_combout  & ( !\i2c|master|Mux1~0_combout  & ( !\i2c|master|Selector19~0_combout  ) ) )

	.dataa(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datab(!\i2c|master|Selector19~0_combout ),
	.datac(!\i2c|master|state.STATE_DATA~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\i2c|master|Mux2~0_combout ),
	.dataf(!\i2c|master|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|Selector19~1 .extended_lut = "off";
defparam \i2c|master|Selector19~1 .lut_mask = 64'hCCCCCFCFDDDDDFDF;
defparam \i2c|master|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N52
dffeas \i2c|master|i2c_sda_val (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\sr_latch_n|output_Q~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_sda_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_sda_val .is_wysiwyg = "true";
defparam \i2c|master|i2c_sda_val .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N30
cyclonev_lcell_comb \i2c|master|i2c_sda_val~1 (
// Equation(s):
// \i2c|master|i2c_sda_val~1_combout  = ( \i2c|master|state.STATE_WACK2~DUPLICATE_q  & ( \sr_latch_n|output_Q~combout  ) ) # ( !\i2c|master|state.STATE_WACK2~DUPLICATE_q  & ( (\sr_latch_n|output_Q~combout  & ((\i2c|master|state.STATE_WACK3~q ) # 
// (\i2c|master|state.STATE_WACK~q ))) ) )

	.dataa(!\i2c|master|state.STATE_WACK~q ),
	.datab(gnd),
	.datac(!\sr_latch_n|output_Q~combout ),
	.datad(!\i2c|master|state.STATE_WACK3~q ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|i2c_sda_val~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|i2c_sda_val~1 .extended_lut = "off";
defparam \i2c|master|i2c_sda_val~1 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \i2c|master|i2c_sda_val~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N31
dffeas \i2c|master|i2c_sda_val~en (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|i2c_sda_val~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_sda_val~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_sda_val~en .is_wysiwyg = "true";
defparam \i2c|master|i2c_sda_val~en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \state~1 (
// Equation(s):
// \state~1_combout  = ( \current_state.STATE_STOP~q  ) # ( !\current_state.STATE_STOP~q  & ( !\current_state.STATE_START~q  ) )

	.dataa(gnd),
	.datab(!\current_state.STATE_START~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\current_state.STATE_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~1 .extended_lut = "off";
defparam \state~1 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N0
cyclonev_lcell_comb \i2c|master|WideOr3 (
// Equation(s):
// \i2c|master|WideOr3~combout  = (((\i2c|master|state.STATE_START~q ) # (\i2c|master|state.STATE_WACK3~q )) # (\i2c|master|state.STATE_WACK2~DUPLICATE_q )) # (\i2c|master|state.STATE_REG_ADDR~q )

	.dataa(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datab(!\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.datac(!\i2c|master|state.STATE_WACK3~q ),
	.datad(!\i2c|master|state.STATE_START~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|WideOr3 .extended_lut = "off";
defparam \i2c|master|WideOr3 .lut_mask = 64'h7FFF7FFF7FFF7FFF;
defparam \i2c|master|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N42
cyclonev_lcell_comb \i2c|master|WideOr2 (
// Equation(s):
// \i2c|master|WideOr2~combout  = ( \i2c|master|state.STATE_ADDR~q  ) # ( !\i2c|master|state.STATE_ADDR~q  & ( ((\i2c|master|state.STATE_PRE_STOP~q ) # (\i2c|master|state.STATE_STOP~q )) # (\i2c|master|state.STATE_WACK2~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.datac(!\i2c|master|state.STATE_STOP~q ),
	.datad(!\i2c|master|state.STATE_PRE_STOP~q ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|WideOr2 .extended_lut = "off";
defparam \i2c|master|WideOr2 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \i2c|master|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N3
cyclonev_lcell_comb \i2c|master|WideOr1 (
// Equation(s):
// \i2c|master|WideOr1~combout  = ( \i2c|master|state.STATE_WACK~q  ) # ( !\i2c|master|state.STATE_WACK~q  & ( ((\i2c|master|state.STATE_STOP~q ) # (\i2c|master|state.STATE_WACK2~DUPLICATE_q )) # (\i2c|master|state.STATE_REG_ADDR~q ) ) )

	.dataa(!\i2c|master|state.STATE_REG_ADDR~q ),
	.datab(!\i2c|master|state.STATE_WACK2~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\i2c|master|state.STATE_STOP~q ),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_WACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|WideOr1 .extended_lut = "off";
defparam \i2c|master|WideOr1 .lut_mask = 64'h77FF77FFFFFFFFFF;
defparam \i2c|master|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N33
cyclonev_lcell_comb \i2c|master|WideOr0 (
// Equation(s):
// \i2c|master|WideOr0~combout  = ( \i2c|master|state.STATE_DATA~q  ) # ( !\i2c|master|state.STATE_DATA~q  & ( (\i2c|master|state.STATE_PRE_STOP~q ) # (\i2c|master|state.STATE_WACK3~q ) ) )

	.dataa(gnd),
	.datab(!\i2c|master|state.STATE_WACK3~q ),
	.datac(!\i2c|master|state.STATE_PRE_STOP~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|state.STATE_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|WideOr0 .extended_lut = "off";
defparam \i2c|master|WideOr0 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \i2c|master|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y2_N38
dffeas \i2c|master|state.STATE_PRE_STOP~DUPLICATE (
	.clk(\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|state.STATE_PRE_STOP~DUPLICATE .is_wysiwyg = "true";
defparam \i2c|master|state.STATE_PRE_STOP~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \i2c|master|always0~0 (
// Equation(s):
// \i2c|master|always0~0_combout  = ( !\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q  & ( \i2c|master|state.STATE_IDLE~DUPLICATE_q  & ( (!\i2c|master|state.STATE_START~q  & !\i2c|master|state.STATE_STOP~q ) ) ) )

	.dataa(!\i2c|master|state.STATE_START~q ),
	.datab(!\i2c|master|state.STATE_STOP~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\i2c|master|state.STATE_PRE_STOP~DUPLICATE_q ),
	.dataf(!\i2c|master|state.STATE_IDLE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|always0~0 .extended_lut = "off";
defparam \i2c|master|always0~0 .lut_mask = 64'h0000000088880000;
defparam \i2c|master|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N32
dffeas \i2c|master|i2c_scl_enable (
	.clk(!\i2c|clk_divider|i2c_clk~q ),
	.d(\i2c|master|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c|master|i2c_scl_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c|master|i2c_scl_enable .is_wysiwyg = "true";
defparam \i2c|master|i2c_scl_enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \i2c|master|i2c_scl~0 (
// Equation(s):
// \i2c|master|i2c_scl~0_combout  = ( \i2c|master|i2c_scl_enable~q  & ( !\i2c|clk_divider|i2c_clk~q  ) ) # ( !\i2c|master|i2c_scl_enable~q  )

	.dataa(gnd),
	.datab(!\i2c|clk_divider|i2c_clk~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i2c|master|i2c_scl_enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2c|master|i2c_scl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2c|master|i2c_scl~0 .extended_lut = "off";
defparam \i2c|master|i2c_scl~0 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \i2c|master|i2c_scl~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
