  logic _000_;
  logic _000__T ;
  logic _000__R ;
  logic _000__C ;
  logic _000__X ;
  logic [13:0] _000__S ;
  logic _001_;
  logic _001__T ;
  logic _001__R ;
  logic _001__C ;
  logic _001__X ;
  logic [13:0] _001__S ;
  logic _002_;
  logic _002__T ;
  logic _002__R ;
  logic _002__C ;
  logic _002__X ;
  logic [13:0] _002__S ;
  logic _003_;
  logic _003__T ;
  logic _003__R ;
  logic _003__C ;
  logic _003__X ;
  logic [13:0] _003__S ;
  logic _004_;
  logic _004__T ;
  logic _004__R ;
  logic _004__C ;
  logic _004__X ;
  logic [13:0] _004__S ;
  logic _005_;
  logic _005__T ;
  logic _005__R ;
  logic _005__C ;
  logic _005__X ;
  logic [13:0] _005__S ;
  logic _006_;
  logic _006__T ;
  logic _006__R ;
  logic _006__C ;
  logic _006__X ;
  logic [13:0] _006__S ;
  logic _007_;
  logic _007__T ;
  logic _007__R ;
  logic _007__C ;
  logic _007__X ;
  logic [13:0] _007__S ;
  logic _008_;
  logic _008__T ;
  logic _008__R ;
  logic _008__C ;
  logic _008__X ;
  logic [13:0] _008__S ;
  logic _009_;
  logic _009__T ;
  logic _009__R ;
  logic _009__C ;
  logic _009__X ;
  logic [13:0] _009__S ;
  logic _010_;
  logic _010__T ;
  logic _010__R ;
  logic _010__C ;
  logic _010__X ;
  logic [13:0] _010__S ;
  logic _011_;
  logic _011__T ;
  logic _011__R ;
  logic _011__C ;
  logic _011__X ;
  logic [13:0] _011__S ;
  logic _012_;
  logic _012__T ;
  logic _012__R ;
  logic _012__C ;
  logic _012__X ;
  logic [13:0] _012__S ;
  logic _013_;
  logic _013__T ;
  logic _013__R ;
  logic _013__C ;
  logic _013__X ;
  logic [13:0] _013__S ;
  logic _014_;
  logic _014__T ;
  logic _014__R ;
  logic _014__C ;
  logic _014__X ;
  logic [13:0] _014__S ;
  logic _015_;
  logic _015__T ;
  logic _015__R ;
  logic _015__C ;
  logic _015__X ;
  logic [13:0] _015__S ;
  logic _016_;
  logic _016__T ;
  logic _016__R ;
  logic _016__C ;
  logic _016__X ;
  logic [13:0] _016__S ;
  logic _017_;
  logic _017__T ;
  logic _017__R ;
  logic _017__C ;
  logic _017__X ;
  logic [13:0] _017__S ;
  logic _018_;
  logic _018__T ;
  logic _018__R ;
  logic _018__C ;
  logic _018__X ;
  logic [13:0] _018__S ;
  logic _019_;
  logic _019__T ;
  logic _019__R ;
  logic _019__C ;
  logic _019__X ;
  logic [13:0] _019__S ;
  logic _020_;
  logic _020__T ;
  logic _020__R ;
  logic _020__C ;
  logic _020__X ;
  logic [13:0] _020__S ;
  logic _021_;
  logic _021__T ;
  logic _021__R ;
  logic _021__C ;
  logic _021__X ;
  logic [13:0] _021__S ;
  logic _022_;
  logic _022__T ;
  logic _022__R ;
  logic _022__C ;
  logic _022__X ;
  logic [13:0] _022__S ;
  logic _023_;
  logic _023__T ;
  logic _023__R ;
  logic _023__C ;
  logic _023__X ;
  logic [13:0] _023__S ;
  logic _024_;
  logic _024__T ;
  logic _024__R ;
  logic _024__C ;
  logic _024__X ;
  logic [13:0] _024__S ;
  logic _025_;
  logic _025__T ;
  logic _025__R ;
  logic _025__C ;
  logic _025__X ;
  logic [13:0] _025__S ;
  logic _026_;
  logic _026__T ;
  logic _026__R ;
  logic _026__C ;
  logic _026__X ;
  logic [13:0] _026__S ;
  logic _027_;
  logic _027__T ;
  logic _027__R ;
  logic _027__C ;
  logic _027__X ;
  logic [13:0] _027__S ;
  logic _028_;
  logic _028__T ;
  logic _028__R ;
  logic _028__C ;
  logic _028__X ;
  logic [13:0] _028__S ;
  logic _029_;
  logic _029__T ;
  logic _029__R ;
  logic _029__C ;
  logic _029__X ;
  logic [13:0] _029__S ;
  logic _030_;
  logic _030__T ;
  logic _030__R ;
  logic _030__C ;
  logic _030__X ;
  logic [13:0] _030__S ;
  logic _031_;
  logic _031__T ;
  logic _031__R ;
  logic _031__C ;
  logic _031__X ;
  logic [13:0] _031__S ;
  logic _032_;
  logic _032__T ;
  logic _032__R ;
  logic _032__C ;
  logic _032__X ;
  logic [13:0] _032__S ;
  logic _033_;
  logic _033__T ;
  logic _033__R ;
  logic _033__C ;
  logic _033__X ;
  logic [13:0] _033__S ;
  logic _034_;
  logic _034__T ;
  logic _034__R ;
  logic _034__C ;
  logic _034__X ;
  logic [13:0] _034__S ;
  logic _035_;
  logic _035__T ;
  logic _035__R ;
  logic _035__C ;
  logic _035__X ;
  logic [13:0] _035__S ;
  logic _036_;
  logic _036__T ;
  logic _036__R ;
  logic _036__C ;
  logic _036__X ;
  logic [13:0] _036__S ;
  logic _037_;
  logic _037__T ;
  logic _037__R ;
  logic _037__C ;
  logic _037__X ;
  logic [13:0] _037__S ;
  logic _038_;
  logic _038__T ;
  logic _038__R ;
  logic _038__C ;
  logic _038__X ;
  logic [13:0] _038__S ;
  logic _039_;
  logic _039__T ;
  logic _039__R ;
  logic _039__C ;
  logic _039__X ;
  logic [13:0] _039__S ;
  logic _040_;
  logic _040__T ;
  logic _040__R ;
  logic _040__C ;
  logic _040__X ;
  logic [13:0] _040__S ;
  logic _041_;
  logic _041__T ;
  logic _041__R ;
  logic _041__C ;
  logic _041__X ;
  logic [13:0] _041__S ;
  logic _042_;
  logic _042__T ;
  logic _042__R ;
  logic _042__C ;
  logic _042__X ;
  logic [13:0] _042__S ;
  logic _043_;
  logic _043__T ;
  logic _043__R ;
  logic _043__C ;
  logic _043__X ;
  logic [13:0] _043__S ;
  logic _044_;
  logic _044__T ;
  logic _044__R ;
  logic _044__C ;
  logic _044__X ;
  logic [13:0] _044__S ;
  logic _045_;
  logic _045__T ;
  logic _045__R ;
  logic _045__C ;
  logic _045__X ;
  logic [13:0] _045__S ;
  logic _046_;
  logic _046__T ;
  logic _046__R ;
  logic _046__C ;
  logic _046__X ;
  logic [13:0] _046__S ;
  logic _047_;
  logic _047__T ;
  logic _047__R ;
  logic _047__C ;
  logic _047__X ;
  logic [13:0] _047__S ;
  logic _048_;
  logic _048__T ;
  logic _048__R ;
  logic _048__C ;
  logic _048__X ;
  logic [13:0] _048__S ;
  logic _049_;
  logic _049__T ;
  logic _049__R ;
  logic _049__C ;
  logic _049__X ;
  logic [13:0] _049__S ;
  logic _050_;
  logic _050__T ;
  logic _050__R ;
  logic _050__C ;
  logic _050__X ;
  logic [13:0] _050__S ;
  logic _051_;
  logic _051__T ;
  logic _051__R ;
  logic _051__C ;
  logic _051__X ;
  logic [13:0] _051__S ;
  logic _052_;
  logic _052__T ;
  logic _052__R ;
  logic _052__C ;
  logic _052__X ;
  logic [13:0] _052__S ;
  logic _053_;
  logic _053__T ;
  logic _053__R ;
  logic _053__C ;
  logic _053__X ;
  logic [13:0] _053__S ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_T ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_R ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_C ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_X ;
  logic [13:0] IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_S ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_T ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_R ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_C ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_X ;
  logic [13:0] IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_S ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_T ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_R ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_C ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_X ;
  logic [13:0] IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_S ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_T ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_R ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_C ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_X ;
  logic [13:0] IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_S ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_T ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_R ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_C ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_X ;
  logic [13:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_S ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_T ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_R ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_C ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_X ;
  logic [13:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_S ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_T ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_R ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_C ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_X ;
  logic [13:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_S ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_T ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_R ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_C ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_X ;
  logic [13:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_S ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_T ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_R ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_C ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_X ;
  logic [13:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_S ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_T ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_R ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_C ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_X ;
  logic [13:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_S ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_T ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_R ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_C ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_X ;
  logic [13:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_S ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_T ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_R ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_C ;
  logic IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_X ;
  logic [13:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_S ;
  logic c_h_1_2;
  logic c_h_1_2_T ;
  logic c_h_1_2_R ;
  logic c_h_1_2_C ;
  logic c_h_1_2_X ;
  logic [13:0] c_h_1_2_S ;
  logic c_h_1_5;
  logic c_h_1_5_T ;
  logic c_h_1_5_R ;
  logic c_h_1_5_C ;
  logic c_h_1_5_X ;
  logic [13:0] c_h_1_5_S ;
  logic c_h_1_6;
  logic c_h_1_6_T ;
  logic c_h_1_6_R ;
  logic c_h_1_6_C ;
  logic c_h_1_6_X ;
  logic [13:0] c_h_1_6_S ;
  logic c_h_1_7;
  logic c_h_1_7_T ;
  logic c_h_1_7_R ;
  logic c_h_1_7_C ;
  logic c_h_1_7_X ;
  logic [13:0] c_h_1_7_S ;
  input [16:0] mantissa;
  input [16:0] mantissa_T ;
  input [13:0] mantissa_S ;
  output [16:0] mantissa_R ;
  output [16:0] mantissa_X ;
  output [16:0] mantissa_C ;
  output [4:0] rtn;
  logic [4:0] rtn ;
  output [4:0] rtn_T ;
  logic [4:0] rtn_T ;
  logic [4:0] rtn_R ;
  logic [4:0] rtn_C ;
  logic [4:0] rtn_X ;
  logic [13:0] rtn_S ;
  input [4:0] rtn_R0 ;
  input [4:0] rtn_C0 ;
  input [4:0] rtn_X0 ;
  output [13:0] rtn_S ;
  assign c_h_1_2 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2;
  assign c_h_1_2_S = 0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_C0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_R0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_X0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_C0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_R0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_X0 ;
  assign c_h_1_2_T = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_T | IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_T ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_C0 = c_h_1_2_C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_X0 = c_h_1_2_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_C0 = c_h_1_2_C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_X0 = c_h_1_2_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_R0 = ( c_h_1_2_R | c_h_1_2_C & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_T ) & { 1{ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2 != 0 }} ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_R0 = ( c_h_1_2_R | c_h_1_2_C & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_T ) & { 1{ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1 != 0 }} ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3 = _013_ & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_S = 0 ;
  logic [0:0] _013__C0 ;
  logic [0:0] _013__R0 ;
  logic [0:0] _013__X0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_C0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_R0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_X0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_T = _013__T | IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_T ;
  assign _013__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_C ;
  assign _013__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_C0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_X0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_X ;
  assign _013__R0 = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_R | IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_C & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_T ) & { 1{ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1 != 0 }} ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_R0 = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_R | IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_C & _013__T ) & { 1{ _013_ != 0 }} ;
  assign c_h_1_5 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2;
  assign c_h_1_5_S = 0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_C0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_R0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_X0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_C0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_R0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_X0 ;
  assign c_h_1_5_T = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_T | IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_T ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_C0 = c_h_1_5_C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_X0 = c_h_1_5_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_C0 = c_h_1_5_C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_X0 = c_h_1_5_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_R0 = ( c_h_1_5_R | c_h_1_5_C & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_T ) & { 1{ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2 != 0 }} ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_R0 = ( c_h_1_5_R | c_h_1_5_C & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_T ) & { 1{ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1 != 0 }} ;
  assign c_h_1_6 = c_h_1_2 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3;
  assign c_h_1_6_S = 0 ;
  logic [0:0] c_h_1_2_C0 ;
  logic [0:0] c_h_1_2_R0 ;
  logic [0:0] c_h_1_2_X0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_C0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_R0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_X0 ;
  assign c_h_1_6_T = c_h_1_2_T | IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_T ;
  assign c_h_1_2_C0 = c_h_1_6_C ;
  assign c_h_1_2_X0 = c_h_1_6_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_C0 = c_h_1_6_C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_X0 = c_h_1_6_X ;
  assign c_h_1_2_R0 = ( c_h_1_6_R | c_h_1_6_C & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_T ) & { 1{ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3 != 0 }} ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_R0 = ( c_h_1_6_R | c_h_1_6_C & c_h_1_2_T ) & { 1{ c_h_1_2 != 0 }} ;
  assign _000_ = _014_ & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1;
  assign _000__S = 0 ;
  logic [0:0] _014__C0 ;
  logic [0:0] _014__R0 ;
  logic [0:0] _014__X0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_C0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_R0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_X0 ;
  assign _000__T = _014__T | IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_T ;
  assign _014__C0 = _000__C ;
  assign _014__X0 = _000__X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_C0 = _000__C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_X0 = _000__X ;
  assign _014__R0 = ( _000__R | _000__C & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_T ) & { 1{ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1 != 0 }} ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_R0 = ( _000__R | _000__C & _014__T ) & { 1{ _014_ != 0 }} ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4 = _000_ & c_h_1_5;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_S = 0 ;
  logic [0:0] _000__C0 ;
  logic [0:0] _000__R0 ;
  logic [0:0] _000__X0 ;
  logic [0:0] c_h_1_5_C0 ;
  logic [0:0] c_h_1_5_R0 ;
  logic [0:0] c_h_1_5_X0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_T = _000__T | c_h_1_5_T ;
  assign _000__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_C ;
  assign _000__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_X ;
  assign c_h_1_5_C0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_C ;
  assign c_h_1_5_X0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_X ;
  assign _000__R0 = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_R | IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_C & c_h_1_5_T ) & { 1{ c_h_1_5 != 0 }} ;
  assign c_h_1_5_R0 = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_R | IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_C & _000__T ) & { 1{ _000_ != 0 }} ;
  assign c_h_1_7 = c_h_1_6 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4;
  assign c_h_1_7_S = 0 ;
  logic [0:0] c_h_1_6_C0 ;
  logic [0:0] c_h_1_6_R0 ;
  logic [0:0] c_h_1_6_X0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_C0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_R0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_X0 ;
  assign c_h_1_7_T = c_h_1_6_T | IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_T ;
  assign c_h_1_6_C0 = c_h_1_7_C ;
  assign c_h_1_6_X0 = c_h_1_7_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_C0 = c_h_1_7_C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_X0 = c_h_1_7_X ;
  assign c_h_1_6_R0 = ( c_h_1_7_R | c_h_1_7_C & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_T ) & { 1{ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4 != 0 }} ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_R0 = ( c_h_1_7_R | c_h_1_7_C & c_h_1_6_T ) & { 1{ c_h_1_6 != 0 }} ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl = c_h_1_6 & _025_;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_S = 0 ;
  logic [0:0] c_h_1_6_C1 ;
  logic [0:0] c_h_1_6_R1 ;
  logic [0:0] c_h_1_6_X1 ;
  logic [0:0] _025__C0 ;
  logic [0:0] _025__R0 ;
  logic [0:0] _025__X0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_T = c_h_1_6_T | _025__T ;
  assign c_h_1_6_C1 = IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_C ;
  assign c_h_1_6_X1 = IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_X ;
  assign _025__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_C ;
  assign _025__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_X ;
  assign c_h_1_6_R1 = ( IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_R | IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_C & _025__T ) & { 1{ _025_ != 0 }} ;
  assign _025__R0 = ( IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_R | IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_C & c_h_1_6_T ) & { 1{ c_h_1_6 != 0 }} ;
  assign _001_ = c_h_1_2 & _044_;
  assign _001__S = 0 ;
  logic [0:0] c_h_1_2_C1 ;
  logic [0:0] c_h_1_2_R1 ;
  logic [0:0] c_h_1_2_X1 ;
  logic [0:0] _044__C0 ;
  logic [0:0] _044__R0 ;
  logic [0:0] _044__X0 ;
  assign _001__T = c_h_1_2_T | _044__T ;
  assign c_h_1_2_C1 = _001__C ;
  assign c_h_1_2_X1 = _001__X ;
  assign _044__C0 = _001__C ;
  assign _044__X0 = _001__X ;
  assign c_h_1_2_R1 = ( _001__R | _001__C & _044__T ) & { 1{ _044_ != 0 }} ;
  assign _044__R0 = ( _001__R | _001__C & c_h_1_2_T ) & { 1{ c_h_1_2 != 0 }} ;
  assign _002_ = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1 & _046_;
  assign _002__S = 0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_C1 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_R1 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_X1 ;
  logic [0:0] _046__C0 ;
  logic [0:0] _046__R0 ;
  logic [0:0] _046__X0 ;
  assign _002__T = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_T | _046__T ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_C1 = _002__C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_X1 = _002__X ;
  assign _046__C0 = _002__C ;
  assign _046__X0 = _002__X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_R1 = ( _002__R | _002__C & _046__T ) & { 1{ _046_ != 0 }} ;
  assign _046__R0 = ( _002__R | _002__C & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_T ) & { 1{ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1 != 0 }} ;
  assign _003_ = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1 & _047_;
  assign _003__S = 0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_C1 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_R1 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_X1 ;
  logic [0:0] _047__C0 ;
  logic [0:0] _047__R0 ;
  logic [0:0] _047__X0 ;
  assign _003__T = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_T | _047__T ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_C1 = _003__C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_X1 = _003__X ;
  assign _047__C0 = _003__C ;
  assign _047__X0 = _003__X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_R1 = ( _003__R | _003__C & _047__T ) & { 1{ _047_ != 0 }} ;
  assign _047__R0 = ( _003__R | _003__C & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_T ) & { 1{ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1 != 0 }} ;
  assign _004_ = _028_ & c_h_1_6;
  assign _004__S = 0 ;
  logic [0:0] _028__C0 ;
  logic [0:0] _028__R0 ;
  logic [0:0] _028__X0 ;
  logic [0:0] c_h_1_6_C2 ;
  logic [0:0] c_h_1_6_R2 ;
  logic [0:0] c_h_1_6_X2 ;
  assign _004__T = _028__T | c_h_1_6_T ;
  assign _028__C0 = _004__C ;
  assign _028__X0 = _004__X ;
  assign c_h_1_6_C2 = _004__C ;
  assign c_h_1_6_X2 = _004__X ;
  assign _028__R0 = ( _004__R | _004__C & c_h_1_6_T ) & { 1{ c_h_1_6 != 0 }} ;
  assign c_h_1_6_R2 = ( _004__R | _004__C & _028__T ) & { 1{ _028_ != 0 }} ;
  assign _005_ = _002_ & _029_;
  assign _005__S = 0 ;
  logic [0:0] _002__C0 ;
  logic [0:0] _002__R0 ;
  logic [0:0] _002__X0 ;
  logic [0:0] _029__C0 ;
  logic [0:0] _029__R0 ;
  logic [0:0] _029__X0 ;
  assign _005__T = _002__T | _029__T ;
  assign _002__C0 = _005__C ;
  assign _002__X0 = _005__X ;
  assign _029__C0 = _005__C ;
  assign _029__X0 = _005__X ;
  assign _002__R0 = ( _005__R | _005__C & _029__T ) & { 1{ _029_ != 0 }} ;
  assign _029__R0 = ( _005__R | _005__C & _002__T ) & { 1{ _002_ != 0 }} ;
  assign _006_ = _050_ & c_h_1_2;
  assign _006__S = 0 ;
  logic [0:0] _050__C0 ;
  logic [0:0] _050__R0 ;
  logic [0:0] _050__X0 ;
  logic [0:0] c_h_1_2_C2 ;
  logic [0:0] c_h_1_2_R2 ;
  logic [0:0] c_h_1_2_X2 ;
  assign _006__T = _050__T | c_h_1_2_T ;
  assign _050__C0 = _006__C ;
  assign _050__X0 = _006__X ;
  assign c_h_1_2_C2 = _006__C ;
  assign c_h_1_2_X2 = _006__X ;
  assign _050__R0 = ( _006__R | _006__C & c_h_1_2_T ) & { 1{ c_h_1_2 != 0 }} ;
  assign c_h_1_2_R2 = ( _006__R | _006__C & _050__T ) & { 1{ _050_ != 0 }} ;
  assign _007_ = _032_ & _034_;
  assign _007__S = 0 ;
  logic [0:0] _032__C0 ;
  logic [0:0] _032__R0 ;
  logic [0:0] _032__X0 ;
  logic [0:0] _034__C0 ;
  logic [0:0] _034__R0 ;
  logic [0:0] _034__X0 ;
  assign _007__T = _032__T | _034__T ;
  assign _032__C0 = _007__C ;
  assign _032__X0 = _007__X ;
  assign _034__C0 = _007__C ;
  assign _034__X0 = _007__X ;
  assign _032__R0 = ( _007__R | _007__C & _034__T ) & { 1{ _034_ != 0 }} ;
  assign _034__R0 = ( _007__R | _007__C & _032__T ) & { 1{ _032_ != 0 }} ;
  assign _008_ = _052_ & c_h_1_5;
  assign _008__S = 0 ;
  logic [0:0] _052__C0 ;
  logic [0:0] _052__R0 ;
  logic [0:0] _052__X0 ;
  logic [0:0] c_h_1_5_C1 ;
  logic [0:0] c_h_1_5_R1 ;
  logic [0:0] c_h_1_5_X1 ;
  assign _008__T = _052__T | c_h_1_5_T ;
  assign _052__C0 = _008__C ;
  assign _052__X0 = _008__X ;
  assign c_h_1_5_C1 = _008__C ;
  assign c_h_1_5_X1 = _008__X ;
  assign _052__R0 = ( _008__R | _008__C & c_h_1_5_T ) & { 1{ c_h_1_5 != 0 }} ;
  assign c_h_1_5_R1 = ( _008__R | _008__C & _052__T ) & { 1{ _052_ != 0 }} ;
  assign _009_ = _036_ & _038_;
  assign _009__S = 0 ;
  logic [0:0] _036__C0 ;
  logic [0:0] _036__R0 ;
  logic [0:0] _036__X0 ;
  logic [0:0] _038__C0 ;
  logic [0:0] _038__R0 ;
  logic [0:0] _038__X0 ;
  assign _009__T = _036__T | _038__T ;
  assign _036__C0 = _009__C ;
  assign _036__X0 = _009__X ;
  assign _038__C0 = _009__C ;
  assign _038__X0 = _009__X ;
  assign _036__R0 = ( _009__R | _009__C & _038__T ) & { 1{ _038_ != 0 }} ;
  assign _038__R0 = ( _009__R | _009__C & _036__T ) & { 1{ _036_ != 0 }} ;
  assign _010_ = _039_ & c_h_1_6;
  assign _010__S = 0 ;
  logic [0:0] _039__C0 ;
  logic [0:0] _039__R0 ;
  logic [0:0] _039__X0 ;
  logic [0:0] c_h_1_6_C3 ;
  logic [0:0] c_h_1_6_R3 ;
  logic [0:0] c_h_1_6_X3 ;
  assign _010__T = _039__T | c_h_1_6_T ;
  assign _039__C0 = _010__C ;
  assign _039__X0 = _010__X ;
  assign c_h_1_6_C3 = _010__C ;
  assign c_h_1_6_X3 = _010__X ;
  assign _039__R0 = ( _010__R | _010__C & c_h_1_6_T ) & { 1{ c_h_1_6 != 0 }} ;
  assign c_h_1_6_R3 = ( _010__R | _010__C & _039__T ) & { 1{ _039_ != 0 }} ;
  assign _011_ = _007_ & _040_;
  assign _011__S = 0 ;
  logic [0:0] _007__C0 ;
  logic [0:0] _007__R0 ;
  logic [0:0] _007__X0 ;
  logic [0:0] _040__C0 ;
  logic [0:0] _040__R0 ;
  logic [0:0] _040__X0 ;
  assign _011__T = _007__T | _040__T ;
  assign _007__C0 = _011__C ;
  assign _007__X0 = _011__X ;
  assign _040__C0 = _011__C ;
  assign _040__X0 = _011__X ;
  assign _007__R0 = ( _011__R | _011__C & _040__T ) & { 1{ _040_ != 0 }} ;
  assign _040__R0 = ( _011__R | _011__C & _007__T ) & { 1{ _007_ != 0 }} ;
  assign _012_ = _043_ & c_h_1_7;
  assign _012__S = 0 ;
  logic [0:0] _043__C0 ;
  logic [0:0] _043__R0 ;
  logic [0:0] _043__X0 ;
  logic [0:0] c_h_1_7_C0 ;
  logic [0:0] c_h_1_7_R0 ;
  logic [0:0] c_h_1_7_X0 ;
  assign _012__T = _043__T | c_h_1_7_T ;
  assign _043__C0 = _012__C ;
  assign _043__X0 = _012__X ;
  assign c_h_1_7_C0 = _012__C ;
  assign c_h_1_7_X0 = _012__X ;
  assign _043__R0 = ( _012__R | _012__C & c_h_1_7_T ) & { 1{ c_h_1_7 != 0 }} ;
  assign c_h_1_7_R0 = ( _012__R | _012__C & _043__T ) & { 1{ _043_ != 0 }} ;
  assign _013_ = ! mantissa[10:9];
  logic [16:0] mantissa_C0 ;
  logic [16:0] mantissa_R0 ;
  logic [16:0] mantissa_X0 ;
  assign _013__T = | mantissa_T [10:9] ;
  assign mantissa_C0 [10:9] = { 2{ _013__C }} ;
  assign mantissa_X0 [10:9] = { 2{ _013__X }} ;
  assign mantissa_R0 [10:9] = { 2{ _013__R }} ;
  assign _013__S = 0 ;
  assign _014_ = ! mantissa[2:1];
  assign _014__T = | mantissa_T [2:1] ;
  assign mantissa_C0 [2:1] = { 2{ _014__C }} ;
  assign mantissa_X0 [2:1] = { 2{ _014__X }} ;
  assign mantissa_R0 [2:1] = { 2{ _014__R }} ;
  assign _014__S = 0 ;
  assign _015_ = | mantissa[14:13];
  assign _015__T = | mantissa_T [14:13] ;
  assign mantissa_C0 [14:13] = { 2{ _015__C }} ;
  assign mantissa_X0 [14:13] = { 2{ _015__X }} ;
  assign mantissa_R0 [14:13] = { 2{ _015__R }} & mantissa[14:13] ;
  assign _015__S = 0 ;
  assign _016_ = | mantissa[16:15];
  assign _016__T = | mantissa_T [16:15] ;
  assign mantissa_C0 [16:15] = { 2{ _016__C }} ;
  assign mantissa_X0 [16:15] = { 2{ _016__X }} ;
  assign mantissa_R0 [16:15] = { 2{ _016__R }} & mantissa[16:15] ;
  assign _016__S = 0 ;
  assign _017_ = | mantissa[12:11];
  assign _017__T = | mantissa_T [12:11] ;
  assign mantissa_C0 [12:11] = { 2{ _017__C }} ;
  assign mantissa_X0 [12:11] = { 2{ _017__X }} ;
  assign mantissa_R0 [12:11] = { 2{ _017__R }} & mantissa[12:11] ;
  assign _017__S = 0 ;
  assign _018_ = | mantissa[6:5];
  assign _018__T = | mantissa_T [6:5] ;
  assign mantissa_C0 [6:5] = { 2{ _018__C }} ;
  assign mantissa_X0 [6:5] = { 2{ _018__X }} ;
  assign mantissa_R0 [6:5] = { 2{ _018__R }} & mantissa[6:5] ;
  assign _018__S = 0 ;
  assign _019_ = | mantissa[8:7];
  assign _019__T = | mantissa_T [8:7] ;
  assign mantissa_C0 [8:7] = { 2{ _019__C }} ;
  assign mantissa_X0 [8:7] = { 2{ _019__X }} ;
  assign mantissa_R0 [8:7] = { 2{ _019__R }} & mantissa[8:7] ;
  assign _019__S = 0 ;
  assign _020_ = | mantissa[4:3];
  assign _020__T = | mantissa_T [4:3] ;
  assign mantissa_C0 [4:3] = { 2{ _020__C }} ;
  assign mantissa_X0 [4:3] = { 2{ _020__X }} ;
  assign mantissa_R0 [4:3] = { 2{ _020__R }} & mantissa[4:3] ;
  assign _020__S = 0 ;
  assign _021_ = mantissa[15:14] != 1'b1;
  assign _021__S = 0 ;
  assign { mantissa_R0 [0] } = 0;
  assign { mantissa_X0 [0] } = 0;
  assign { mantissa_C0 [0] } = 0;
  logic [16:0] mantissa_C1 ;
  logic [16:0] mantissa_R1 ;
  logic [16:0] mantissa_X1 ;
  assign _021__T = | mantissa_T [15:14] ;
  assign mantissa_C1 [15:14] = { 2{ _021__C }} ;
  assign mantissa_R1 [15:14] = { 2{ _021__R }} ;
  assign mantissa_X1 [15:14] = { 2{ _021__X }} ;
  assign _022_ = mantissa[11:10] != 1'b1;
  assign _022__S = 0 ;
  assign _022__T = | mantissa_T [11:10] ;
  assign mantissa_C1 [11:10] = { 2{ _022__C }} ;
  assign mantissa_R1 [11:10] = { 2{ _022__R }} ;
  assign mantissa_X1 [11:10] = { 2{ _022__X }} ;
  assign _023_ = mantissa[7:6] != 1'b1;
  assign _023__S = 0 ;
  assign _023__T = | mantissa_T [7:6] ;
  assign mantissa_C1 [7:6] = { 2{ _023__C }} ;
  assign mantissa_R1 [7:6] = { 2{ _023__R }} ;
  assign mantissa_X1 [7:6] = { 2{ _023__X }} ;
  assign _024_ = mantissa[3:2] != 1'b1;
  assign _024__S = 0 ;
  assign _024__T = | mantissa_T [3:2] ;
  assign mantissa_C1 [3:2] = { 2{ _024__C }} ;
  assign mantissa_R1 [3:2] = { 2{ _024__R }} ;
  assign mantissa_X1 [3:2] = { 2{ _024__X }} ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2 = ~ _015_;
  logic [0:0] _015__C0 ;
  logic [0:0] _015__R0 ;
  logic [0:0] _015__X0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_T = _015__T ;
  assign _015__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_C ;
  assign _015__R0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_R ;
  assign _015__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_S = 0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1 = ~ _016_;
  logic [0:0] _016__C0 ;
  logic [0:0] _016__R0 ;
  logic [0:0] _016__X0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_T = _016__T ;
  assign _016__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_C ;
  assign _016__R0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_R ;
  assign _016__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_S = 0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1 = ~ _017_;
  logic [0:0] _017__C0 ;
  logic [0:0] _017__R0 ;
  logic [0:0] _017__X0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_T = _017__T ;
  assign _017__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_C ;
  assign _017__R0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_R ;
  assign _017__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_S = 0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2 = ~ _018_;
  logic [0:0] _018__C0 ;
  logic [0:0] _018__R0 ;
  logic [0:0] _018__X0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_T = _018__T ;
  assign _018__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_C ;
  assign _018__R0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_R ;
  assign _018__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_S = 0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1 = ~ _019_;
  logic [0:0] _019__C0 ;
  logic [0:0] _019__R0 ;
  logic [0:0] _019__X0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_T = _019__T ;
  assign _019__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_C ;
  assign _019__R0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_R ;
  assign _019__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_S = 0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1 = ~ _020_;
  logic [0:0] _020__C0 ;
  logic [0:0] _020__R0 ;
  logic [0:0] _020__X0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_T = _020__T ;
  assign _020__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_C ;
  assign _020__R0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_R ;
  assign _020__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_S = 0 ;
  assign _025_ = ~ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_C1 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_R1 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_X1 ;
  assign _025__T = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_T ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_C1 = _025__C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_R1 = _025__R ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_X1 = _025__X ;
  assign _025__S = 0 ;
  assign _026_ = ~ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_C1 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_R1 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_X1 ;
  assign _026__T = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_T ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_C1 = _026__C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_R1 = _026__R ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_X1 = _026__X ;
  assign _026__S = 0 ;
  assign _027_ = ~ _001_;
  logic [0:0] _001__C0 ;
  logic [0:0] _001__R0 ;
  logic [0:0] _001__X0 ;
  assign _027__T = _001__T ;
  assign _001__C0 = _027__C ;
  assign _001__R0 = _027__R ;
  assign _001__X0 = _027__X ;
  assign _027__S = 0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl = ~ _045_;
  logic [0:0] _045__C0 ;
  logic [0:0] _045__R0 ;
  logic [0:0] _045__X0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_T = _045__T ;
  assign _045__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_C ;
  assign _045__R0 = IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_R ;
  assign _045__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_S = 0 ;
  assign _028_ = ~ _003_;
  logic [0:0] _003__C0 ;
  logic [0:0] _003__R0 ;
  logic [0:0] _003__X0 ;
  assign _028__T = _003__T ;
  assign _003__C0 = _028__C ;
  assign _003__R0 = _028__R ;
  assign _003__X0 = _028__X ;
  assign _028__S = 0 ;
  assign _029_ = ~ _004_;
  logic [0:0] _004__C0 ;
  logic [0:0] _004__R0 ;
  logic [0:0] _004__X0 ;
  assign _029__T = _004__T ;
  assign _004__C0 = _029__C ;
  assign _004__R0 = _029__R ;
  assign _004__X0 = _029__X ;
  assign _029__S = 0 ;
  assign _030_ = ~ _005_;
  logic [0:0] _005__C0 ;
  logic [0:0] _005__R0 ;
  logic [0:0] _005__X0 ;
  assign _030__T = _005__T ;
  assign _005__C0 = _030__C ;
  assign _005__R0 = _030__R ;
  assign _005__X0 = _030__X ;
  assign _030__S = 0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl = ~ _048_;
  logic [0:0] _048__C0 ;
  logic [0:0] _048__R0 ;
  logic [0:0] _048__X0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_T = _048__T ;
  assign _048__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_C ;
  assign _048__R0 = IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_R ;
  assign _048__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_S = 0 ;
  assign _031_ = ~ _021_;
  logic [0:0] _021__C0 ;
  logic [0:0] _021__R0 ;
  logic [0:0] _021__X0 ;
  assign _031__T = _021__T ;
  assign _021__C0 = _031__C ;
  assign _021__R0 = _031__R ;
  assign _021__X0 = _031__X ;
  assign _031__S = 0 ;
  assign _032_ = ~ _049_;
  logic [0:0] _049__C0 ;
  logic [0:0] _049__R0 ;
  logic [0:0] _049__X0 ;
  assign _032__T = _049__T ;
  assign _049__C0 = _032__C ;
  assign _049__R0 = _032__R ;
  assign _049__X0 = _032__X ;
  assign _032__S = 0 ;
  assign _033_ = ~ _022_;
  logic [0:0] _022__C0 ;
  logic [0:0] _022__R0 ;
  logic [0:0] _022__X0 ;
  assign _033__T = _022__T ;
  assign _022__C0 = _033__C ;
  assign _022__R0 = _033__R ;
  assign _022__X0 = _033__X ;
  assign _033__S = 0 ;
  assign _034_ = ~ _006_;
  logic [0:0] _006__C0 ;
  logic [0:0] _006__R0 ;
  logic [0:0] _006__X0 ;
  assign _034__T = _006__T ;
  assign _006__C0 = _034__C ;
  assign _006__R0 = _034__R ;
  assign _006__X0 = _034__X ;
  assign _034__S = 0 ;
  assign _035_ = ~ _023_;
  logic [0:0] _023__C0 ;
  logic [0:0] _023__R0 ;
  logic [0:0] _023__X0 ;
  assign _035__T = _023__T ;
  assign _023__C0 = _035__C ;
  assign _023__R0 = _035__R ;
  assign _023__X0 = _035__X ;
  assign _035__S = 0 ;
  assign _036_ = ~ _051_;
  logic [0:0] _051__C0 ;
  logic [0:0] _051__R0 ;
  logic [0:0] _051__X0 ;
  assign _036__T = _051__T ;
  assign _051__C0 = _036__C ;
  assign _051__R0 = _036__R ;
  assign _051__X0 = _036__X ;
  assign _036__S = 0 ;
  assign _037_ = ~ _024_;
  logic [0:0] _024__C0 ;
  logic [0:0] _024__R0 ;
  logic [0:0] _024__X0 ;
  assign _037__T = _024__T ;
  assign _024__C0 = _037__C ;
  assign _024__R0 = _037__R ;
  assign _024__X0 = _037__X ;
  assign _037__S = 0 ;
  assign _038_ = ~ _008_;
  logic [0:0] _008__C0 ;
  logic [0:0] _008__R0 ;
  logic [0:0] _008__X0 ;
  assign _038__T = _008__T ;
  assign _008__C0 = _038__C ;
  assign _008__R0 = _038__R ;
  assign _008__X0 = _038__X ;
  assign _038__S = 0 ;
  assign _039_ = ~ _009_;
  logic [0:0] _009__C0 ;
  logic [0:0] _009__R0 ;
  logic [0:0] _009__X0 ;
  assign _039__T = _009__T ;
  assign _009__C0 = _039__C ;
  assign _009__R0 = _039__R ;
  assign _009__X0 = _039__X ;
  assign _039__S = 0 ;
  assign _040_ = ~ _010_;
  logic [0:0] _010__C0 ;
  logic [0:0] _010__R0 ;
  logic [0:0] _010__X0 ;
  assign _040__T = _010__T ;
  assign _010__C0 = _040__C ;
  assign _010__R0 = _040__R ;
  assign _010__X0 = _040__X ;
  assign _040__S = 0 ;
  assign _041_ = ~ _011_;
  logic [0:0] _011__C0 ;
  logic [0:0] _011__R0 ;
  logic [0:0] _011__X0 ;
  assign _041__T = _011__T ;
  assign _011__C0 = _041__C ;
  assign _011__R0 = _041__R ;
  assign _011__X0 = _041__X ;
  assign _041__S = 0 ;
  assign _042_ = ~ _053_;
  logic [0:0] _053__C0 ;
  logic [0:0] _053__R0 ;
  logic [0:0] _053__X0 ;
  assign _042__T = _053__T ;
  assign _053__C0 = _042__C ;
  assign _053__R0 = _042__R ;
  assign _053__X0 = _042__X ;
  assign _042__S = 0 ;
  assign _043_ = ~ mantissa[0];
  assign _043__T = mantissa_T [0] ;
  assign mantissa_C1 [0] = _043__C ;
  assign mantissa_R1 [0] = _043__R ;
  assign mantissa_X1 [0] = _043__X ;
  assign _043__S = 0 ;
  assign _044_ = c_h_1_5 | _026_;
  assign _044__S = 0 ;
  logic [0:0] c_h_1_5_C2 ;
  logic [0:0] c_h_1_5_R2 ;
  logic [0:0] c_h_1_5_X2 ;
  logic [0:0] _026__C0 ;
  logic [0:0] _026__R0 ;
  logic [0:0] _026__X0 ;
  assign _044__T = c_h_1_5_T | _026__T ;
  assign c_h_1_5_C2 = _044__C ;
  assign c_h_1_5_X2 = _044__X ;
  assign _026__C0 = _044__C ;
  assign _026__X0 = _044__X ;
  assign c_h_1_5_R2 = ( _044__R | _044__C & _026__T ) & { 1{ _026_ != 1'b1 }} ;
  assign _026__R0 = ( _044__R | _044__C & c_h_1_5_T ) & { 1{ c_h_1_5 != 1'b1 }} ;
  assign _045_ = _027_ | c_h_1_7;
  assign _045__S = 0 ;
  logic [0:0] _027__C0 ;
  logic [0:0] _027__R0 ;
  logic [0:0] _027__X0 ;
  logic [0:0] c_h_1_7_C1 ;
  logic [0:0] c_h_1_7_R1 ;
  logic [0:0] c_h_1_7_X1 ;
  assign _045__T = _027__T | c_h_1_7_T ;
  assign _027__C0 = _045__C ;
  assign _027__X0 = _045__X ;
  assign c_h_1_7_C1 = _045__C ;
  assign c_h_1_7_X1 = _045__X ;
  assign _027__R0 = ( _045__R | _045__C & c_h_1_7_T ) & { 1{ c_h_1_7 != 1'b1 }} ;
  assign c_h_1_7_R1 = ( _045__R | _045__C & _027__T ) & { 1{ _027_ != 1'b1 }} ;
  assign _046_ = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1 | _015_;
  assign _046__S = 0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_C1 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_R1 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_X1 ;
  logic [0:0] _015__C1 ;
  logic [0:0] _015__R1 ;
  logic [0:0] _015__X1 ;
  assign _046__T = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_T | _015__T ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_C1 = _046__C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_X1 = _046__X ;
  assign _015__C1 = _046__C ;
  assign _015__X1 = _046__X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_R1 = ( _046__R | _046__C & _015__T ) & { 1{ _015_ != 1'b1 }} ;
  assign _015__R1 = ( _046__R | _046__C & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_T ) & { 1{ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1 != 1'b1 }} ;
  assign _047_ = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1 | _018_;
  assign _047__S = 0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_C1 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_R1 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_X1 ;
  logic [0:0] _018__C1 ;
  logic [0:0] _018__R1 ;
  logic [0:0] _018__X1 ;
  assign _047__T = IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_T | _018__T ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_C1 = _047__C ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_X1 = _047__X ;
  assign _018__C1 = _047__C ;
  assign _018__X1 = _047__X ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_R1 = ( _047__R | _047__C & _018__T ) & { 1{ _018_ != 1'b1 }} ;
  assign _018__R1 = ( _047__R | _047__C & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_T ) & { 1{ IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1 != 1'b1 }} ;
  assign _048_ = _030_ | c_h_1_7;
  assign _048__S = 0 ;
  logic [0:0] _030__C0 ;
  logic [0:0] _030__R0 ;
  logic [0:0] _030__X0 ;
  logic [0:0] c_h_1_7_C2 ;
  logic [0:0] c_h_1_7_R2 ;
  logic [0:0] c_h_1_7_X2 ;
  assign _048__T = _030__T | c_h_1_7_T ;
  assign _030__C0 = _048__C ;
  assign _030__X0 = _048__X ;
  assign c_h_1_7_C2 = _048__C ;
  assign c_h_1_7_X2 = _048__X ;
  assign _030__R0 = ( _048__R | _048__C & c_h_1_7_T ) & { 1{ c_h_1_7 != 1'b1 }} ;
  assign c_h_1_7_R2 = ( _048__R | _048__C & _030__T ) & { 1{ _030_ != 1'b1 }} ;
  assign _049_ = mantissa[16] | _031_;
  assign _049__S = 0 ;
  logic [0:0] _031__C0 ;
  logic [0:0] _031__R0 ;
  logic [0:0] _031__X0 ;
  assign _049__T = mantissa_T [16] | _031__T ;
  assign mantissa_C1 [16] = _049__C ;
  assign mantissa_X1 [16] = _049__X ;
  assign _031__C0 = _049__C ;
  assign _031__X0 = _049__X ;
  assign mantissa_R1 [16] = ( _049__R | _049__C & _031__T ) & { 1{ _031_ != 1'b1 }} ;
  assign _031__R0 = ( _049__R | _049__C & mantissa_T [16] ) & { 1{ mantissa[16] != 1'b1 }} ;
  assign _050_ = mantissa[12] | _033_;
  assign _050__S = 0 ;
  logic [0:0] _033__C0 ;
  logic [0:0] _033__R0 ;
  logic [0:0] _033__X0 ;
  assign _050__T = mantissa_T [12] | _033__T ;
  assign mantissa_C1 [12] = _050__C ;
  assign mantissa_X1 [12] = _050__X ;
  assign _033__C0 = _050__C ;
  assign _033__X0 = _050__X ;
  assign mantissa_R1 [12] = ( _050__R | _050__C & _033__T ) & { 1{ _033_ != 1'b1 }} ;
  assign _033__R0 = ( _050__R | _050__C & mantissa_T [12] ) & { 1{ mantissa[12] != 1'b1 }} ;
  assign _051_ = mantissa[8] | _035_;
  assign _051__S = 0 ;
  logic [0:0] _035__C0 ;
  logic [0:0] _035__R0 ;
  logic [0:0] _035__X0 ;
  assign _051__T = mantissa_T [8] | _035__T ;
  assign mantissa_C1 [8] = _051__C ;
  assign mantissa_X1 [8] = _051__X ;
  assign _035__C0 = _051__C ;
  assign _035__X0 = _051__X ;
  assign mantissa_R1 [8] = ( _051__R | _051__C & _035__T ) & { 1{ _035_ != 1'b1 }} ;
  assign _035__R0 = ( _051__R | _051__C & mantissa_T [8] ) & { 1{ mantissa[8] != 1'b1 }} ;
  assign _052_ = mantissa[4] | _037_;
  assign _052__S = 0 ;
  logic [0:0] _037__C0 ;
  logic [0:0] _037__R0 ;
  logic [0:0] _037__X0 ;
  assign _052__T = mantissa_T [4] | _037__T ;
  assign mantissa_C1 [4] = _052__C ;
  assign mantissa_X1 [4] = _052__X ;
  assign _037__C0 = _052__C ;
  assign _037__X0 = _052__X ;
  assign mantissa_R1 [4] = ( _052__R | _052__C & _037__T ) & { 1{ _037_ != 1'b1 }} ;
  assign _037__R0 = ( _052__R | _052__C & mantissa_T [4] ) & { 1{ mantissa[4] != 1'b1 }} ;
  assign _053_ = _041_ | c_h_1_7;
  assign _053__S = 0 ;
  logic [0:0] _041__C0 ;
  logic [0:0] _041__R0 ;
  logic [0:0] _041__X0 ;
  logic [0:0] c_h_1_7_C3 ;
  logic [0:0] c_h_1_7_R3 ;
  logic [0:0] c_h_1_7_X3 ;
  assign _053__T = _041__T | c_h_1_7_T ;
  assign _041__C0 = _053__C ;
  assign _041__X0 = _053__X ;
  assign c_h_1_7_C3 = _053__C ;
  assign c_h_1_7_X3 = _053__X ;
  assign _041__R0 = ( _053__R | _053__C & c_h_1_7_T ) & { 1{ c_h_1_7 != 1'b1 }} ;
  assign c_h_1_7_R3 = ( _053__R | _053__C & _041__T ) & { 1{ _041_ != 1'b1 }} ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl = _042_ | _012_;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_S = 0 ;
  logic [0:0] _042__C0 ;
  logic [0:0] _042__R0 ;
  logic [0:0] _042__X0 ;
  logic [0:0] _012__C0 ;
  logic [0:0] _012__R0 ;
  logic [0:0] _012__X0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_T = _042__T | _012__T ;
  assign _042__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_C ;
  assign _042__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_X ;
  assign _012__C0 = IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_C ;
  assign _012__X0 = IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_X ;
  assign _042__R0 = ( IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_R | IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_C & _012__T ) & { 1{ _012_ != 1'b1 }} ;
  assign _012__R0 = ( IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_R | IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_C & _042__T ) & { 1{ _042_ != 1'b1 }} ;
  assign rtn = { c_h_1_7, IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl, IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl, IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl, IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl };
  assign rtn_T = {  c_h_1_7_T , IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_T , IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_T , IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_T , IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_T  };
  logic [13:0] rtn_S ;
  assign rtn_S = 0 ;
  logic [0:0] c_h_1_7_R4 ;
  logic [0:0] c_h_1_7_X4 ;
  logic [0:0] c_h_1_7_C4 ;
  assign c_h_1_7_R4 = rtn_R [4:4] ;
  assign c_h_1_7_X4 = rtn_X [4:4] ;
  assign c_h_1_7_C4 = rtn_C [4:4] ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_R0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_X0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_C0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_R0 = rtn_R [3:3] ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_X0 = rtn_X [3:3] ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_C0 = rtn_C [3:3] ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_R0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_X0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_C0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_R0 = rtn_R [2:2] ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_X0 = rtn_X [2:2] ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_C0 = rtn_C [2:2] ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_R0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_X0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_C0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_R0 = rtn_R [1:1] ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_X0 = rtn_X [1:1] ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_C0 = rtn_C [1:1] ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_R0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_X0 ;
  logic [0:0] IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_C0 ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_R0 = rtn_R [0:0] ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_X0 = rtn_X [0:0] ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_C0 = rtn_C [0:0] ;
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_C = ( IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_C0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_C = ( IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_C0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_C = ( IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_C0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_C = ( IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_C0 );
  assign _012__C = ( _012__C0 );
  assign _042__C = ( _042__C0 );
  assign _041__C = ( _041__C0 );
  assign _037__C = ( _037__C0 );
  assign _035__C = ( _035__C0 );
  assign _033__C = ( _033__C0 );
  assign _031__C = ( _031__C0 );
  assign _030__C = ( _030__C0 );
  assign _027__C = ( _027__C0 );
  assign _026__C = ( _026__C0 );
  assign _053__C = ( _053__C0 );
  assign _011__C = ( _011__C0 );
  assign _010__C = ( _010__C0 );
  assign _009__C = ( _009__C0 );
  assign _008__C = ( _008__C0 );
  assign _024__C = ( _024__C0 );
  assign _051__C = ( _051__C0 );
  assign _023__C = ( _023__C0 );
  assign _006__C = ( _006__C0 );
  assign _022__C = ( _022__C0 );
  assign _049__C = ( _049__C0 );
  assign _021__C = ( _021__C0 );
  assign _048__C = ( _048__C0 );
  assign _005__C = ( _005__C0 );
  assign _004__C = ( _004__C0 );
  assign _003__C = ( _003__C0 );
  assign _045__C = ( _045__C0 );
  assign _001__C = ( _001__C0 );
  assign _020__C = ( _020__C0 );
  assign _019__C = ( _019__C0 );
  assign _018__C = ( _018__C0 ) | ( _018__C1 );
  assign _017__C = ( _017__C0 );
  assign _016__C = ( _016__C0 );
  assign _015__C = ( _015__C0 ) | ( _015__C1 );
  assign mantissa_C = ( mantissa_C0 ) | ( mantissa_C1 );
  assign c_h_1_7_C = ( c_h_1_7_C0 ) | ( c_h_1_7_C1 ) | ( c_h_1_7_C2 ) | ( c_h_1_7_C3 ) | ( c_h_1_7_C4 );
  assign _043__C = ( _043__C0 );
  assign _040__C = ( _040__C0 );
  assign _007__C = ( _007__C0 );
  assign _039__C = ( _039__C0 );
  assign _038__C = ( _038__C0 );
  assign _036__C = ( _036__C0 );
  assign _052__C = ( _052__C0 );
  assign _034__C = ( _034__C0 );
  assign _032__C = ( _032__C0 );
  assign _050__C = ( _050__C0 );
  assign _029__C = ( _029__C0 );
  assign _002__C = ( _002__C0 );
  assign _028__C = ( _028__C0 );
  assign _047__C = ( _047__C0 );
  assign _046__C = ( _046__C0 );
  assign _044__C = ( _044__C0 );
  assign _025__C = ( _025__C0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_C = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_C0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_C1 );
  assign c_h_1_6_C = ( c_h_1_6_C0 ) | ( c_h_1_6_C1 ) | ( c_h_1_6_C2 ) | ( c_h_1_6_C3 );
  assign c_h_1_5_C = ( c_h_1_5_C0 ) | ( c_h_1_5_C1 ) | ( c_h_1_5_C2 );
  assign _000__C = ( _000__C0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_C = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_C0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_C1 );
  assign _014__C = ( _014__C0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_C = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_C0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_C1 );
  assign c_h_1_2_C = ( c_h_1_2_C0 ) | ( c_h_1_2_C1 ) | ( c_h_1_2_C2 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_C = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_C0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_C = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_C0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_C1 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_C = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_C0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_C1 );
  assign _013__C = ( _013__C0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_C = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_C0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_C = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_C0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_C1 );
  assign rtn_C = ( rtn_C0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_X = ( IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_X0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_X = ( IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_X0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_X = ( IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_X0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_X = ( IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_X0 );
  assign _012__X = ( _012__X0 );
  assign _042__X = ( _042__X0 );
  assign _041__X = ( _041__X0 );
  assign _037__X = ( _037__X0 );
  assign _035__X = ( _035__X0 );
  assign _033__X = ( _033__X0 );
  assign _031__X = ( _031__X0 );
  assign _030__X = ( _030__X0 );
  assign _027__X = ( _027__X0 );
  assign _026__X = ( _026__X0 );
  assign _053__X = ( _053__X0 );
  assign _011__X = ( _011__X0 );
  assign _010__X = ( _010__X0 );
  assign _009__X = ( _009__X0 );
  assign _008__X = ( _008__X0 );
  assign _024__X = ( _024__X0 );
  assign _051__X = ( _051__X0 );
  assign _023__X = ( _023__X0 );
  assign _006__X = ( _006__X0 );
  assign _022__X = ( _022__X0 );
  assign _049__X = ( _049__X0 );
  assign _021__X = ( _021__X0 );
  assign _048__X = ( _048__X0 );
  assign _005__X = ( _005__X0 );
  assign _004__X = ( _004__X0 );
  assign _003__X = ( _003__X0 );
  assign _045__X = ( _045__X0 );
  assign _001__X = ( _001__X0 );
  assign _020__X = ( _020__X0 );
  assign _019__X = ( _019__X0 );
  assign _018__X = ( _018__X0 ) | ( _018__X1 );
  assign _017__X = ( _017__X0 );
  assign _016__X = ( _016__X0 );
  assign _015__X = ( _015__X0 ) | ( _015__X1 );
  assign mantissa_X = ( mantissa_X0 ) | ( mantissa_X1 );
  assign c_h_1_7_X = ( c_h_1_7_X0 ) | ( c_h_1_7_X1 ) | ( c_h_1_7_X2 ) | ( c_h_1_7_X3 ) | ( c_h_1_7_X4 );
  assign _043__X = ( _043__X0 );
  assign _040__X = ( _040__X0 );
  assign _007__X = ( _007__X0 );
  assign _039__X = ( _039__X0 );
  assign _038__X = ( _038__X0 );
  assign _036__X = ( _036__X0 );
  assign _052__X = ( _052__X0 );
  assign _034__X = ( _034__X0 );
  assign _032__X = ( _032__X0 );
  assign _050__X = ( _050__X0 );
  assign _029__X = ( _029__X0 );
  assign _002__X = ( _002__X0 );
  assign _028__X = ( _028__X0 );
  assign _047__X = ( _047__X0 );
  assign _046__X = ( _046__X0 );
  assign _044__X = ( _044__X0 );
  assign _025__X = ( _025__X0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_X = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_X0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_X1 );
  assign c_h_1_6_X = ( c_h_1_6_X0 ) | ( c_h_1_6_X1 ) | ( c_h_1_6_X2 ) | ( c_h_1_6_X3 );
  assign c_h_1_5_X = ( c_h_1_5_X0 ) | ( c_h_1_5_X1 ) | ( c_h_1_5_X2 );
  assign _000__X = ( _000__X0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_X = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_X0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_X1 );
  assign _014__X = ( _014__X0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_X = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_X0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_X1 );
  assign c_h_1_2_X = ( c_h_1_2_X0 ) | ( c_h_1_2_X1 ) | ( c_h_1_2_X2 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_X = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_X0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_X = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_X0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_X1 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_X = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_X0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_X1 );
  assign _013__X = ( _013__X0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_X = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_X0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_X = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_X0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_X1 );
  assign rtn_X = ( rtn_X0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_R = ( IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_X0 & IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_or_nl_R0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_R = ( IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_X0 & IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_10_nl_R0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_R = ( IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_X0 & IntLeadZero_17U_leading_sign_17_0_rtn_IntLeadZero_17U_leading_sign_17_0_rtn_nor_nl_R0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_R = ( IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_X0 & IntLeadZero_17U_leading_sign_17_0_rtn_and_63_nl_R0 );
  assign _012__R = ( _012__X0 & _012__R0 );
  assign _042__R = ( _042__X0 & _042__R0 );
  assign _041__R = ( _041__X0 & _041__R0 );
  assign _037__R = ( _037__X0 & _037__R0 );
  assign _035__R = ( _035__X0 & _035__R0 );
  assign _033__R = ( _033__X0 & _033__R0 );
  assign _031__R = ( _031__X0 & _031__R0 );
  assign _030__R = ( _030__X0 & _030__R0 );
  assign _027__R = ( _027__X0 & _027__R0 );
  assign _026__R = ( _026__X0 & _026__R0 );
  assign _053__R = ( _053__X0 & _053__R0 );
  assign _011__R = ( _011__X0 & _011__R0 );
  assign _010__R = ( _010__X0 & _010__R0 );
  assign _009__R = ( _009__X0 & _009__R0 );
  assign _008__R = ( _008__X0 & _008__R0 );
  assign _024__R = ( _024__X0 & _024__R0 );
  assign _051__R = ( _051__X0 & _051__R0 );
  assign _023__R = ( _023__X0 & _023__R0 );
  assign _006__R = ( _006__X0 & _006__R0 );
  assign _022__R = ( _022__X0 & _022__R0 );
  assign _049__R = ( _049__X0 & _049__R0 );
  assign _021__R = ( _021__X0 & _021__R0 );
  assign _048__R = ( _048__X0 & _048__R0 );
  assign _005__R = ( _005__X0 & _005__R0 );
  assign _004__R = ( _004__X0 & _004__R0 );
  assign _003__R = ( _003__X0 & _003__R0 );
  assign _045__R = ( _045__X0 & _045__R0 );
  assign _001__R = ( _001__X0 & _001__R0 );
  assign _020__R = ( _020__X0 & _020__R0 );
  assign _019__R = ( _019__X0 & _019__R0 );
  assign _018__R = ( _018__X0 & _018__R0 ) | ( _018__X1 & _018__R1 );
  assign _017__R = ( _017__X0 & _017__R0 );
  assign _016__R = ( _016__X0 & _016__R0 );
  assign _015__R = ( _015__X0 & _015__R0 ) | ( _015__X1 & _015__R1 );
  assign mantissa_R = ( mantissa_X0 & mantissa_R0 ) | ( mantissa_X1 & mantissa_R1 );
  assign c_h_1_7_R = ( c_h_1_7_X0 & c_h_1_7_R0 ) | ( c_h_1_7_X1 & c_h_1_7_R1 ) | ( c_h_1_7_X2 & c_h_1_7_R2 ) | ( c_h_1_7_X3 & c_h_1_7_R3 ) | ( c_h_1_7_X4 & c_h_1_7_R4 );
  assign _043__R = ( _043__X0 & _043__R0 );
  assign _040__R = ( _040__X0 & _040__R0 );
  assign _007__R = ( _007__X0 & _007__R0 );
  assign _039__R = ( _039__X0 & _039__R0 );
  assign _038__R = ( _038__X0 & _038__R0 );
  assign _036__R = ( _036__X0 & _036__R0 );
  assign _052__R = ( _052__X0 & _052__R0 );
  assign _034__R = ( _034__X0 & _034__R0 );
  assign _032__R = ( _032__X0 & _032__R0 );
  assign _050__R = ( _050__X0 & _050__R0 );
  assign _029__R = ( _029__X0 & _029__R0 );
  assign _002__R = ( _002__X0 & _002__R0 );
  assign _028__R = ( _028__X0 & _028__R0 );
  assign _047__R = ( _047__X0 & _047__R0 );
  assign _046__R = ( _046__X0 & _046__R0 );
  assign _044__R = ( _044__X0 & _044__R0 );
  assign _025__R = ( _025__X0 & _025__R0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_R = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_X0 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_R0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_X1 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_42_4_sdt_4_R1 );
  assign c_h_1_6_R = ( c_h_1_6_X0 & c_h_1_6_R0 ) | ( c_h_1_6_X1 & c_h_1_6_R1 ) | ( c_h_1_6_X2 & c_h_1_6_R2 ) | ( c_h_1_6_X3 & c_h_1_6_R3 );
  assign c_h_1_5_R = ( c_h_1_5_X0 & c_h_1_5_R0 ) | ( c_h_1_5_X1 & c_h_1_5_R1 ) | ( c_h_1_5_X2 & c_h_1_5_R2 );
  assign _000__R = ( _000__X0 & _000__R0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_R = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_X0 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_R0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_X1 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_34_2_sdt_1_R1 );
  assign _014__R = ( _014__X0 & _014__R0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_R = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_X0 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_R0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_X1 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_18_3_sdt_3_R1 );
  assign c_h_1_2_R = ( c_h_1_2_X0 & c_h_1_2_R0 ) | ( c_h_1_2_X1 & c_h_1_2_R1 ) | ( c_h_1_2_X2 & c_h_1_2_R2 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_R = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_X0 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_2_R0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_R = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_X0 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_R0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_X1 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_26_2_sdt_1_R1 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_R = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_X0 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_R0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_X1 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_14_2_sdt_1_R1 );
  assign _013__R = ( _013__X0 & _013__R0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_R = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_X0 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_2_R0 );
  assign IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_R = ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_X0 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_R0 ) | ( IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_X1 & IntLeadZero_17U_leading_sign_17_0_rtn_wrs_c_6_2_sdt_1_R1 );
  assign rtn_R = ( rtn_X0 & rtn_R0 );
 // ground taints for floating regs
 // ground taints for unused wires
 // ground taints for unused wire slices
  assign { mantissa_R1 [1], mantissa_R1 [5], mantissa_R1 [9], mantissa_R1 [13] } = 0;
  assign { mantissa_X1 [1], mantissa_X1 [5], mantissa_X1 [9], mantissa_X1 [13] } = 0;
  assign { mantissa_C1 [1], mantissa_C1 [5], mantissa_C1 [9], mantissa_C1 [13] } = 0;
endmodule
