--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml STACK_preroute.twx STACK_map.ncd -o STACK_preroute.twr
STACK.pcf

Design file:              STACK_map.ncd
Physical constraint file: STACK.pcf
Device,package,speed:     xc7a100t,csg324,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CLR         |   -3.164(R)|      SLOW  |    3.864(R)|      FAST  |CLK_BUFGP         |   0.000|
D<0>        |   -2.986(R)|      FAST  |    3.540(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<1>        |   -2.979(R)|      FAST  |    3.534(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<2>        |   -2.974(R)|      FAST  |    3.528(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<3>        |   -3.005(R)|      FAST  |    3.561(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<4>        |   -3.130(R)|      FAST  |    3.686(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<5>        |   -3.124(R)|      FAST  |    3.679(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<6>        |   -3.119(R)|      FAST  |    3.674(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<7>        |   -3.118(R)|      FAST  |    3.673(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<8>        |   -3.119(R)|      FAST  |    3.673(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<9>        |   -3.135(R)|      FAST  |    3.690(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<10>       |   -3.142(R)|      FAST  |    3.697(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<11>       |   -3.131(R)|      FAST  |    3.687(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<12>       |   -3.142(R)|      FAST  |    3.696(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<13>       |   -3.471(R)|      FAST  |    4.026(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<14>       |   -3.473(R)|      FAST  |    4.028(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<15>       |   -3.456(R)|      FAST  |    4.010(R)|      SLOW  |CLK_BUFGP         |   0.000|
DW          |   -2.928(R)|      SLOW  |    3.886(R)|      SLOW  |CLK_BUFGP         |   0.000|
UP          |   -2.737(R)|      SLOW  |    4.057(R)|      SLOW  |CLK_BUFGP         |   0.000|
WPC         |   -3.145(R)|      FAST  |    3.900(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
Q<0>            |         8.353(R)|      SLOW  |         6.127(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<1>            |         7.634(R)|      SLOW  |         5.408(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<2>            |         8.233(R)|      SLOW  |         6.007(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<3>            |         7.609(R)|      SLOW  |         5.384(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<4>            |         8.235(R)|      SLOW  |         6.009(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<5>            |         8.210(R)|      SLOW  |         5.984(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<6>            |         7.641(R)|      SLOW  |         5.415(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<7>            |         7.633(R)|      SLOW  |         5.407(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<8>            |         8.347(R)|      SLOW  |         6.120(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<9>            |         7.620(R)|      SLOW  |         5.395(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<10>           |         8.237(R)|      SLOW  |         6.011(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<11>           |         7.622(R)|      SLOW  |         5.397(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<12>           |         8.305(R)|      SLOW  |         6.079(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<13>           |         8.378(R)|      SLOW  |         6.152(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<14>           |         8.374(R)|      SLOW  |         6.148(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<15>           |         8.379(R)|      SLOW  |         6.153(R)|      FAST  |CLK_BUFGP         |   0.000|
STACK_POINTER<0>|         8.582(R)|      SLOW  |         6.325(R)|      FAST  |CLK_BUFGP         |   0.000|
STACK_POINTER<1>|         8.546(R)|      SLOW  |         6.320(R)|      FAST  |CLK_BUFGP         |   0.000|
STACK_POINTER<2>|         8.690(R)|      SLOW  |         6.400(R)|      FAST  |CLK_BUFGP         |   0.000|
STACK_POINTER<3>|         8.519(R)|      SLOW  |         6.293(R)|      FAST  |CLK_BUFGP         |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.785|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 26 23:12:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 753 MB



