Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 25 22:54:06 2018
| Host         : DESKTOP-5CQ3CUI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sccomp_dataflow_timing_summary_routed.rpt -pb sccomp_dataflow_timing_summary_routed.pb -rpx sccomp_dataflow_timing_summary_routed.rpx -warn_on_violation
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6433 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dcl/read_write_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dcl/sdc/sdlab/div1/clk_out_reg/Q (HIGH)

 There are 212 register/latch pins with no clock driven by root clock pin: dcl/sdc/sdlab/div2/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dcl/sealedDDR_0/ddr2_wr_ins/ddr2_weight_load_ins/app_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dcl/sealedDDR_0/ddr2_wr_ins/ddr2_write_ctr_imp/app_en_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 77 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.576        0.000                      0                16432        0.061        0.000                      0                16418        0.264        0.000                       0                  4203  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk_inst/inst/clk_in1                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                      {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1                      {0.000 5.000}        10.000          100.000         
dcl/sealedDDR_0/clk_divider/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                      {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_inst/inst/clk_in1                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                            0.576        0.000                      0                16292        0.061        0.000                      0                16292        8.750        0.000                       0                  4131  
  clkfbout_clk_wiz_1                                                                                                                                                                        7.845        0.000                       0                     3  
dcl/sealedDDR_0/clk_divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                            1.112        0.000                      0                  126        0.131        0.000                      0                  126        0.264        0.000                       0                    64  
  clkfbout_clk_wiz_0                                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                    clk_out1_clk_wiz_0       17.734        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                                       1.879        0.000                      0                    1                                                                        
**default**         clk_out1_clk_wiz_0                           16.272        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_inst/inst/clk_in1
  To Clock:  clk_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 sccpu/instruction_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/cp0_inst/CP0_array_reg_reg[14][0]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 fall@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.527ns (27.986%)  route 6.502ns (72.014%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.636     1.636    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.611     1.613    sccpu/clk_out1
    SLICE_X68Y133        FDCE                                         r  sccpu/instruction_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  sccpu/instruction_reg_reg[22]/Q
                         net (fo=261, routed)         1.832     3.901    sccpu/rfl/Q[20]
    SLICE_X82Y138        LUT6 (Prop_lut6_I2_O)        0.124     4.025 r  sccpu/rfl/rf_rdata1_ex[10]_i_11/O
                         net (fo=1, routed)           0.000     4.025    sccpu/rfl/rf_rdata1_ex[10]_i_11_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.245     4.270 r  sccpu/rfl/rf_rdata1_ex_reg[10]_i_4/O
                         net (fo=1, routed)           0.761     5.031    sccpu/rfl/rf_rdata1_ex_reg[10]_i_4_n_0
    SLICE_X80Y138        LUT6 (Prop_lut6_I3_O)        0.298     5.329 r  sccpu/rfl/rf_rdata1_ex[10]_i_1/O
                         net (fo=13, routed)          1.506     6.835    sccpu/rfl/rf_rdata1[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  sccpu/rfl/CP0_array_reg[12][31]_i_22/O
                         net (fo=1, routed)           0.000     6.959    sccpu/rfl/CP0_array_reg[12][31]_i_22_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.335 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.335    sccpu/rfl/CP0_array_reg_reg[12][31]_i_17_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.452    sccpu/rfl/CP0_array_reg_reg[12][31]_i_13_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.681 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_12/CO[2]
                         net (fo=3, routed)           0.619     8.300    sccpu/rfl/jump_162
    SLICE_X52Y140        LUT4 (Prop_lut4_I1_O)        0.310     8.610 r  sccpu/rfl/CP0_array_reg[12][31]_i_9/O
                         net (fo=1, routed)           0.443     9.053    sccpu/cp0_inst/p_7_in
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.124     9.177 r  sccpu/cp0_inst/CP0_array_reg[12][31]_i_4/O
                         net (fo=4, routed)           0.480     9.657    sccpu/cp0_inst/CP0_array_reg[12][31]_i_4_n_0
    SLICE_X52Y141        LUT6 (Prop_lut6_I4_O)        0.124     9.781 r  sccpu/cp0_inst/CP0_array_reg[14][31]_i_1/O
                         net (fo=32, routed)          0.862    10.642    sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.516    11.516    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.495    11.498    sccpu/cp0_inst/clk_out1
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][0]/C  (IS_INVERTED)
                         clock pessimism              0.006    11.504    
                         clock uncertainty           -0.084    11.420    
    SLICE_X49Y136        FDCE (Setup_fdce_C_CE)      -0.202    11.218    sccpu/cp0_inst/CP0_array_reg_reg[14][0]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 sccpu/instruction_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/cp0_inst/CP0_array_reg_reg[14][1]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 fall@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.527ns (27.986%)  route 6.502ns (72.014%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.636     1.636    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.611     1.613    sccpu/clk_out1
    SLICE_X68Y133        FDCE                                         r  sccpu/instruction_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  sccpu/instruction_reg_reg[22]/Q
                         net (fo=261, routed)         1.832     3.901    sccpu/rfl/Q[20]
    SLICE_X82Y138        LUT6 (Prop_lut6_I2_O)        0.124     4.025 r  sccpu/rfl/rf_rdata1_ex[10]_i_11/O
                         net (fo=1, routed)           0.000     4.025    sccpu/rfl/rf_rdata1_ex[10]_i_11_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.245     4.270 r  sccpu/rfl/rf_rdata1_ex_reg[10]_i_4/O
                         net (fo=1, routed)           0.761     5.031    sccpu/rfl/rf_rdata1_ex_reg[10]_i_4_n_0
    SLICE_X80Y138        LUT6 (Prop_lut6_I3_O)        0.298     5.329 r  sccpu/rfl/rf_rdata1_ex[10]_i_1/O
                         net (fo=13, routed)          1.506     6.835    sccpu/rfl/rf_rdata1[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  sccpu/rfl/CP0_array_reg[12][31]_i_22/O
                         net (fo=1, routed)           0.000     6.959    sccpu/rfl/CP0_array_reg[12][31]_i_22_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.335 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.335    sccpu/rfl/CP0_array_reg_reg[12][31]_i_17_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.452    sccpu/rfl/CP0_array_reg_reg[12][31]_i_13_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.681 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_12/CO[2]
                         net (fo=3, routed)           0.619     8.300    sccpu/rfl/jump_162
    SLICE_X52Y140        LUT4 (Prop_lut4_I1_O)        0.310     8.610 r  sccpu/rfl/CP0_array_reg[12][31]_i_9/O
                         net (fo=1, routed)           0.443     9.053    sccpu/cp0_inst/p_7_in
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.124     9.177 r  sccpu/cp0_inst/CP0_array_reg[12][31]_i_4/O
                         net (fo=4, routed)           0.480     9.657    sccpu/cp0_inst/CP0_array_reg[12][31]_i_4_n_0
    SLICE_X52Y141        LUT6 (Prop_lut6_I4_O)        0.124     9.781 r  sccpu/cp0_inst/CP0_array_reg[14][31]_i_1/O
                         net (fo=32, routed)          0.862    10.642    sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.516    11.516    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.495    11.498    sccpu/cp0_inst/clk_out1
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][1]/C  (IS_INVERTED)
                         clock pessimism              0.006    11.504    
                         clock uncertainty           -0.084    11.420    
    SLICE_X49Y136        FDCE (Setup_fdce_C_CE)      -0.202    11.218    sccpu/cp0_inst/CP0_array_reg_reg[14][1]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 sccpu/instruction_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/cp0_inst/CP0_array_reg_reg[14][2]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 fall@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.527ns (27.986%)  route 6.502ns (72.014%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.636     1.636    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.611     1.613    sccpu/clk_out1
    SLICE_X68Y133        FDCE                                         r  sccpu/instruction_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  sccpu/instruction_reg_reg[22]/Q
                         net (fo=261, routed)         1.832     3.901    sccpu/rfl/Q[20]
    SLICE_X82Y138        LUT6 (Prop_lut6_I2_O)        0.124     4.025 r  sccpu/rfl/rf_rdata1_ex[10]_i_11/O
                         net (fo=1, routed)           0.000     4.025    sccpu/rfl/rf_rdata1_ex[10]_i_11_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.245     4.270 r  sccpu/rfl/rf_rdata1_ex_reg[10]_i_4/O
                         net (fo=1, routed)           0.761     5.031    sccpu/rfl/rf_rdata1_ex_reg[10]_i_4_n_0
    SLICE_X80Y138        LUT6 (Prop_lut6_I3_O)        0.298     5.329 r  sccpu/rfl/rf_rdata1_ex[10]_i_1/O
                         net (fo=13, routed)          1.506     6.835    sccpu/rfl/rf_rdata1[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  sccpu/rfl/CP0_array_reg[12][31]_i_22/O
                         net (fo=1, routed)           0.000     6.959    sccpu/rfl/CP0_array_reg[12][31]_i_22_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.335 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.335    sccpu/rfl/CP0_array_reg_reg[12][31]_i_17_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.452    sccpu/rfl/CP0_array_reg_reg[12][31]_i_13_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.681 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_12/CO[2]
                         net (fo=3, routed)           0.619     8.300    sccpu/rfl/jump_162
    SLICE_X52Y140        LUT4 (Prop_lut4_I1_O)        0.310     8.610 r  sccpu/rfl/CP0_array_reg[12][31]_i_9/O
                         net (fo=1, routed)           0.443     9.053    sccpu/cp0_inst/p_7_in
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.124     9.177 r  sccpu/cp0_inst/CP0_array_reg[12][31]_i_4/O
                         net (fo=4, routed)           0.480     9.657    sccpu/cp0_inst/CP0_array_reg[12][31]_i_4_n_0
    SLICE_X52Y141        LUT6 (Prop_lut6_I4_O)        0.124     9.781 r  sccpu/cp0_inst/CP0_array_reg[14][31]_i_1/O
                         net (fo=32, routed)          0.862    10.642    sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.516    11.516    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.495    11.498    sccpu/cp0_inst/clk_out1
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][2]/C  (IS_INVERTED)
                         clock pessimism              0.006    11.504    
                         clock uncertainty           -0.084    11.420    
    SLICE_X49Y136        FDCE (Setup_fdce_C_CE)      -0.202    11.218    sccpu/cp0_inst/CP0_array_reg_reg[14][2]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 sccpu/instruction_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/cp0_inst/CP0_array_reg_reg[14][3]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 fall@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.527ns (27.986%)  route 6.502ns (72.014%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.636     1.636    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.611     1.613    sccpu/clk_out1
    SLICE_X68Y133        FDCE                                         r  sccpu/instruction_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  sccpu/instruction_reg_reg[22]/Q
                         net (fo=261, routed)         1.832     3.901    sccpu/rfl/Q[20]
    SLICE_X82Y138        LUT6 (Prop_lut6_I2_O)        0.124     4.025 r  sccpu/rfl/rf_rdata1_ex[10]_i_11/O
                         net (fo=1, routed)           0.000     4.025    sccpu/rfl/rf_rdata1_ex[10]_i_11_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.245     4.270 r  sccpu/rfl/rf_rdata1_ex_reg[10]_i_4/O
                         net (fo=1, routed)           0.761     5.031    sccpu/rfl/rf_rdata1_ex_reg[10]_i_4_n_0
    SLICE_X80Y138        LUT6 (Prop_lut6_I3_O)        0.298     5.329 r  sccpu/rfl/rf_rdata1_ex[10]_i_1/O
                         net (fo=13, routed)          1.506     6.835    sccpu/rfl/rf_rdata1[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  sccpu/rfl/CP0_array_reg[12][31]_i_22/O
                         net (fo=1, routed)           0.000     6.959    sccpu/rfl/CP0_array_reg[12][31]_i_22_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.335 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.335    sccpu/rfl/CP0_array_reg_reg[12][31]_i_17_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.452    sccpu/rfl/CP0_array_reg_reg[12][31]_i_13_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.681 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_12/CO[2]
                         net (fo=3, routed)           0.619     8.300    sccpu/rfl/jump_162
    SLICE_X52Y140        LUT4 (Prop_lut4_I1_O)        0.310     8.610 r  sccpu/rfl/CP0_array_reg[12][31]_i_9/O
                         net (fo=1, routed)           0.443     9.053    sccpu/cp0_inst/p_7_in
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.124     9.177 r  sccpu/cp0_inst/CP0_array_reg[12][31]_i_4/O
                         net (fo=4, routed)           0.480     9.657    sccpu/cp0_inst/CP0_array_reg[12][31]_i_4_n_0
    SLICE_X52Y141        LUT6 (Prop_lut6_I4_O)        0.124     9.781 r  sccpu/cp0_inst/CP0_array_reg[14][31]_i_1/O
                         net (fo=32, routed)          0.862    10.642    sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.516    11.516    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.495    11.498    sccpu/cp0_inst/clk_out1
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][3]/C  (IS_INVERTED)
                         clock pessimism              0.006    11.504    
                         clock uncertainty           -0.084    11.420    
    SLICE_X49Y136        FDCE (Setup_fdce_C_CE)      -0.202    11.218    sccpu/cp0_inst/CP0_array_reg_reg[14][3]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 sccpu/instruction_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/cp0_inst/CP0_array_reg_reg[14][4]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 fall@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.527ns (27.986%)  route 6.502ns (72.014%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.636     1.636    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.611     1.613    sccpu/clk_out1
    SLICE_X68Y133        FDCE                                         r  sccpu/instruction_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  sccpu/instruction_reg_reg[22]/Q
                         net (fo=261, routed)         1.832     3.901    sccpu/rfl/Q[20]
    SLICE_X82Y138        LUT6 (Prop_lut6_I2_O)        0.124     4.025 r  sccpu/rfl/rf_rdata1_ex[10]_i_11/O
                         net (fo=1, routed)           0.000     4.025    sccpu/rfl/rf_rdata1_ex[10]_i_11_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.245     4.270 r  sccpu/rfl/rf_rdata1_ex_reg[10]_i_4/O
                         net (fo=1, routed)           0.761     5.031    sccpu/rfl/rf_rdata1_ex_reg[10]_i_4_n_0
    SLICE_X80Y138        LUT6 (Prop_lut6_I3_O)        0.298     5.329 r  sccpu/rfl/rf_rdata1_ex[10]_i_1/O
                         net (fo=13, routed)          1.506     6.835    sccpu/rfl/rf_rdata1[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  sccpu/rfl/CP0_array_reg[12][31]_i_22/O
                         net (fo=1, routed)           0.000     6.959    sccpu/rfl/CP0_array_reg[12][31]_i_22_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.335 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.335    sccpu/rfl/CP0_array_reg_reg[12][31]_i_17_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.452    sccpu/rfl/CP0_array_reg_reg[12][31]_i_13_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.681 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_12/CO[2]
                         net (fo=3, routed)           0.619     8.300    sccpu/rfl/jump_162
    SLICE_X52Y140        LUT4 (Prop_lut4_I1_O)        0.310     8.610 r  sccpu/rfl/CP0_array_reg[12][31]_i_9/O
                         net (fo=1, routed)           0.443     9.053    sccpu/cp0_inst/p_7_in
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.124     9.177 r  sccpu/cp0_inst/CP0_array_reg[12][31]_i_4/O
                         net (fo=4, routed)           0.480     9.657    sccpu/cp0_inst/CP0_array_reg[12][31]_i_4_n_0
    SLICE_X52Y141        LUT6 (Prop_lut6_I4_O)        0.124     9.781 r  sccpu/cp0_inst/CP0_array_reg[14][31]_i_1/O
                         net (fo=32, routed)          0.862    10.642    sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.516    11.516    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.495    11.498    sccpu/cp0_inst/clk_out1
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][4]/C  (IS_INVERTED)
                         clock pessimism              0.006    11.504    
                         clock uncertainty           -0.084    11.420    
    SLICE_X49Y136        FDCE (Setup_fdce_C_CE)      -0.202    11.218    sccpu/cp0_inst/CP0_array_reg_reg[14][4]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 sccpu/instruction_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/cp0_inst/CP0_array_reg_reg[14][5]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 fall@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.527ns (27.986%)  route 6.502ns (72.014%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.636     1.636    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.611     1.613    sccpu/clk_out1
    SLICE_X68Y133        FDCE                                         r  sccpu/instruction_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  sccpu/instruction_reg_reg[22]/Q
                         net (fo=261, routed)         1.832     3.901    sccpu/rfl/Q[20]
    SLICE_X82Y138        LUT6 (Prop_lut6_I2_O)        0.124     4.025 r  sccpu/rfl/rf_rdata1_ex[10]_i_11/O
                         net (fo=1, routed)           0.000     4.025    sccpu/rfl/rf_rdata1_ex[10]_i_11_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.245     4.270 r  sccpu/rfl/rf_rdata1_ex_reg[10]_i_4/O
                         net (fo=1, routed)           0.761     5.031    sccpu/rfl/rf_rdata1_ex_reg[10]_i_4_n_0
    SLICE_X80Y138        LUT6 (Prop_lut6_I3_O)        0.298     5.329 r  sccpu/rfl/rf_rdata1_ex[10]_i_1/O
                         net (fo=13, routed)          1.506     6.835    sccpu/rfl/rf_rdata1[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  sccpu/rfl/CP0_array_reg[12][31]_i_22/O
                         net (fo=1, routed)           0.000     6.959    sccpu/rfl/CP0_array_reg[12][31]_i_22_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.335 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.335    sccpu/rfl/CP0_array_reg_reg[12][31]_i_17_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.452    sccpu/rfl/CP0_array_reg_reg[12][31]_i_13_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.681 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_12/CO[2]
                         net (fo=3, routed)           0.619     8.300    sccpu/rfl/jump_162
    SLICE_X52Y140        LUT4 (Prop_lut4_I1_O)        0.310     8.610 r  sccpu/rfl/CP0_array_reg[12][31]_i_9/O
                         net (fo=1, routed)           0.443     9.053    sccpu/cp0_inst/p_7_in
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.124     9.177 r  sccpu/cp0_inst/CP0_array_reg[12][31]_i_4/O
                         net (fo=4, routed)           0.480     9.657    sccpu/cp0_inst/CP0_array_reg[12][31]_i_4_n_0
    SLICE_X52Y141        LUT6 (Prop_lut6_I4_O)        0.124     9.781 r  sccpu/cp0_inst/CP0_array_reg[14][31]_i_1/O
                         net (fo=32, routed)          0.862    10.642    sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.516    11.516    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.495    11.498    sccpu/cp0_inst/clk_out1
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][5]/C  (IS_INVERTED)
                         clock pessimism              0.006    11.504    
                         clock uncertainty           -0.084    11.420    
    SLICE_X49Y136        FDCE (Setup_fdce_C_CE)      -0.202    11.218    sccpu/cp0_inst/CP0_array_reg_reg[14][5]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 sccpu/instruction_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/cp0_inst/CP0_array_reg_reg[14][7]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 fall@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 2.527ns (27.986%)  route 6.502ns (72.014%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.636     1.636    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.611     1.613    sccpu/clk_out1
    SLICE_X68Y133        FDCE                                         r  sccpu/instruction_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  sccpu/instruction_reg_reg[22]/Q
                         net (fo=261, routed)         1.832     3.901    sccpu/rfl/Q[20]
    SLICE_X82Y138        LUT6 (Prop_lut6_I2_O)        0.124     4.025 r  sccpu/rfl/rf_rdata1_ex[10]_i_11/O
                         net (fo=1, routed)           0.000     4.025    sccpu/rfl/rf_rdata1_ex[10]_i_11_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.245     4.270 r  sccpu/rfl/rf_rdata1_ex_reg[10]_i_4/O
                         net (fo=1, routed)           0.761     5.031    sccpu/rfl/rf_rdata1_ex_reg[10]_i_4_n_0
    SLICE_X80Y138        LUT6 (Prop_lut6_I3_O)        0.298     5.329 r  sccpu/rfl/rf_rdata1_ex[10]_i_1/O
                         net (fo=13, routed)          1.506     6.835    sccpu/rfl/rf_rdata1[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  sccpu/rfl/CP0_array_reg[12][31]_i_22/O
                         net (fo=1, routed)           0.000     6.959    sccpu/rfl/CP0_array_reg[12][31]_i_22_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.335 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.335    sccpu/rfl/CP0_array_reg_reg[12][31]_i_17_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.452    sccpu/rfl/CP0_array_reg_reg[12][31]_i_13_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.681 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_12/CO[2]
                         net (fo=3, routed)           0.619     8.300    sccpu/rfl/jump_162
    SLICE_X52Y140        LUT4 (Prop_lut4_I1_O)        0.310     8.610 r  sccpu/rfl/CP0_array_reg[12][31]_i_9/O
                         net (fo=1, routed)           0.443     9.053    sccpu/cp0_inst/p_7_in
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.124     9.177 r  sccpu/cp0_inst/CP0_array_reg[12][31]_i_4/O
                         net (fo=4, routed)           0.480     9.657    sccpu/cp0_inst/CP0_array_reg[12][31]_i_4_n_0
    SLICE_X52Y141        LUT6 (Prop_lut6_I4_O)        0.124     9.781 r  sccpu/cp0_inst/CP0_array_reg[14][31]_i_1/O
                         net (fo=32, routed)          0.862    10.642    sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.516    11.516    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.495    11.498    sccpu/cp0_inst/clk_out1
    SLICE_X49Y136        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][7]/C  (IS_INVERTED)
                         clock pessimism              0.006    11.504    
                         clock uncertainty           -0.084    11.420    
    SLICE_X49Y136        FDCE (Setup_fdce_C_CE)      -0.202    11.218    sccpu/cp0_inst/CP0_array_reg_reg[14][7]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 sccpu/instruction_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/cp0_inst/CP0_array_reg_reg[14][11]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 fall@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 2.527ns (28.423%)  route 6.364ns (71.577%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.636     1.636    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.611     1.613    sccpu/clk_out1
    SLICE_X68Y133        FDCE                                         r  sccpu/instruction_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  sccpu/instruction_reg_reg[22]/Q
                         net (fo=261, routed)         1.832     3.901    sccpu/rfl/Q[20]
    SLICE_X82Y138        LUT6 (Prop_lut6_I2_O)        0.124     4.025 r  sccpu/rfl/rf_rdata1_ex[10]_i_11/O
                         net (fo=1, routed)           0.000     4.025    sccpu/rfl/rf_rdata1_ex[10]_i_11_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.245     4.270 r  sccpu/rfl/rf_rdata1_ex_reg[10]_i_4/O
                         net (fo=1, routed)           0.761     5.031    sccpu/rfl/rf_rdata1_ex_reg[10]_i_4_n_0
    SLICE_X80Y138        LUT6 (Prop_lut6_I3_O)        0.298     5.329 r  sccpu/rfl/rf_rdata1_ex[10]_i_1/O
                         net (fo=13, routed)          1.506     6.835    sccpu/rfl/rf_rdata1[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  sccpu/rfl/CP0_array_reg[12][31]_i_22/O
                         net (fo=1, routed)           0.000     6.959    sccpu/rfl/CP0_array_reg[12][31]_i_22_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.335 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.335    sccpu/rfl/CP0_array_reg_reg[12][31]_i_17_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.452    sccpu/rfl/CP0_array_reg_reg[12][31]_i_13_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.681 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_12/CO[2]
                         net (fo=3, routed)           0.619     8.300    sccpu/rfl/jump_162
    SLICE_X52Y140        LUT4 (Prop_lut4_I1_O)        0.310     8.610 r  sccpu/rfl/CP0_array_reg[12][31]_i_9/O
                         net (fo=1, routed)           0.443     9.053    sccpu/cp0_inst/p_7_in
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.124     9.177 r  sccpu/cp0_inst/CP0_array_reg[12][31]_i_4/O
                         net (fo=4, routed)           0.480     9.657    sccpu/cp0_inst/CP0_array_reg[12][31]_i_4_n_0
    SLICE_X52Y141        LUT6 (Prop_lut6_I4_O)        0.124     9.781 r  sccpu/cp0_inst/CP0_array_reg[14][31]_i_1/O
                         net (fo=32, routed)          0.723    10.504    sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0
    SLICE_X49Y138        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.516    11.516    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.497    11.500    sccpu/cp0_inst/clk_out1
    SLICE_X49Y138        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][11]/C  (IS_INVERTED)
                         clock pessimism              0.006    11.506    
                         clock uncertainty           -0.084    11.422    
    SLICE_X49Y138        FDCE (Setup_fdce_C_CE)      -0.202    11.220    sccpu/cp0_inst/CP0_array_reg_reg[14][11]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 sccpu/instruction_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/cp0_inst/CP0_array_reg_reg[14][18]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 fall@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 2.527ns (28.423%)  route 6.364ns (71.577%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.636     1.636    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.611     1.613    sccpu/clk_out1
    SLICE_X68Y133        FDCE                                         r  sccpu/instruction_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  sccpu/instruction_reg_reg[22]/Q
                         net (fo=261, routed)         1.832     3.901    sccpu/rfl/Q[20]
    SLICE_X82Y138        LUT6 (Prop_lut6_I2_O)        0.124     4.025 r  sccpu/rfl/rf_rdata1_ex[10]_i_11/O
                         net (fo=1, routed)           0.000     4.025    sccpu/rfl/rf_rdata1_ex[10]_i_11_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.245     4.270 r  sccpu/rfl/rf_rdata1_ex_reg[10]_i_4/O
                         net (fo=1, routed)           0.761     5.031    sccpu/rfl/rf_rdata1_ex_reg[10]_i_4_n_0
    SLICE_X80Y138        LUT6 (Prop_lut6_I3_O)        0.298     5.329 r  sccpu/rfl/rf_rdata1_ex[10]_i_1/O
                         net (fo=13, routed)          1.506     6.835    sccpu/rfl/rf_rdata1[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  sccpu/rfl/CP0_array_reg[12][31]_i_22/O
                         net (fo=1, routed)           0.000     6.959    sccpu/rfl/CP0_array_reg[12][31]_i_22_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.335 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.335    sccpu/rfl/CP0_array_reg_reg[12][31]_i_17_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.452    sccpu/rfl/CP0_array_reg_reg[12][31]_i_13_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.681 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_12/CO[2]
                         net (fo=3, routed)           0.619     8.300    sccpu/rfl/jump_162
    SLICE_X52Y140        LUT4 (Prop_lut4_I1_O)        0.310     8.610 r  sccpu/rfl/CP0_array_reg[12][31]_i_9/O
                         net (fo=1, routed)           0.443     9.053    sccpu/cp0_inst/p_7_in
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.124     9.177 r  sccpu/cp0_inst/CP0_array_reg[12][31]_i_4/O
                         net (fo=4, routed)           0.480     9.657    sccpu/cp0_inst/CP0_array_reg[12][31]_i_4_n_0
    SLICE_X52Y141        LUT6 (Prop_lut6_I4_O)        0.124     9.781 r  sccpu/cp0_inst/CP0_array_reg[14][31]_i_1/O
                         net (fo=32, routed)          0.723    10.504    sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0
    SLICE_X49Y138        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.516    11.516    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.497    11.500    sccpu/cp0_inst/clk_out1
    SLICE_X49Y138        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][18]/C  (IS_INVERTED)
                         clock pessimism              0.006    11.506    
                         clock uncertainty           -0.084    11.422    
    SLICE_X49Y138        FDCE (Setup_fdce_C_CE)      -0.202    11.220    sccpu/cp0_inst/CP0_array_reg_reg[14][18]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 sccpu/instruction_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/cp0_inst/CP0_array_reg_reg[14][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 fall@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 2.527ns (28.423%)  route 6.364ns (71.577%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.636     1.636    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.611     1.613    sccpu/clk_out1
    SLICE_X68Y133        FDCE                                         r  sccpu/instruction_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDCE (Prop_fdce_C_Q)         0.456     2.069 r  sccpu/instruction_reg_reg[22]/Q
                         net (fo=261, routed)         1.832     3.901    sccpu/rfl/Q[20]
    SLICE_X82Y138        LUT6 (Prop_lut6_I2_O)        0.124     4.025 r  sccpu/rfl/rf_rdata1_ex[10]_i_11/O
                         net (fo=1, routed)           0.000     4.025    sccpu/rfl/rf_rdata1_ex[10]_i_11_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I1_O)      0.245     4.270 r  sccpu/rfl/rf_rdata1_ex_reg[10]_i_4/O
                         net (fo=1, routed)           0.761     5.031    sccpu/rfl/rf_rdata1_ex_reg[10]_i_4_n_0
    SLICE_X80Y138        LUT6 (Prop_lut6_I3_O)        0.298     5.329 r  sccpu/rfl/rf_rdata1_ex[10]_i_1/O
                         net (fo=13, routed)          1.506     6.835    sccpu/rfl/rf_rdata1[10]
    SLICE_X58Y138        LUT6 (Prop_lut6_I3_O)        0.124     6.959 r  sccpu/rfl/CP0_array_reg[12][31]_i_22/O
                         net (fo=1, routed)           0.000     6.959    sccpu/rfl/CP0_array_reg[12][31]_i_22_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.335 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.335    sccpu/rfl/CP0_array_reg_reg[12][31]_i_17_n_0
    SLICE_X58Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.452 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.452    sccpu/rfl/CP0_array_reg_reg[12][31]_i_13_n_0
    SLICE_X58Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.681 r  sccpu/rfl/CP0_array_reg_reg[12][31]_i_12/CO[2]
                         net (fo=3, routed)           0.619     8.300    sccpu/rfl/jump_162
    SLICE_X52Y140        LUT4 (Prop_lut4_I1_O)        0.310     8.610 r  sccpu/rfl/CP0_array_reg[12][31]_i_9/O
                         net (fo=1, routed)           0.443     9.053    sccpu/cp0_inst/p_7_in
    SLICE_X52Y143        LUT6 (Prop_lut6_I3_O)        0.124     9.177 r  sccpu/cp0_inst/CP0_array_reg[12][31]_i_4/O
                         net (fo=4, routed)           0.480     9.657    sccpu/cp0_inst/CP0_array_reg[12][31]_i_4_n_0
    SLICE_X52Y141        LUT6 (Prop_lut6_I4_O)        0.124     9.781 r  sccpu/cp0_inst/CP0_array_reg[14][31]_i_1/O
                         net (fo=32, routed)          0.723    10.504    sccpu/cp0_inst/CP0_array_reg[14][31]_i_1_n_0
    SLICE_X49Y138        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.516    11.516    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234     8.282 f  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     9.912    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 f  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        1.497    11.500    sccpu/cp0_inst/clk_out1
    SLICE_X49Y138        FDCE                                         r  sccpu/cp0_inst/CP0_array_reg_reg[14][23]/C  (IS_INVERTED)
                         clock pessimism              0.006    11.506    
                         clock uncertainty           -0.084    11.422    
    SLICE_X49Y138        FDCE (Setup_fdce_C_CE)      -0.202    11.220    sccpu/cp0_inst/CP0_array_reg_reg[14][23]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  0.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sccpu/pc_ex_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/pc_mem_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.231ns (53.687%)  route 0.199ns (46.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.558     0.558    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.554     0.556    sccpu/clk_out1
    SLICE_X51Y131        FDCE                                         r  sccpu/pc_ex_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDCE (Prop_fdce_C_Q)         0.128     0.684 r  sccpu/pc_ex_reg[9]/Q
                         net (fo=1, routed)           0.199     0.883    sccpu/divu_inst/pc_ex_reg[31][9]
    SLICE_X52Y131        LUT2 (Prop_lut2_I0_O)        0.103     0.986 r  sccpu/divu_inst/pc_mem[9]_i_1/O
                         net (fo=1, routed)           0.000     0.986    sccpu/divu_inst_n_123
    SLICE_X52Y131        FDCE                                         r  sccpu/pc_mem_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.828     0.828    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.820     0.822    sccpu/clk_out1
    SLICE_X52Y131        FDCE                                         r  sccpu/pc_mem_reg[9]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X52Y131        FDCE (Hold_fdce_C_D)         0.107     0.924    sccpu/pc_mem_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sccpu/rf_wd_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/rf_wd_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.061%)  route 0.208ns (49.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.558     0.558    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.555     0.557    sccpu/clk_out1
    SLICE_X50Y132        FDCE                                         r  sccpu/rf_wd_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDCE (Prop_fdce_C_Q)         0.164     0.721 r  sccpu/rf_wd_ex_reg[0]/Q
                         net (fo=1, routed)           0.208     0.929    sccpu/divu_inst/rf_wd_ex_reg[2][0]
    SLICE_X52Y132        LUT2 (Prop_lut2_I0_O)        0.045     0.974 r  sccpu/divu_inst/rf_wd_mem[0]_i_1/O
                         net (fo=1, routed)           0.000     0.974    sccpu/divu_inst_n_301
    SLICE_X52Y132        FDCE                                         r  sccpu/rf_wd_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.828     0.828    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.821     0.823    sccpu/clk_out1
    SLICE_X52Y132        FDCE                                         r  sccpu/rf_wd_mem_reg[0]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X52Y132        FDCE (Hold_fdce_C_D)         0.091     0.909    sccpu/rf_wd_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sccpu/pc_ex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/pc_mem_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.207%)  route 0.235ns (55.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.558     0.558    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.554     0.556    sccpu/clk_out1
    SLICE_X51Y131        FDCE                                         r  sccpu/pc_ex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDCE (Prop_fdce_C_Q)         0.141     0.697 r  sccpu/pc_ex_reg[2]/Q
                         net (fo=1, routed)           0.235     0.931    sccpu/divu_inst/pc_ex_reg[31][2]
    SLICE_X52Y130        LUT2 (Prop_lut2_I0_O)        0.045     0.976 r  sccpu/divu_inst/pc_mem[2]_i_1/O
                         net (fo=1, routed)           0.000     0.976    sccpu/divu_inst_n_130
    SLICE_X52Y130        FDCE                                         r  sccpu/pc_mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.828     0.828    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.819     0.821    sccpu/clk_out1
    SLICE_X52Y130        FDCE                                         r  sccpu/pc_mem_reg[2]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X52Y130        FDCE (Hold_fdce_C_D)         0.092     0.908    sccpu/pc_mem_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sccpu/pc_ex_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/pc_mem_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.259%)  route 0.244ns (56.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.558     0.558    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.554     0.556    sccpu/clk_out1
    SLICE_X51Y131        FDCE                                         r  sccpu/pc_ex_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDCE (Prop_fdce_C_Q)         0.141     0.697 r  sccpu/pc_ex_reg[6]/Q
                         net (fo=1, routed)           0.244     0.941    sccpu/divu_inst/pc_ex_reg[31][6]
    SLICE_X52Y131        LUT2 (Prop_lut2_I0_O)        0.045     0.986 r  sccpu/divu_inst/pc_mem[6]_i_1/O
                         net (fo=1, routed)           0.000     0.986    sccpu/divu_inst_n_126
    SLICE_X52Y131        FDCE                                         r  sccpu/pc_mem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.828     0.828    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.820     0.822    sccpu/clk_out1
    SLICE_X52Y131        FDCE                                         r  sccpu/pc_mem_reg[6]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X52Y131        FDCE (Hold_fdce_C_D)         0.091     0.908    sccpu/pc_mem_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sccpu/pc_ex_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/pc_mem_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.822%)  route 0.259ns (58.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.558     0.558    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.554     0.556    sccpu/clk_out1
    SLICE_X51Y131        FDCE                                         r  sccpu/pc_ex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y131        FDCE (Prop_fdce_C_Q)         0.141     0.697 r  sccpu/pc_ex_reg[4]/Q
                         net (fo=1, routed)           0.259     0.955    sccpu/divu_inst/pc_ex_reg[31][4]
    SLICE_X52Y130        LUT2 (Prop_lut2_I0_O)        0.045     1.000 r  sccpu/divu_inst/pc_mem[4]_i_1/O
                         net (fo=1, routed)           0.000     1.000    sccpu/divu_inst_n_128
    SLICE_X52Y130        FDCE                                         r  sccpu/pc_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.828     0.828    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.819     0.821    sccpu/clk_out1
    SLICE_X52Y130        FDCE                                         r  sccpu/pc_mem_reg[4]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X52Y130        FDCE (Hold_fdce_C_D)         0.092     0.908    sccpu/pc_mem_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sccpu/addr_mem_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.965%)  route 0.212ns (60.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.558     0.558    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.547     0.549    sccpu/clk_out1
    SLICE_X53Y124        FDCE                                         r  sccpu/addr_mem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_fdce_C_Q)         0.141     0.690 r  sccpu/addr_mem_reg[5]/Q
                         net (fo=1025, routed)        0.212     0.902    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/A3
    SLICE_X54Y124        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.828     0.828    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.813     0.815    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/WCLK
    SLICE_X54Y124        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_A/CLK
                         clock pessimism             -0.254     0.562    
    SLICE_X54Y124        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     0.802    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sccpu/addr_mem_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.965%)  route 0.212ns (60.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.558     0.558    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.547     0.549    sccpu/clk_out1
    SLICE_X53Y124        FDCE                                         r  sccpu/addr_mem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_fdce_C_Q)         0.141     0.690 r  sccpu/addr_mem_reg[5]/Q
                         net (fo=1025, routed)        0.212     0.902    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/A3
    SLICE_X54Y124        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.828     0.828    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.813     0.815    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/WCLK
    SLICE_X54Y124        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_B/CLK
                         clock pessimism             -0.254     0.562    
    SLICE_X54Y124        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     0.802    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sccpu/addr_mem_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.965%)  route 0.212ns (60.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.558     0.558    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.547     0.549    sccpu/clk_out1
    SLICE_X53Y124        FDCE                                         r  sccpu/addr_mem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_fdce_C_Q)         0.141     0.690 r  sccpu/addr_mem_reg[5]/Q
                         net (fo=1025, routed)        0.212     0.902    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/A3
    SLICE_X54Y124        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.828     0.828    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.813     0.815    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/WCLK
    SLICE_X54Y124        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_C/CLK
                         clock pessimism             -0.254     0.562    
    SLICE_X54Y124        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     0.802    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sccpu/addr_mem_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.965%)  route 0.212ns (60.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.558     0.558    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.547     0.549    sccpu/clk_out1
    SLICE_X53Y124        FDCE                                         r  sccpu/addr_mem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDCE (Prop_fdce_C_Q)         0.141     0.690 r  sccpu/addr_mem_reg[5]/Q
                         net (fo=1025, routed)        0.212     0.902    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/A3
    SLICE_X54Y124        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.828     0.828    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.813     0.815    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/WCLK
    SLICE_X54Y124        RAMS64E                                      r  DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_D/CLK
                         clock pessimism             -0.254     0.562    
    SLICE_X54Y124        RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     0.802    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_17_17/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sccpu/pc_ex_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sccpu/pc_mem_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.531%)  route 0.273ns (59.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.558     0.558    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.558     0.560    sccpu/clk_out1
    SLICE_X49Y134        FDCE                                         r  sccpu/pc_ex_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y134        FDCE (Prop_fdce_C_Q)         0.141     0.701 r  sccpu/pc_ex_reg[8]/Q
                         net (fo=1, routed)           0.273     0.974    sccpu/divu_inst/pc_ex_reg[31][8]
    SLICE_X52Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.019 r  sccpu/divu_inst/pc_mem[8]_i_1/O
                         net (fo=1, routed)           0.000     1.019    sccpu/divu_inst_n_124
    SLICE_X52Y131        FDCE                                         r  sccpu/pc_mem_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.828     0.828    clk_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clk_inst/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_inst/inst/clkout1_buf/O
                         net (fo=4136, routed)        0.820     0.822    sccpu/clk_out1
    SLICE_X52Y131        FDCE                                         r  sccpu/pc_mem_reg[8]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X52Y131        FDCE (Hold_fdce_C_D)         0.092     0.909    sccpu/pc_mem_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X64Y129    sccpu/mul_z_mem_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X69Y131    sccpu/mul_z_mem_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X67Y131    sccpu/mul_z_mem_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X68Y132    sccpu/mul_z_mem_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X68Y130    sccpu/mul_z_mem_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X67Y130    sccpu/mul_z_mem_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X71Y128    sccpu/mul_z_mem_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X78Y130    sccpu/mul_z_mem_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y109    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y109    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y109    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y109    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_3_3/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y120    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y120    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y120    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y120    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y128    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y128    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y111    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y111    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y111    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y111    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y120    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y120    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y120    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y120    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y113    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y113    DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_12_12/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dcl/sealedDDR_0/clk_divider/inst/clk_in1
  To Clock:  dcl/sealedDDR_0/clk_divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dcl/sealedDDR_0/clk_divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcl/sealedDDR_0/clk_divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.718ns (21.519%)  route 2.619ns (78.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.626     1.628    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.419     2.047 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.206     4.253    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.299     4.552 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.413     4.965    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X28Y126        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.683     6.683    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.493     6.496    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.067     6.506    
    SLICE_X28Y126        FDRE (Setup_fdre_C_R)       -0.429     6.077    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.718ns (21.519%)  route 2.619ns (78.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.626     1.628    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.419     2.047 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.206     4.253    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.299     4.552 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.413     4.965    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X28Y126        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.683     6.683    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.493     6.496    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.067     6.506    
    SLICE_X28Y126        FDRE (Setup_fdre_C_R)       -0.429     6.077    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.718ns (21.519%)  route 2.619ns (78.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.626     1.628    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.419     2.047 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.206     4.253    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.299     4.552 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.413     4.965    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X28Y126        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.683     6.683    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.493     6.496    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.067     6.506    
    SLICE_X28Y126        FDRE (Setup_fdre_C_R)       -0.429     6.077    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.718ns (21.519%)  route 2.619ns (78.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.626     1.628    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.419     2.047 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.206     4.253    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.299     4.552 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.413     4.965    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X28Y126        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.683     6.683    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.493     6.496    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.067     6.506    
    SLICE_X28Y126        FDRE (Setup_fdre_C_R)       -0.429     6.077    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.718ns (21.519%)  route 2.619ns (78.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.626     1.628    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.419     2.047 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.206     4.253    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.299     4.552 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.413     4.965    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X28Y126        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.683     6.683    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.493     6.496    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y126        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.067     6.506    
    SLICE_X28Y126        FDRE (Setup_fdre_C_R)       -0.429     6.077    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 0.718ns (21.547%)  route 2.614ns (78.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.626     1.628    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.419     2.047 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.206     4.253    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.299     4.552 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.408     4.960    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X29Y126        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.683     6.683    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.493     6.496    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y126        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.067     6.506    
    SLICE_X29Y126        FDRE (Setup_fdre_C_R)       -0.429     6.077    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.718ns (21.842%)  route 2.569ns (78.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 6.494 - 5.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.626     1.628    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.419     2.047 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.206     4.253    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.299     4.552 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.363     4.915    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X28Y125        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.683     6.683    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.491     6.494    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y125        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.077     6.571    
                         clock uncertainty           -0.067     6.504    
    SLICE_X28Y125        FDRE (Setup_fdre_C_R)       -0.429     6.075    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.718ns (21.842%)  route 2.569ns (78.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 6.494 - 5.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.626     1.628    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.419     2.047 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.206     4.253    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.299     4.552 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.363     4.915    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X28Y125        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.683     6.683    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.491     6.494    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y125        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.077     6.571    
                         clock uncertainty           -0.067     6.504    
    SLICE_X28Y125        FDRE (Setup_fdre_C_R)       -0.429     6.075    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.718ns (21.842%)  route 2.569ns (78.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 6.494 - 5.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.626     1.628    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.419     2.047 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.206     4.253    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.299     4.552 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.363     4.915    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X28Y125        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.683     6.683    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.491     6.494    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y125        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.077     6.571    
                         clock uncertainty           -0.067     6.504    
    SLICE_X28Y125        FDRE (Setup_fdre_C_R)       -0.429     6.075    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.718ns (21.842%)  route 2.569ns (78.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 6.494 - 5.000 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.626     1.628    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.419     2.047 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          2.206     4.253    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.299     4.552 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.363     4.915    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X28Y125        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.683     6.683    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.491     6.494    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y125        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.077     6.571    
                         clock uncertainty           -0.067     6.504    
    SLICE_X28Y125        FDRE (Setup_fdre_C_R)       -0.429     6.075    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                  1.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.624     0.624    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.566     0.568    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.065     0.774    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.898     0.898    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.836     0.838    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.271     0.568    
    SLICE_X32Y107        FDRE (Hold_fdre_C_D)         0.075     0.643    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.564%)  route 0.104ns (42.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.624     0.624    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/Q
                         net (fo=1, routed)           0.104     0.804    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/p_0_in[6]
    SLICE_X32Y120        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.898     0.898    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.826     0.828    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y120        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X32Y120        FDRE (Hold_fdre_C_D)         0.072     0.646    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.624     0.624    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/Q
                         net (fo=1, routed)           0.099     0.799    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/p_0_in[2]
    SLICE_X32Y120        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.898     0.898    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.826     0.828    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y120        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X32Y120        FDRE (Hold_fdre_C_D)         0.066     0.640    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.624     0.624    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y121        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[8]/Q
                         net (fo=1, routed)           0.107     0.807    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/p_0_in[4]
    SLICE_X32Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.898     0.898    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.826     0.827    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X32Y121        FDRE (Hold_fdre_C_D)         0.070     0.643    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.624     0.624    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y122        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/Q
                         net (fo=1, routed)           0.116     0.816    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/p_0_in[7]
    SLICE_X30Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.898     0.898    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.826     0.827    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X30Y121        FDRE (Hold_fdre_C_D)         0.063     0.636    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.624     0.624    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.593     0.595    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X86Y73         FDPE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.736 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/Q
                         net (fo=1, routed)           0.121     0.856    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][13]
    SLICE_X86Y73         FDPE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.898     0.898    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.862     0.864    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X86Y73         FDPE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C
                         clock pessimism             -0.269     0.595    
    SLICE_X86Y73         FDPE (Hold_fdpe_C_D)         0.075     0.670    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.624     0.624    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y122        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.164     0.723 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/Q
                         net (fo=1, routed)           0.110     0.833    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/p_0_in[1]
    SLICE_X30Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.898     0.898    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.826     0.827    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X30Y121        FDRE (Hold_fdre_C_D)         0.063     0.636    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.624     0.624    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y122        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.143     0.843    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X30Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.898     0.898    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.826     0.827    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X30Y121        FDRE (Hold_fdre_C_D)         0.060     0.633    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.622%)  route 0.130ns (38.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.624     0.624    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/Q
                         net (fo=4, routed)           0.130     0.850    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X29Y125        LUT4 (Prop_lut4_I1_O)        0.045     0.895 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000     0.895    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X29Y125        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.898     0.898    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.822     0.823    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y125        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism             -0.234     0.590    
    SLICE_X29Y125        FDRE (Hold_fdre_C_D)         0.092     0.682    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.624     0.624    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.590     0.592    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X81Y71         FDPE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y71         FDPE (Prop_fdpe_C_Q)         0.128     0.720 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/Q
                         net (fo=1, routed)           0.115     0.835    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][8]
    SLICE_X81Y72         FDPE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.898     0.898    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          0.859     0.861    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X81Y72         FDPE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]/C
                         clock pessimism             -0.256     0.605    
    SLICE_X81Y72         FDPE (Hold_fdpe_C_D)         0.017     0.622    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X30Y125    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y125    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y125    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y125    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y107    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y107    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y107    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y107    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y125    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y125    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y125    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y125    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y126    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y126    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y126    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y126    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y126    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y126    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y126    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y126    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y126    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y126    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    dcl/sealedDDR_0/clk_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.734ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.734ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.171ns  (logic 0.456ns (21.002%)  route 1.715ns (78.998%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDPE                         0.000     0.000 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X39Y78         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=88, routed)          1.715     2.171    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/rstdiv0_sync_r1_reg_rep
    SLICE_X32Y107        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y107        FDRE (Setup_fdre_C_D)       -0.095    19.905    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                 17.734    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.879ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.610%)  route 2.665ns (85.390%))
  Logic Levels:           1  (FDPE=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDPE                         0.000     0.000 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X39Y78         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=88, routed)          2.665     3.121    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rstdiv0_sync_r1_reg_rep
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                  1.879    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       16.272ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.272ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.920ns  (logic 0.478ns (24.898%)  route 1.442ns (75.102%))
  Logic Levels:           0  
  Clock Path Skew:        -1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.613     1.615    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDRE (Prop_fdre_C_Q)         0.478     2.093 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.442     3.535    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X34Y96         FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)       -0.193    19.807    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         19.807    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 16.272    

Slack (MET) :             16.331ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.007ns  (logic 0.518ns (25.804%)  route 1.489ns (74.196%))
  Logic Levels:           0  
  Clock Path Skew:        -1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.613     1.615    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDRE (Prop_fdre_C_Q)         0.518     2.133 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.489     3.622    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X36Y95         FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)       -0.047    19.953    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -3.622    
  -------------------------------------------------------------------
                         slack                                 16.331    

Slack (MET) :             16.371ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.998ns  (logic 0.518ns (25.931%)  route 1.480ns (74.069%))
  Logic Levels:           0  
  Clock Path Skew:        -1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.613     1.615    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDRE (Prop_fdre_C_Q)         0.518     2.133 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.480     3.613    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X38Y97         FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)       -0.016    19.984    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -3.613    
  -------------------------------------------------------------------
                         slack                                 16.371    

Slack (MET) :             16.405ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.932ns  (logic 0.456ns (23.597%)  route 1.476ns (76.403%))
  Logic Levels:           0  
  Clock Path Skew:        -1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.614     1.616    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y120        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           1.476     3.548    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X37Y95         FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)       -0.047    19.953    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -3.548    
  -------------------------------------------------------------------
                         slack                                 16.405    

Slack (MET) :             16.423ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.775ns  (logic 0.478ns (26.928%)  route 1.297ns (73.072%))
  Logic Levels:           0  
  Clock Path Skew:        -1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.613     1.615    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDRE (Prop_fdre_C_Q)         0.478     2.093 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.297     3.390    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X34Y98         FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X34Y98         FDRE (Setup_fdre_C_D)       -0.187    19.813    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         19.813    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                 16.423    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.845ns  (logic 0.456ns (24.716%)  route 1.389ns (75.284%))
  Logic Levels:           0  
  Clock Path Skew:        -1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.614     1.616    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y120        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.389     3.461    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X37Y99         FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X37Y99         FDRE (Setup_fdre_C_D)       -0.047    19.953    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 16.492    

Slack (MET) :             16.509ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.829ns  (logic 0.518ns (28.319%)  route 1.311ns (71.681%))
  Logic Levels:           0  
  Clock Path Skew:        -1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.613     1.615    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDRE (Prop_fdre_C_Q)         0.518     2.133 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.311     3.444    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X39Y97         FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)       -0.047    19.953    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 16.509    

Slack (MET) :             16.512ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.826ns  (logic 0.518ns (28.366%)  route 1.308ns (71.634%))
  Logic Levels:           0  
  Clock Path Skew:        -1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.613     1.615    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDRE (Prop_fdre_C_Q)         0.518     2.133 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           1.308     3.441    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X33Y97         FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)       -0.047    19.953    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                 16.512    

Slack (MET) :             16.560ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.778ns  (logic 0.456ns (25.654%)  route 1.322ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        -1.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.613     1.615    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y121        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.456     2.071 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           1.322     3.393    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X36Y98         FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.047    19.953    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                 16.560    

Slack (MET) :             16.594ns  (required time - arrival time)
  Source:                 dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.743ns  (logic 0.456ns (26.164%)  route 1.287ns (73.836%))
  Logic Levels:           0  
  Clock Path Skew:        -1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.809     1.809    dcl/sealedDDR_0/clk_divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dcl/sealedDDR_0/clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dcl/sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dcl/sealedDDR_0/clk_divider/inst/clkout1_buf/O
                         net (fo=62, routed)          1.614     1.616    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y120        FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDRE (Prop_fdre_C_Q)         0.456     2.072 r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.287     3.359    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X37Y97         FDRE                                         r  dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)       -0.047    19.953    dcl/sealedDDR_0/ddr2_wr_ins/weight_ddr2_ram/u_ddr2_ram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 16.594    





