// Seed: 915927328
module module_0;
  tri0 id_2;
  reg  id_3 = 1;
  wand id_4;
  id_5 :
  assert property (@(posedge id_3) 1)
  else begin
    id_3 <= 1 && id_5 && id_2 << id_1;
    if (id_5) begin
      id_3 <= 1;
    end else begin
      id_1 <= id_3;
    end
  end
  wire id_6;
  wire id_7 = id_6;
  assign id_4 = id_6 - 1'b0;
  always @(negedge id_7 && id_6) id_4 = id_6;
  wire id_8;
  wire id_9;
  always disable id_10;
  wire id_11;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    output tri   id_2
);
  assign id_2 = 1;
  module_0();
  wire id_4, id_5, id_6;
endmodule
