
*** Running vivado
    with args -log FIFO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIFO.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FIFO.tcl -notrace
Command: synth_design -top FIFO -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 386.898 ; gain = 98.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:351]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2p bound to: 3'b010 
	Parameter S2 bound to: 3'b011 
	Parameter S3 bound to: 3'b100 
	Parameter S3p bound to: 3'b101 
	Parameter M bound to: 20'b11110100001001000000 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:351]
INFO: [Synth 8-6157] synthesizing module 'LCU_RF' [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:65]
INFO: [Synth 8-6157] synthesizing module 'LCU' [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:87]
	Parameter WAIT bound to: 3'b000 
	Parameter INQ bound to: 3'b001 
	Parameter CHECK_FULL bound to: 3'b010 
	Parameter OUTQ bound to: 3'b011 
	Parameter CHECK_EMPTY bound to: 3'b100 
	Parameter PRE bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'LCU' (2#1) [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:87]
INFO: [Synth 8-6157] synthesizing module 'RF' [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:204]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 3 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RF' (3#1) [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:204]
INFO: [Synth 8-6155] done synthesizing module 'LCU_RF' (4#1) [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:65]
INFO: [Synth 8-6157] synthesizing module 'SCU' [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:46]
INFO: [Synth 8-6157] synthesizing module 'display' [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:238]
INFO: [Synth 8-6157] synthesizing module 'decoder' [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:307]
INFO: [Synth 8-226] default block is never used [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:315]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (5#1) [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:307]
INFO: [Synth 8-6157] synthesizing module 'seg_ctrl' [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:332]
INFO: [Synth 8-6155] done synthesizing module 'seg_ctrl' (6#1) [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:332]
INFO: [Synth 8-6155] done synthesizing module 'display' (7#1) [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:238]
INFO: [Synth 8-6157] synthesizing module 'divider' [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:255]
	Parameter N bound to: 12'b100111000100 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/COD/lab3/lab3_FIFO/lab3_FIFO.runs/synth_1/.Xil/Vivado-11392-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (8#1) [F:/COD/lab3/lab3_FIFO/lab3_FIFO.runs/synth_1/.Xil/Vivado-11392-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'divider' (9#1) [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:255]
INFO: [Synth 8-6157] synthesizing module 'counter_3BIT' [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:292]
	Parameter M bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'counter_3BIT' (10#1) [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:292]
INFO: [Synth 8-6155] done synthesizing module 'SCU' (11#1) [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:46]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (12#1) [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/new/FIFO.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 440.938 ; gain = 152.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 440.938 ; gain = 152.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 440.938 ; gain = 152.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'SCU_DUT/divider_DUT/d1'
Finished Parsing XDC File [f:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'SCU_DUT/divider_DUT/d1'
Parsing XDC File [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/constrs_1/new/FIFO.xdc]
Finished Parsing XDC File [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/constrs_1/new/FIFO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/constrs_1/new/FIFO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIFO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIFO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 797.082 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 797.082 ; gain = 508.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 797.082 ; gain = 508.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  f:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  f:/COD/lab3/lab3_FIFO/lab3_FIFO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for SCU_DUT/divider_DUT/d1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 797.082 ; gain = 508.340
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-5546] ROM "td" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tail" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "head" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wa" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                           000001 |                              000
                      S1 |                           100000 |                              001
                     S2p |                           010000 |                              010
                      S2 |                           001000 |                              011
                      S3 |                           000100 |                              100
                     S3p |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 797.082 ; gain = 508.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module LCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 6     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_3BIT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "SCU_DUT/display_DUT/decoder_DUT/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "debouncer_in_DUT/cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debouncer_in_DUT/td" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debouncer_out_DUT/cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debouncer_out_DUT/td" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCU_DUT/divider_DUT/sclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 797.082 ; gain = 508.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'SCU_DUT/divider_DUT/d1/clk_out1' to pin 'SCU_DUT/divider_DUT/d1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 797.082 ; gain = 508.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 808.449 ; gain = 519.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 810.090 ; gain = 521.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 810.090 ; gain = 521.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 810.090 ; gain = 521.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 810.090 ; gain = 521.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 810.090 ; gain = 521.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 810.090 ; gain = 521.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 810.090 ; gain = 521.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    13|
|3     |LUT1      |    55|
|4     |LUT2      |     7|
|5     |LUT3      |    11|
|6     |LUT4      |    50|
|7     |LUT5      |    29|
|8     |LUT6      |    39|
|9     |MUXF7     |     5|
|10    |FDCE      |    53|
|11    |FDPE      |    13|
|12    |FDRE      |    53|
|13    |FDSE      |    14|
|14    |IBUF      |     7|
|15    |OBUF      |    22|
+------+----------+------+

Report Instance Areas: 
+------+--------------------+-------------+------+
|      |Instance            |Module       |Cells |
+------+--------------------+-------------+------+
|1     |top                 |             |   373|
|2     |  LCU_RF_DUT        |LCU_RF       |   149|
|3     |    DUT_LCU         |LCU          |    86|
|4     |    RF_DUT          |RF           |    63|
|5     |  SCU_DUT           |SCU          |    61|
|6     |    counter_DUT     |counter_3BIT |    14|
|7     |    divider_DUT     |divider      |    47|
|8     |  debouncer_in_DUT  |debouncer    |    67|
|9     |  debouncer_out_DUT |debouncer_0  |    67|
+------+--------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 810.090 ; gain = 521.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 810.090 ; gain = 165.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 810.090 ; gain = 521.348
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 810.090 ; gain = 532.820
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/COD/lab3/lab3_FIFO/lab3_FIFO.runs/synth_1/FIFO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIFO_utilization_synth.rpt -pb FIFO_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 810.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 19:58:03 2019...
