Analysis & Elaboration report for DE1_SoC
<<<<<<< HEAD
Thu Nov 09 13:38:24 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
=======
Tue Nov 07 19:03:10 2017
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
>>>>>>> 062c59e944383489987e8d68b077996f5b06a5fb


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
<<<<<<< HEAD
  5. Port Connectivity Checks: "alu:mainALU|alu_1bit:firstAlu|mux8_1:submodule2"
  6. Port Connectivity Checks: "alu:mainALU"
  7. Port Connectivity Checks: "mux128_64:movInstMux"
  8. Port Connectivity Checks: "mux128_64:immOrAddrMux"
  9. Port Connectivity Checks: "shifter:movzShifter1"
 10. Port Connectivity Checks: "regfile:registerFile|D_FF_enable:eachReg[0].eachDff[0].theReg|D_FF:d0"
 11. Port Connectivity Checks: "regfile:registerFile|decode_5_32:Decoder"
 12. Port Connectivity Checks: "regfile:registerFile"
 13. Port Connectivity Checks: "mux10_5:regMux"
 14. Port Connectivity Checks: "fullAdder_64bit:normalCounter|fullAdder_1bit:sixtyFourthAdder"
 15. Port Connectivity Checks: "fullAdder_64bit:normalCounter|fullAdder_1bit:firstAdder"
 16. Port Connectivity Checks: "fullAdder_64bit:normalCounter"
 17. Port Connectivity Checks: "shifter:movzShifter"
 18. Port Connectivity Checks: "mux128_64:brSelect"
 19. Analysis & Elaboration Messages
 20. Analysis & Elaboration Suppressed Messages
=======
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages
>>>>>>> 062c59e944383489987e8d68b077996f5b06a5fb



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



<<<<<<< HEAD
+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Nov 09 13:38:24 2017       ;
; Quartus Prime Version         ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                 ; DE1_SoC                                     ;
; Top-level Entity Name         ; CPU_64bit                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+
=======
+---------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                  ;
+-------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status ; Failed - Tue Nov 07 19:03:10 2017               ;
; Quartus Prime Version         ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                 ; DE1_SoC                                         ;
; Top-level Entity Name         ; fullAdder_1bit                                  ;
; Family                        ; Cyclone V                                       ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                       ;
; Total registers               ; N/A until Partition Merge                       ;
; Total pins                    ; N/A until Partition Merge                       ;
; Total virtual pins            ; N/A until Partition Merge                       ;
; Total block memory bits       ; N/A until Partition Merge                       ;
; Total PLLs                    ; N/A until Partition Merge                       ;
; Total DLLs                    ; N/A until Partition Merge                       ;
+-------------------------------+-------------------------------------------------+
>>>>>>> 062c59e944383489987e8d68b077996f5b06a5fb


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
<<<<<<< HEAD
; Maximum allowed            ; 2           ;
=======
; Maximum allowed            ; 4           ;
>>>>>>> 062c59e944383489987e8d68b077996f5b06a5fb
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
<<<<<<< HEAD
; Top-level entity name                                                           ; CPU_64bit          ; DE1_SoC            ;
=======
; Top-level entity name                                                           ; fullAdder_1bit     ; DE1_SoC            ;
>>>>>>> 062c59e944383489987e8d68b077996f5b06a5fb
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


<<<<<<< HEAD
+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:mainALU|alu_1bit:firstAlu|mux8_1:submodule2" ;
+-------+-------+----------+--------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                          ;
+-------+-------+----------+--------------------------------------------------+
; in[7] ; Input ; Info     ; Stuck at GND                                     ;
; in[1] ; Input ; Info     ; Stuck at GND                                     ;
+-------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:mainALU"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; cntrl     ; Input  ; Info     ; Stuck at GND                                                                        ;
; negative  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux128_64:movInstMux" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; sel  ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux128_64:immOrAddrMux" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; inOne        ; Input ; Info     ; Stuck at GND     ;
; inZero[7..0] ; Input ; Info     ; Stuck at GND     ;
+--------------+-------+----------+------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "shifter:movzShifter1" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; value    ; Input ; Info     ; Stuck at GND       ;
; distance ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:registerFile|D_FF_enable:eachReg[0].eachDff[0].theReg|D_FF:d0" ;
+-------+-------+----------+------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                ;
+-------+-------+----------+------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                           ;
+-------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:registerFile|decode_5_32:Decoder"                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "regfile:registerFile" ;
+---------------+-------+----------+---------------+
; Port          ; Type  ; Severity ; Details       ;
+---------------+-------+----------+---------------+
; ReadRegister1 ; Input ; Info     ; Stuck at GND  ;
; RegWrite      ; Input ; Info     ; Stuck at GND  ;
+---------------+-------+----------+---------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux10_5:regMux" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; inOne  ; Input ; Info     ; Stuck at GND   ;
; inZero ; Input ; Info     ; Stuck at GND   ;
+--------+-------+----------+----------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fullAdder_64bit:normalCounter|fullAdder_1bit:sixtyFourthAdder"                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fullAdder_64bit:normalCounter|fullAdder_1bit:firstAdder" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; Cin  ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fullAdder_64bit:normalCounter"                                                                                                               ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; B    ; Input ; Warning  ; Input port expression (61 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "B[63..61]" will be connected to GND. ;
; B    ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shifter:movzShifter"                                                                                                                                 ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                          ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; direction ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; distance  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "distance[5..1]" will be connected to GND. ;
; distance  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+-----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "mux128_64:brSelect" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; inOne  ; Input ; Info     ; Stuck at GND       ;
; inZero ; Input ; Info     ; Stuck at GND       ;
+--------+-------+----------+--------------------+


=======
>>>>>>> 062c59e944383489987e8d68b077996f5b06a5fb
+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
<<<<<<< HEAD
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Nov 09 13:38:05 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12019): Can't analyze file -- file DE1_SoC.sv is missing
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux2_1.sv Line: 18
    Info (12023): Found entity 2: mux2_1_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux2_1.sv Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file fulladder_1bit.sv
    Info (12023): Found entity 1: fullAdder_1bit File: C:/Users/Emraj/Desktop/EE-469/Lab_3/fullAdder_1bit.sv Line: 23
    Info (12023): Found entity 2: fullAdder_1bit_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/fullAdder_1bit.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file alu_1bit.sv
    Info (12023): Found entity 1: alu_1bit File: C:/Users/Emraj/Desktop/EE-469/Lab_3/alu_1bit.sv Line: 37
    Info (12023): Found entity 2: alu_1bit_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/alu_1bit.sv Line: 60
Info (12021): Found 2 design units, including 2 entities, in source file mux_4_1.sv
    Info (12023): Found entity 1: mux_4_1 File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux_4_1.sv Line: 24
    Info (12023): Found entity 2: mux_4_1_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux_4_1.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file alustim.sv
    Info (12023): Found entity 1: alustim File: C:/Users/Emraj/Desktop/EE-469/Lab_3/alustim.sv Line: 201
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Emraj/Desktop/EE-469/Lab_3/alu.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1 File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux8_1.sv Line: 28
    Info (12023): Found entity 2: mux8_1_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux8_1.sv Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file alu_64bit.sv
    Info (12023): Found entity 1: alu_64bit File: C:/Users/Emraj/Desktop/EE-469/Lab_3/alu_64bit.sv Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file zero_flag.sv
    Info (12023): Found entity 1: zero_flag File: C:/Users/Emraj/Desktop/EE-469/Lab_3/zero_flag.sv Line: 21
    Info (12023): Found entity 2: zero_flag_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/zero_flag.sv Line: 37
Info (12021): Found 2 design units, including 2 entities, in source file nor_16x1.sv
    Info (12023): Found entity 1: nor_16x1 File: C:/Users/Emraj/Desktop/EE-469/Lab_3/nor_16x1.sv Line: 19
    Info (12023): Found entity 2: nor_16x1_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/nor_16x1.sv Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/Users/Emraj/Desktop/EE-469/Lab_3/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: C:/Users/Emraj/Desktop/EE-469/Lab_3/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/instructmem.sv Line: 57
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: C:/Users/Emraj/Desktop/EE-469/Lab_3/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: C:/Users/Emraj/Desktop/EE-469/Lab_3/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/math.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file controllogic.sv
    Info (12023): Found entity 1: controlLogic File: C:/Users/Emraj/Desktop/EE-469/Lab_3/controlLogic.sv Line: 16
    Info (12023): Found entity 2: controlLogic_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/controlLogic.sv Line: 181
Warning (10229): Verilog HDL Expression warning at CPU_64bit.sv(82): truncated literal to match 1 bits File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file cpu_64bit.sv
    Info (12023): Found entity 1: CPU_64bit File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Emraj/Desktop/EE-469/Lab_3/regfile.sv Line: 27
Info (12021): Found 2 design units, including 2 entities, in source file d_ff_enable.sv
    Info (12023): Found entity 1: D_FF_enable File: C:/Users/Emraj/Desktop/EE-469/Lab_3/D_FF_enable.sv Line: 18
    Info (12023): Found entity 2: D_FF_enable_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/D_FF_enable.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: C:/Users/Emraj/Desktop/EE-469/Lab_3/D_FF.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file mux128_64.sv
    Info (12023): Found entity 1: mux128_64 File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux128_64.sv Line: 19
    Info (12023): Found entity 2: mux128_64_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux128_64.sv Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file mux10_5.sv
    Info (12023): Found entity 1: mux10_5 File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux10_5.sv Line: 19
    Info (12023): Found entity 2: mux10_5_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux10_5.sv Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file pcunit.sv
    Info (12023): Found entity 1: pcUnit File: C:/Users/Emraj/Desktop/EE-469/Lab_3/pcUnit.sv Line: 21
    Info (12023): Found entity 2: pcUnit_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/pcUnit.sv Line: 36
Info (12021): Found 2 design units, including 2 entities, in source file fulladder_64bit.sv
    Info (12023): Found entity 1: fullAdder_64bit File: C:/Users/Emraj/Desktop/EE-469/Lab_3/fullAdder_64bit.sv Line: 18
    Info (12023): Found entity 2: adderstim File: C:/Users/Emraj/Desktop/EE-469/Lab_3/fullAdder_64bit.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at CPU_64bit.sv(46): created implicit net for "forDirection" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 46
Warning (10236): Verilog HDL Implicit Net warning at CPU_64bit.sv(47): created implicit net for "forDistance" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 47
Info (12127): Elaborating entity "CPU_64bit" for the top level hierarchy
Warning (10858): Verilog HDL warning at CPU_64bit.sv(23): object instruction used but never assigned File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 23
Warning (10036): Verilog HDL or VHDL warning at CPU_64bit.sv(28): object "opcode" assigned a value but never read File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 28
Warning (10230): Verilog HDL assignment warning at CPU_64bit.sv(47): truncated value with size 6 to match size of target (1) File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 47
Info (12128): Elaborating entity "mux128_64" for hierarchy "mux128_64:brSelect" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 73
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux128_64:brSelect|mux2_1:eachRouteMux[0].routeMux1" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux128_64.sv Line: 28
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:movzShifter" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 76
Info (12128): Elaborating entity "pcUnit" for hierarchy "pcUnit:theProgramCounter" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 79
Info (12128): Elaborating entity "D_FF" for hierarchy "pcUnit:theProgramCounter|D_FF:holdingDFF[0].holdingDFF1" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/pcUnit.sv Line: 30
Info (12128): Elaborating entity "fullAdder_64bit" for hierarchy "fullAdder_64bit:normalCounter" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 82
Info (12128): Elaborating entity "fullAdder_1bit" for hierarchy "fullAdder_64bit:normalCounter|fullAdder_1bit:firstAdder" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/fullAdder_64bit.sv Line: 24
Info (12128): Elaborating entity "mux10_5" for hierarchy "mux10_5:regMux" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 101
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:registerFile" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 107
Warning (12125): Using design file decode_5_32.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: decode_5_32 File: C:/Users/Emraj/Desktop/EE-469/Lab_3/decode_5_32.sv Line: 14
    Info (12023): Found entity 2: decode_5_32_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/decode_5_32.sv Line: 28
Info (12128): Elaborating entity "decode_5_32" for hierarchy "regfile:registerFile|decode_5_32:Decoder" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/regfile.sv Line: 39
Warning (12125): Using design file decode_2_4.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: decode_2_4 File: C:/Users/Emraj/Desktop/EE-469/Lab_3/decode_2_4.sv Line: 10
    Info (12023): Found entity 2: decode_2_4_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/decode_2_4.sv Line: 26
Info (12128): Elaborating entity "decode_2_4" for hierarchy "regfile:registerFile|decode_5_32:Decoder|decode_2_4:submodule1" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/decode_5_32.sv Line: 21
Warning (12125): Using design file decode_3_8.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: decode_3_8 File: C:/Users/Emraj/Desktop/EE-469/Lab_3/decode_3_8.sv Line: 14
    Info (12023): Found entity 2: decode_3_8_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/decode_3_8.sv Line: 26
Info (12128): Elaborating entity "decode_3_8" for hierarchy "regfile:registerFile|decode_5_32:Decoder|decode_3_8:submodule2" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/decode_5_32.sv Line: 22
Warning (12125): Using design file decode_1_2.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: decode_1_2 File: C:/Users/Emraj/Desktop/EE-469/Lab_3/decode_1_2.sv Line: 10
    Info (12023): Found entity 2: decode_1_2_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/decode_1_2.sv Line: 22
Info (12128): Elaborating entity "decode_1_2" for hierarchy "regfile:registerFile|decode_5_32:Decoder|decode_3_8:submodule2|decode_1_2:submodule1" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/decode_3_8.sv Line: 21
Warning (12125): Using design file mux32_1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux32_1 File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux32_1.sv Line: 11
Info (12128): Elaborating entity "mux32_1" for hierarchy "regfile:registerFile|mux32_1:eachMux[0].largeMux1" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/regfile.sv Line: 46
Warning (12125): Using design file mux16_1.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: mux16_1 File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux16_1.sv Line: 11
    Info (12023): Found entity 2: mux16_1_testbench File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux16_1.sv Line: 25
Info (12128): Elaborating entity "mux16_1" for hierarchy "regfile:registerFile|mux32_1:eachMux[0].largeMux1|mux16_1:submodule_1" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux32_1.sv Line: 17
Info (12128): Elaborating entity "mux_4_1" for hierarchy "regfile:registerFile|mux32_1:eachMux[0].largeMux1|mux16_1:submodule_1|mux_4_1:submodule1" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/mux16_1.sv Line: 18
Info (12128): Elaborating entity "D_FF_enable" for hierarchy "regfile:registerFile|D_FF_enable:eachReg[0].eachDff[0].theReg" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/regfile.sv Line: 58
Info (12128): Elaborating entity "alu" for hierarchy "alu:mainALU" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/CPU_64bit.sv Line: 123
Info (12128): Elaborating entity "alu_1bit" for hierarchy "alu:mainALU|alu_1bit:firstAlu" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/alu.sv Line: 40
Info (12128): Elaborating entity "mux8_1" for hierarchy "alu:mainALU|alu_1bit:firstAlu|mux8_1:submodule2" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/alu_1bit.sv Line: 57
Info (12128): Elaborating entity "zero_flag" for hierarchy "alu:mainALU|zero_flag:check" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/alu.sv Line: 55
Info (12128): Elaborating entity "nor_16x1" for hierarchy "alu:mainALU|zero_flag:check|nor_16x1:nor1" File: C:/Users/Emraj/Desktop/EE-469/Lab_3/zero_flag.sv Line: 27
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/Emraj/Desktop/EE-469/Lab_3/output_files/DE1_SoC.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 751 megabytes
    Info: Processing ended: Thu Nov 09 13:38:24 2017
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:36
=======
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Tue Nov 07 19:02:48 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file DE1_SoC.sv is missing
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: U:/EE-469/Lab_3/mux2_1.sv Line: 18
    Info (12023): Found entity 2: mux2_1_testbench File: U:/EE-469/Lab_3/mux2_1.sv Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file fulladder_1bit.sv
    Info (12023): Found entity 1: fullAdder_1bit File: U:/EE-469/Lab_3/fullAdder_1bit.sv Line: 23
    Info (12023): Found entity 2: fullAdder_1bit_testbench File: U:/EE-469/Lab_3/fullAdder_1bit.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file alu_1bit.sv
    Info (12023): Found entity 1: alu_1bit File: U:/EE-469/Lab_3/alu_1bit.sv Line: 37
    Info (12023): Found entity 2: alu_1bit_testbench File: U:/EE-469/Lab_3/alu_1bit.sv Line: 60
Info (12021): Found 2 design units, including 2 entities, in source file mux_4_1.sv
    Info (12023): Found entity 1: mux_4_1 File: U:/EE-469/Lab_3/mux_4_1.sv Line: 24
    Info (12023): Found entity 2: mux_4_1_testbench File: U:/EE-469/Lab_3/mux_4_1.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file alustim.sv
    Info (12023): Found entity 1: alustim File: U:/EE-469/Lab_3/alustim.sv Line: 201
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: U:/EE-469/Lab_3/alu.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1 File: U:/EE-469/Lab_3/mux8_1.sv Line: 28
    Info (12023): Found entity 2: mux8_1_testbench File: U:/EE-469/Lab_3/mux8_1.sv Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file alu_64bit.sv
    Info (12023): Found entity 1: alu_64bit File: U:/EE-469/Lab_3/alu_64bit.sv Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file zero_flag.sv
    Info (12023): Found entity 1: zero_flag File: U:/EE-469/Lab_3/zero_flag.sv Line: 21
    Info (12023): Found entity 2: zero_flag_testbench File: U:/EE-469/Lab_3/zero_flag.sv Line: 37
Info (12021): Found 2 design units, including 2 entities, in source file nor_16x1.sv
    Info (12023): Found entity 1: nor_16x1 File: U:/EE-469/Lab_3/nor_16x1.sv Line: 19
    Info (12023): Found entity 2: nor_16x1_testbench File: U:/EE-469/Lab_3/nor_16x1.sv Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: U:/EE-469/Lab_3/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: U:/EE-469/Lab_3/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: U:/EE-469/Lab_3/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: U:/EE-469/Lab_3/instructmem.sv Line: 57
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: U:/EE-469/Lab_3/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: U:/EE-469/Lab_3/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: U:/EE-469/Lab_3/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: U:/EE-469/Lab_3/math.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file controllogic.sv
    Info (12023): Found entity 1: controlLogic File: U:/EE-469/Lab_3/controlLogic.sv Line: 16
    Info (12023): Found entity 2: controlLogic_testbench File: U:/EE-469/Lab_3/controlLogic.sv Line: 181
Error (10170): Verilog HDL syntax error at CPU_64bit.sv(56) near text: "(*";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: U:/EE-469/Lab_3/CPU_64bit.sv Line: 56
Error (10737): Verilog HDL error at CPU_64bit.sv(56): previous syntax error may be due to incorrect attribute placement File: U:/EE-469/Lab_3/CPU_64bit.sv Line: 56
Error (10170): Verilog HDL syntax error at CPU_64bit.sv(59) near text: "(*";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: U:/EE-469/Lab_3/CPU_64bit.sv Line: 59
Error (10737): Verilog HDL error at CPU_64bit.sv(59): previous syntax error may be due to incorrect attribute placement File: U:/EE-469/Lab_3/CPU_64bit.sv Line: 59
Error (10170): Verilog HDL syntax error at CPU_64bit.sv(63) near text: ",";  expecting "}". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: U:/EE-469/Lab_3/CPU_64bit.sv Line: 63
Error (10170): Verilog HDL syntax error at CPU_64bit.sv(63) near text: ")";  expecting "}". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: U:/EE-469/Lab_3/CPU_64bit.sv Line: 63
Error (10170): Verilog HDL syntax error at CPU_64bit.sv(65) near text: ",";  expecting "}". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: U:/EE-469/Lab_3/CPU_64bit.sv Line: 65
Error (10170): Verilog HDL syntax error at CPU_64bit.sv(65) near text: ")";  expecting "}". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: U:/EE-469/Lab_3/CPU_64bit.sv Line: 65
Info (12021): Found 0 design units, including 0 entities, in source file cpu_64bit.sv
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: U:/EE-469/Lab_3/regfile.sv Line: 27
Info (12021): Found 2 design units, including 2 entities, in source file d_ff_enable.sv
    Info (12023): Found entity 1: D_FF_enable File: U:/EE-469/Lab_3/D_FF_enable.sv Line: 18
    Info (12023): Found entity 2: D_FF_enable_testbench File: U:/EE-469/Lab_3/D_FF_enable.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: U:/EE-469/Lab_3/D_FF.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file mux128_64.sv
    Info (12023): Found entity 1: mux128_64 File: U:/EE-469/Lab_3/mux128_64.sv Line: 19
    Info (12023): Found entity 2: mux128_64_testbench File: U:/EE-469/Lab_3/mux128_64.sv Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file mux10_5.sv
    Info (12023): Found entity 1: mux10_5 File: U:/EE-469/Lab_3/mux10_5.sv Line: 19
    Info (12023): Found entity 2: mux10_5_testbench File: U:/EE-469/Lab_3/mux10_5.sv Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file pcunit.sv
    Info (12023): Found entity 1: pcUnit File: U:/EE-469/Lab_3/pcUnit.sv Line: 21
    Info (12023): Found entity 2: pcUnit_testbench File: U:/EE-469/Lab_3/pcUnit.sv Line: 36
Info (12021): Found 2 design units, including 2 entities, in source file fulladder_64bit.sv
    Info (12023): Found entity 1: fullAdder_64bit File: U:/EE-469/Lab_3/fullAdder_64bit.sv Line: 18
    Info (12023): Found entity 2: adderstim File: U:/EE-469/Lab_3/fullAdder_64bit.sv Line: 39
Info (144001): Generated suppressed messages file U:/EE-469/Lab_3/output_files/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 8 errors, 1 warning
    Error: Peak virtual memory: 658 megabytes
    Error: Processing ended: Tue Nov 07 19:03:10 2017
    Error: Elapsed time: 00:00:22
    Error: Total CPU time (on all processors): 00:00:27
>>>>>>> 062c59e944383489987e8d68b077996f5b06a5fb


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
<<<<<<< HEAD
The suppressed messages can be found in C:/Users/Emraj/Desktop/EE-469/Lab_3/output_files/DE1_SoC.map.smsg.
=======
The suppressed messages can be found in U:/EE-469/Lab_3/output_files/DE1_SoC.map.smsg.
>>>>>>> 062c59e944383489987e8d68b077996f5b06a5fb


