<profile>

<section name = "Vitis HLS Report for 'A_IO_L3_in_x2'" level="0">
<item name = "Date">Sat Sep  3 20:05:59 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.645 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10241, 10241, 34.133 us, 34.133 us, 10241, 10241, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- A_IO_L3_in_x2_loop_1">10240, 10240, 5, -, -, 2048, no</column>
<column name=" + A_IO_L3_in_x2_loop_2">2, 2, 1, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 28, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 71, -</column>
<column name="Register">-, -, 534, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="add_12ns_12ns_12_1_1_U980">add_12ns_12ns_12_1_1, 0, 0, 0, 19, 0</column>
<column name="add_2ns_2ns_2_1_1_U981">add_2ns_2ns_2_1_1, 0, 0, 0, 9, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln878_79_fu_126_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln878_fu_109_p2">icmp, 0, 0, 12, 12, 13</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fifo_A_A_IO_L2_in_0_x21_blk_n">9, 2, 1, 2</column>
<column name="i_V_reg_72">9, 2, 12, 24</column>
<column name="p_V_reg_83">9, 2, 2, 4</column>
<column name="p_Val2_s_reg_94">9, 2, 503, 1006</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_V_7_reg_151">12, 0, 12, 0</column>
<column name="i_V_reg_72">12, 0, 12, 0</column>
<column name="p_V_reg_83">2, 0, 2, 0</column>
<column name="p_Val2_s_reg_94">503, 0, 503, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L3_in_x2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L3_in_x2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L3_in_x2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L3_in_x2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, A_IO_L3_in_x2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L3_in_x2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L3_in_x2, return value</column>
<column name="fifo_A_A_IO_L2_in_0_x21_din">out, 256, ap_fifo, fifo_A_A_IO_L2_in_0_x21, pointer</column>
<column name="fifo_A_A_IO_L2_in_0_x21_full_n">in, 1, ap_fifo, fifo_A_A_IO_L2_in_0_x21, pointer</column>
<column name="fifo_A_A_IO_L2_in_0_x21_write">out, 1, ap_fifo, fifo_A_A_IO_L2_in_0_x21, pointer</column>
<column name="A_address0">out, 12, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 503, ap_memory, A, array</column>
</table>
</item>
</section>
</profile>
