
---------- Begin Simulation Statistics ----------
final_tick                               560741470865500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49122                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878988                       # Number of bytes of host memory used
host_op_rate                                   110414                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   203.57                       # Real time elapsed on the host
host_tick_rate                               36563653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007443                       # Number of seconds simulated
sim_ticks                                  7443415500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        81555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        167683                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35111                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40197                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28174                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35111                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6937                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45681                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329254                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1543909                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468918                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14794733                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.519279                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.707116                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10095149     68.23%     68.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       694456      4.69%     72.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       836574      5.65%     78.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       265965      1.80%     80.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       563715      3.81%     84.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261293      1.77%     85.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       336469      2.27%     88.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       197203      1.33%     89.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1543909     10.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14794733                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.488681                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.488681                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11010827                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108226                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           738407                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2478580                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6072                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        622103                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786241                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1494                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367538                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45681                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084039                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13745366                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473260                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12144                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003069                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1104893                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33285                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.703526                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14856331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.568653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.024608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11378490     76.59%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103508      0.70%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           217442      1.46%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           169449      1.14%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           174993      1.18%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           143342      0.96%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           219626      1.48%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72601      0.49%     84.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2376880     16.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14856331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989140                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19172847                       # number of floating regfile writes
system.switch_cpus.idleCycles                   30479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36996                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.553373                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10307366                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367538                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          344511                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789840                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           13                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418861                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042309                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7939828                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4629                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23124774                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3285                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3682577                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6072                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3690839                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28325                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       584170                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          252                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138687                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167254                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          252                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28873883                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22920007                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606109                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17500721                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.539618                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22963054                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21287655                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1344992                       # number of integer regfile writes
system.switch_cpus.ipc                       0.671736                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.671736                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41150      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237298     14.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2681      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47762      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476918     23.68%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002391     17.30%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       761803      3.29%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94652      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7179617     31.04%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273039      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23129409                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22507975                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44076416                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21444074                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671040                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1041241                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045018                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             554      0.05%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       122867     11.80%     11.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       264285     25.38%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89159      8.56%     45.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11626      1.12%     46.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       498499     47.88%     94.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        54251      5.21%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1621525                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     18080489                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475933                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936447                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038464                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23129409                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          521                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       273718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14856331                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.556872                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.441946                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9463268     63.70%     63.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       693334      4.67%     68.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       714087      4.81%     73.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       628424      4.23%     77.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       894700      6.02%     83.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       712387      4.80%     88.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       773942      5.21%     93.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       471270      3.17%     96.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       504919      3.40%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14856331                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.553685                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084039                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        24902                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        97412                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10615100                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14886810                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4105976                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         141482                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1022500                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2158038                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         16760                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937487                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064469                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906132                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2808802                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4528235                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6072                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6912639                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515154                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040452                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167858                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3828118                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36130513                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954161                       # The number of ROB writes
system.switch_cpus.timesIdled                     331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        75976                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222705                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          75976                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              60843                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24235                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57320                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25285                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         60843                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       253811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       253811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 253811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7063232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7063232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7063232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             86128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   86128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               86128                       # Request fanout histogram
system.membus.reqLayer2.occupancy           282610500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          476378000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7443415500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81115                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71254                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          144413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30890                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80718                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10152128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10184960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          105083                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1551040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           217088                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.349978                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.476964                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 141112     65.00%     65.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  75976     35.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             217088                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          158485000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167407500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           87                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        25790                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25877                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           87                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        25790                       # number of overall hits
system.l2.overall_hits::total                   25877                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          308                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        85815                       # number of demand (read+write) misses
system.l2.demand_misses::total                  86128                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          308                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        85815                       # number of overall misses
system.l2.overall_misses::total                 86128                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     23556500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8628725000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8652281500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     23556500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8628725000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8652281500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111605                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112005                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111605                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112005                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.779747                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.768917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.768966                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.779747                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.768917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.768966                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76482.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100550.311717                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100458.404932                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76482.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100550.311717                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100458.404932                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               24235                       # number of writebacks
system.l2.writebacks::total                     24235                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        85815                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             86123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        85815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            86123                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     20476500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7770575000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7791051500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     20476500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7770575000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7791051500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.779747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.768917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.768921                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.779747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.768917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.768921                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66482.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90550.311717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90464.237196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66482.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90550.311717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90464.237196                       # average overall mshr miss latency
system.l2.replacements                         105083                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47019                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47019                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47019                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47019                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        52448                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         52448                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5605                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        25283                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25285                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2461038500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2461038500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.818538                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.818550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97339.655104                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97331.955705                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        25283                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25283                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2208208500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2208208500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.818538                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.818485                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87339.655104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87339.655104                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           87                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 87                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     23556500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23556500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.779747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76482.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75988.709677                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     20476500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20476500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.779747                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.775819                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66482.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66482.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        20185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        60532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           60533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6167686500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6167686500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80717                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.749929                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.749932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101891.338466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101889.655229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        60532                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        60532                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5562366500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5562366500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.749929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.749919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91891.338466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91891.338466                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4001.310227                       # Cycle average of tags in use
system.l2.tags.total_refs                      120327                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    105083                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.145066                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     348.118407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.061974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.479178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.619331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3630.031336                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.084990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.886238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976882                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2946                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1890819                       # Number of tag accesses
system.l2.tags.data_accesses                  1890819                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        19712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5492160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5512192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        19712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1551040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1551040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        85815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               86128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        24235                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24235                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             25795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2648247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    737854819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             740546057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2648247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2665443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      208377458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            208377458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      208377458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            25795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2648247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    737854819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            948923515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     24235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     85780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000174424250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1454                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1454                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              175001                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22787                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       86123                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24235                       # Number of write requests accepted
system.mem_ctrls.readBursts                     86123                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24235                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1542                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2610192500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  430440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4224342500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30320.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49070.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12817                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   18090                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 86123                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24235                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        79382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.914867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.009856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.286447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        67385     84.89%     84.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7627      9.61%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2705      3.41%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          952      1.20%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          376      0.47%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          185      0.23%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           93      0.12%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      0.04%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           29      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        79382                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.198074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.685868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     73.017958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1435     98.69%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           18      1.24%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1454                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.654058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.620340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.092107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1034     71.11%     71.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.96%     72.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              311     21.39%     93.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               71      4.88%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      1.51%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1454                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5509632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1549760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5511872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1551040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       740.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       208.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    740.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    208.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7443159500                       # Total gap between requests
system.mem_ctrls.avgGap                      67445.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        19712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5489920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1549760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2648246.628177615348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 737553882.354142427444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 208205493.835457652807                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        85815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        24235                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7816000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4216526500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 177558860000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25376.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49135.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7326546.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            282287040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            150012555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           313188960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           64362600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     586981200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3337532400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         47690880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4782055635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        642.454480                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     97375500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7097729500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            284600400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            151242135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           301479360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           62039700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     586981200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3334309620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         50403360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4771055775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        640.976683                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    104151000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7090954000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7443405000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083635                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083646                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083635                       # number of overall hits
system.cpu.icache.overall_hits::total         1083646                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     25910000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25910000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     25910000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25910000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084039                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084052                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084039                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084052                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 64133.663366                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63817.733990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 64133.663366                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63817.733990                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     25080500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25080500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     25080500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25080500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 63494.936709                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63494.936709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 63494.936709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63494.936709                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083635                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083646                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     25910000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25910000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 64133.663366                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63817.733990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     25080500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25080500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 63494.936709                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63494.936709                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003713                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.896552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003687                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168501                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168501                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9272264                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9272267                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9286480                       # number of overall hits
system.cpu.dcache.overall_hits::total         9286483                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       163905                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163908                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       167065                       # number of overall misses
system.cpu.dcache.overall_misses::total        167068                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12844412693                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12844412693                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12844412693                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12844412693                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9436169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9436175                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9453545                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9453551                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017370                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017370                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017672                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017673                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78364.983942                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78363.549632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76882.726442                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76881.345877                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1809942                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29026                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.355888                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47019                       # number of writebacks
system.cpu.dcache.writebacks::total             47019                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        53579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        53579                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53579                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110326                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111605                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111605                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8962617193                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8962617193                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9074046693                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9074046693                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011806                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011806                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81237.579474                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81237.579474                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81305.019426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81305.019426                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110584                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7051597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7051598                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       132992                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132993                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10245410500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10245410500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7184589                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7184591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77037.795506                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77037.216244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        53554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6394783500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6394783500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80500.308417                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80500.308417                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220667                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220669                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2599002193                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2599002193                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84074.732087                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84069.292997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2567833693                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2567833693                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013718                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013718                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83133.698945                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83133.698945                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14216                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14216                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3160                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3160                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.181860                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.181860                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    111429500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    111429500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87122.361220                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87122.361220                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560741470865500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013473                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7667575                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110584                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             69.337110                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013472                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          589                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19018710                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19018710                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560762160844500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62592                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898356                       # Number of bytes of host memory used
host_op_rate                                   140529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   639.06                       # Real time elapsed on the host
host_tick_rate                               32375489                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020690                       # Number of seconds simulated
sim_ticks                                 20689979000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       224350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        448872                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       198925                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7150                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       223661                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126375                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       198925                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        72550                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          265389                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27834                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3703                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1109470                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1269284                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7302                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4533827                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1702999                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     41053562                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.640035                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.762136                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     26736180     65.13%     65.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2233933      5.44%     70.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2581336      6.29%     76.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       848888      2.07%     78.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1695968      4.13%     83.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       805266      1.96%     85.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1021939      2.49%     87.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       596225      1.45%     88.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4533827     11.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     41053562                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.379332                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.379332                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      29772882                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69613999                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2178137                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7312793                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24460                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1991078                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23262834                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4737                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7111447                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1843                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              265389                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3287980                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              37885140                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31670226                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          238                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1038                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           48920                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.006413                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3368386                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154209                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.765352                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     41279350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.702729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.111716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30756351     74.51%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           325127      0.79%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           665819      1.61%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           512916      1.24%     78.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           540914      1.31%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           438710      1.06%     80.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           671195      1.63%     82.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           238870      0.58%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7129448     17.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     41279350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106675179                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56834461                       # number of floating regfile writes
system.switch_cpus.idleCycles                  100608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9291                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           211359                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.679886                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30842961                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7111447                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          698128                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23282709                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          416                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281823                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69339537                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23731514                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        24811                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69513607                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           7096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10146560                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24460                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10165538                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        91451                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1805861                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          801                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       473676                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550713                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          801                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6304                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2987                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86190554                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68875680                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.607014                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52318914                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.664470                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69016599                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64563228                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4722708                       # number of integer regfile writes
system.switch_cpus.ipc                       0.724989                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.724989                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137105      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10265404     14.76%     14.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1976      0.00%     14.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8750      0.01%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          794      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152284      0.22%     15.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4988      0.01%     15.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5161      0.01%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           83      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216478     23.32%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860211     17.06%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2425283      3.49%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320308      0.46%     59.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21313138     30.65%     90.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6792477      9.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69538415                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66774764                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130775929                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63625727                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64364231                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3089343                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044426                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           14394      0.47%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            690      0.02%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       368694     11.93%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       789155     25.54%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         262544      8.50%     46.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37567      1.22%     47.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1464320     47.40%     95.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       151615      4.91%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5715889                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     52673965                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5249953                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      6986352                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69327031                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69538415                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12506                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2010256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4368                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1110762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     41279350                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.684581                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.484758                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     24899603     60.32%     60.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2140669      5.19%     65.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2256594      5.47%     70.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1910265      4.63%     75.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2727982      6.61%     82.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2175079      5.27%     87.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2297392      5.57%     93.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1392040      3.37%     96.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1479726      3.58%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     41279350                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.680485                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3288154                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   242                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        61684                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       306576                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23282709                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281823                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31963738                       # number of misc regfile reads
system.switch_cpus.numCycles                 41379958                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11044780                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         301239                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3090250                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        4272132                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         57621                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204227522                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69450999                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63134132                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8369145                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13769851                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          24460                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      18750651                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1909106                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106841150                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64409768                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           64                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           15                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12166809                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            105335710                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138290620                       # The number of ROB writes
system.switch_cpus.timesIdled                    1266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       203726                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678520                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         203726                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  20689979000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             156201                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        70603                       # Transaction distribution
system.membus.trans_dist::CleanEvict           153747                       # Transaction distribution
system.membus.trans_dist::ReadExReq             68321                       # Transaction distribution
system.membus.trans_dist::ReadExResp            68321                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        156201                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       673394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       673394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 673394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18888000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18888000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18888000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            224522                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  224522    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              224522                       # Request fanout histogram
system.membus.reqLayer2.occupancy           779326000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1243374500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  20689979000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20689979000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  20689979000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  20689979000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       248073                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1980                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          378767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96817                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96817                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2210                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240348                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1017895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       268160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     32936640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               33204800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          289675                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4518592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           629050                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.323865                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.467949                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 425323     67.61%     67.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 203727     32.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             629050                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          518710000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505747999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3319491                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  20689979000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1079                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       113774                       # number of demand (read+write) hits
system.l2.demand_hits::total                   114853                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1079                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       113774                       # number of overall hits
system.l2.overall_hits::total                  114853                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1131                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       223391                       # number of demand (read+write) misses
system.l2.demand_misses::total                 224522                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1131                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       223391                       # number of overall misses
system.l2.overall_misses::total                224522                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     94545500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  22745220500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22839766000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     94545500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  22745220500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22839766000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337165                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339375                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337165                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339375                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.511765                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.662557                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.661575                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.511765                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.662557                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.661575                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83594.606543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101817.980581                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101726.182735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83594.606543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101817.980581                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101726.182735                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               70603                       # number of writebacks
system.l2.writebacks::total                     70603                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       223391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            224522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       223391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           224522                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     83235500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  20511310500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20594546000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     83235500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  20511310500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20594546000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.511765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.662557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.661575                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.511765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.662557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.661575                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73594.606543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91817.980581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91726.182735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73594.606543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91817.980581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91726.182735                       # average overall mshr miss latency
system.l2.replacements                         289675                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       177470                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           177470                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       177470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       177470                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1979                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1979                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1979                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1979                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       138401                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        138401                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        28496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28496                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        68321                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               68321                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6722107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6722107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.705672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.705672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98390.055766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98390.055766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        68321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          68321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6038897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6038897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.705672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.705672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88390.055766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88390.055766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1079                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1079                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     94545500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94545500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.511765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.511765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83594.606543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83594.606543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     83235500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83235500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.511765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.511765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73594.606543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73594.606543                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        85278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             85278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       155070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          155070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  16023113500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16023113500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.645189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.645189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103328.261430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103328.261430                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       155070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       155070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  14472413500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14472413500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.645189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.645189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93328.261430                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93328.261430                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  20689979000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      590048                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    293771                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.008530                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     519.210661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    11.982540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3564.806799                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.126760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.870314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          705                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          944                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2110                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5717827                       # Number of tag accesses
system.l2.tags.data_accesses                  5717827                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20689979000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        72384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     14297024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14369408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        72384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         72384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4518592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4518592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       223391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              224522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        70603                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              70603                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3498505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    691012011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             694510516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3498505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3498505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      218395195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            218395195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      218395195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3498505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    691012011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            912905712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     70599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    223198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000176422250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4244                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4244                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464791                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66414                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      224522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      70603                       # Number of write requests accepted
system.mem_ctrls.readBursts                    224522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70603                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4126                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7085487000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1121645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11291655750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31585.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50335.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    29313                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52252                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                224522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70603                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       213361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.467527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.299445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    82.634187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       184260     86.36%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17463      8.18%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6348      2.98%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3135      1.47%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1201      0.56%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          538      0.25%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          213      0.10%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          110      0.05%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           93      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       213361                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.854147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.476755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.328385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               3      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             22      0.52%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            84      1.98%      2.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           181      4.26%      6.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           432     10.18%     17.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           818     19.27%     36.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           958     22.57%     58.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           793     18.69%     77.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           552     13.01%     90.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           242      5.70%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            94      2.21%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            31      0.73%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           19      0.45%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4244                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.633600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.602090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.050375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3031     71.42%     71.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               57      1.34%     72.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              881     20.76%     93.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              234      5.51%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               39      0.92%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4244                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14357056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4517952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14369408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4518592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       693.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    694.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    218.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20689863000                       # Total gap between requests
system.mem_ctrls.avgGap                      70105.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        72384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     14284672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4517952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3498505.242562111933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 690415007.187779188156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218364262.235355585814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       223391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70603                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     36707000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  11254948750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 503171976750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32455.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50382.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7126778.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            763323120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            405719655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           805449120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          184793220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1633713120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9207423180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191332320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13191753735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        637.591451                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    421834000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    691080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19577065000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            760045860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            403985340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           796259940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          183702240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1633713120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9251093730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        154557120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13183357350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.185632                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    326807750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    691080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19672091250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    28133384000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560762160844500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369140                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369140                       # number of overall hits
system.cpu.icache.overall_hits::total         4369151                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2877                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2879                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2877                       # number of overall misses
system.cpu.icache.overall_misses::total          2879                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    149431498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    149431498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    149431498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    149431498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372030                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372030                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000658                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000659                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000658                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000659                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51940.041015                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51903.959014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51940.041015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51903.959014                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          363                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2096                       # number of writebacks
system.cpu.icache.writebacks::total              2096                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          272                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          272                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          272                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2605                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    134362998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134362998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    134362998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134362998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000596                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000596                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000596                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000596                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 51578.885988                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51578.885988                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 51578.885988                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51578.885988                       # average overall mshr miss latency
system.cpu.icache.replacements                   2096                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369140                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369151                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2877                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2879                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    149431498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    149431498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000658                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000659                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51940.041015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51903.959014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          272                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    134362998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134362998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 51578.885988                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51578.885988                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560762160844500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.019026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4371758                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2607                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1676.930572                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000057                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.018969                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8746667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8746667                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560762160844500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560762160844500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560762160844500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560762160844500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560762160844500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560762160844500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560762160844500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36910071                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36910074                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     36968778                       # number of overall hits
system.cpu.dcache.overall_hits::total        36968781                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       657576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         657579                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       672405                       # number of overall misses
system.cpu.dcache.overall_misses::total        672408                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  47218050427                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47218050427                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  47218050427                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47218050427                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37567647                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37567653                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37641183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37641189                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017504                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017504                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017864                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017864                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 71806.225329                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71805.897735                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70222.634316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70222.321012                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7533837                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           91                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            122486                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.507740                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           91                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       224489                       # number of writebacks
system.cpu.dcache.writebacks::total            224489                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       214246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       214246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       214246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       214246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448770                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  33074748927                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33074748927                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  33544596427                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33544596427                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011801                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011801                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011922                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011922                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74605.257770                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74605.257770                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74747.858429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74747.858429                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447749                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28055155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28055156                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       529775                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        529776                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  37350767000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37350767000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28584930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28584932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018533                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018533                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 70503.075834                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70502.942753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       214149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       214149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315626                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315626                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  23336287500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23336287500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73936.518221                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73936.518221                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127803                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9867283427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9867283427                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014227                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77208.186376                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77206.978138                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           97                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           97                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127704                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127704                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9738461427                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9738461427                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76258.076701                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76258.076701                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        58707                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         58707                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14829                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14829                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.201656                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.201656                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    469847500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    469847500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073977                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073977                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86369.025735                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86369.025735                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560762160844500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.051255                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37417554                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448773                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.377463                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.051253                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          586                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75731151                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75731151                       # Number of data accesses

---------- End Simulation Statistics   ----------
