;Spice netlist for an NAND and a capacitor
simulator lang=spectre

include "~/cadence/cellcharacs/model18.spi"
include "~/cadence/cellcharacs/cell18.spi"

vgnd (gnd 0) vsource dc=0
vvdd (vdd 0) vsource dc=1.8

vpwl (NAND2_inA 0) vsource type=pwl wave=[0n 0 1n 0 1.2n 1.8 4n 1.8 4.2n 0]

N1 (NAND2_inA vdd NAND2_out vdd gnd) NAND2 wp=0.9u lp=0.2u wn=0.3u ln=0.2u 

C1 (NAND2_out 0) capacitor c=90f

TransientAnalysis tran start=0 stop=10ns step=1ps
save NAND2_inA IV_out
