<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:21:54 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>LIKWID-FEATURES(1) General Commands Manual
LIKWID-FEATURES(1)</p>

<p style="margin-top: 1em">NAME <br>
likwid-features - print and manipulate cpu features like
hardware prefetchers</p>

<p style="margin-top: 1em">SYNOPSIS <br>
likwid-features [-vhal] [-c cpus] [-e taglist] [-d
taglist]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
likwid-features is a command line application to print the
flags in the model specific register (MSR)
MSR_IA32_MISC_ENABLE on Intel x86 processors. On Core2 and
later processors <br>
it can be used to toggle the hardware prefetch flags. It
does not work on AMD processors. For a documentation what
flags are supported on which processor refer to the Intel
<br>
Software Developer&rsquo;s Manual Volume 3B, Table B.2 and
https://software.intel.com/en-us/articles/disclosure-of-hw-prefetcher-control-on-some-intel-processors.
The MSR are set indi&acirc; <br>
vidually for every core. The following hardware prefetchers
can be toggled:</p>

<p style="margin-top: 1em">&Acirc;&middot; HW_PREFETCHER:
Hardware prefetcher.</p>

<p style="margin-top: 1em">&Acirc;&middot; CL_PREFETCHER:
Adjacent cache line prefetcher.</p>

<p style="margin-top: 1em">&Acirc;&middot; DCU_PREFETCHER:
When the DCU prefetcher detects multiple loads from the same
line done within a time limit, the DCU prefetcher assumes
the next line will be required. The <br>
next line is prefetched in to the L1 data cache from memory
or L2.</p>

<p style="margin-top: 1em">&Acirc;&middot; IP_PREFETCHER:
The IP prefetcher is an L1 data cache prefetcher. The IP
prefetcher looks for sequential load history to determine
whether to prefetch the next expected <br>
data into the L1 cache from memory or L2.</p>

<p style="margin-top: 1em">OPTIONS <br>
-v prints version information to standard output, then
exits.</p>

<p style="margin-top: 1em">-h prints a help message to
standard output, then exits.</p>

<p style="margin-top: 1em">-a List out the names of all
detected features</p>

<p style="margin-top: 1em">-l Print the state of all
features for the given CPUs</p>

<p style="margin-top: 1em">-c cpus <br>
set on which processor cores the MSR should be read and
written. Syntax according to likwid-pin(1)</p>

<p style="margin-top: 1em">-d HW_PREFETCHER | CL_PREFETCHER
| DCU_PREFETCHER | IP_PREFETCHER <br>
specify which prefetcher should be disabled. Argument can be
a comma-separated list.</p>

<p style="margin-top: 1em">-e HW_PREFETCHER | CL_PREFETCHER
| DCU_PREFETCHER | IP_PREFETCHER <br>
specify which prefetcher should be enabled. Argument can be
a comma-separated list.</p>

<p style="margin-top: 1em">AUTHOR <br>
Written by Thomas R&Atilde;&para;hl
&lt;thomas.Roehl@gmail.com&gt;.</p>

<p style="margin-top: 1em">BUGS <br>
Report Bugs on
&lt;https://github.com/RRZE-HPC/likwidissues&gt;.</p>

<p style="margin-top: 1em">SEE ALSO <br>
likwid-pin(1), likwid-topology(1), likwid-perfctr(1)</p>

<p style="margin-top: 1em">likwid-4 22.12.2016
LIKWID-FEATURES(1)</p>
<hr>
</body>
</html>
