---
hidden: true
title: "6 UACJ_PWM"
weight: 89
---

## 6 : UACJ_PWM

* Author: Grupo C
* Description: Implementacion de un modulador de ancho de pulso (PWM) mediante Verilog esencial en electronica para regular la energia entregada a un dispositivo, este diseño esta bajo los requisitos del sistema
* [GitHub repository](https://github.com/remitenteaswad/UACJ-PWM-Sistemas-Digitales)
* [GDS submitted](https://github.com/remitenteaswad/UACJ-PWM-Sistemas-Digitales/actions/runs/9326287300)
* HDL project
* [Extra docs]()
* Clock: 10000000 Hz

<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->


### How it works

con una Implementacion de un modulador de ancho de pulso (PWM) mediante Verilog esencial en electronica para regular la energia entregada a un dispositivo, este diseño esta bajo los requisitos del sistema

### How to test

con un fpga de xilinx basys 3

### External hardware

List external hardware used in your project (e.g. PMOD, LED display, etc), if any


### IO

| #             | Input    | Output   | Bidirectional   |
| ------------- | -------- | -------- | --------------- |
| 0 | duty_[0]  | pwm_o  |         |
| 1 | duty_[1]  |   |         |
| 2 | duty_[2]  |   |         |
| 3 | duty_[3]  |   |         |
| 4 | duty_[4]  |   |         |
| 5 | duty_[5]  |   |         |
| 6 | duty_[6]  |   |         |
| 7 | duty_[7]  |   |         |


### Chip location

{{< shuttle-map "tt07" "6" >}}
