// Seed: 3910708998
module module_0;
  logic [7:0] id_1;
  logic [7:0] id_2;
  assign module_1.type_4 = 0;
  assign id_2[1'b0] = id_2;
  always_latch @(id_1[1] or id_2) id_1 = $display;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input supply1 id_2
);
  assign id_0 = 1 ? $display(1'b0 !== 1, id_2 - id_2, 1) : 1;
  nor primCall (id_0, id_1, id_2);
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = id_1;
  assign id_1 = 1;
  genvar id_2;
  tri0 id_3 = (1);
  logic [7:0] id_4;
  assign id_4[""] = id_2 ? id_1 : id_1;
  wire id_5;
  module_0 modCall_1 ();
  integer id_6;
endmodule
