<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Driver for interfacing with the Tegra Security Co-Processor (TSEC)."><meta name="keywords" content="rust, rustlang, rust-lang, tsec"><title>libtegra::tsec - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script src="../../crates.js"></script><script defer src="../../main.js"></script>
    <noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"><a href="#">Module tsec</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li><li><a href="#constants">Constants</a></li></ul></div></section><div id="sidebar-vars" data-name="tsec" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../libtegra/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="main-heading">
    <h1 class="fqn"><span class="in-band">Module <a href="../index.html">libtegra</a>::<wbr><a class="mod" href="#">tsec</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../src/libtegra/tsec/mod.rs.html#1-445">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Driver for interfacing with the Tegra Security Co-Processor (TSEC).</p>
<h2 id="description"><a href="#description">Description</a></h2>
<p>The TSEC is a dedicated unit powered by a NVIDIA Falcon microprocessor with
crypto extensions. Its purpose is to leverage certain cryptographic tasks
done by firmwares signed by NVIDIA into a secure space that cannot be taken
over by the host system.</p>
<p>It has three operating modes:</p>
<ul>
<li>
<p>No Secure Mode (NS): Every piece of microcode that is not cryptographically
signed by NVIDIA will be executed in this mode. It prevents you from accessing
certain registers and may disable physical memory access from code.</p>
</li>
<li>
<p>Light Secure Mode (LS): In this mode, the Falcon has more privileges than in
No Secure Mode, but fewer than in Heavy Secure Mode. This mode leaks some of
the internal state to ease up debugging and can only be enabled from Heavy
Secure Mode microcode.</p>
</li>
<li>
<p>Heavy Secure Mode (HS): This mode can be entered by uploading signed microcode
and grants the full range of privileges to the microcode. This state essentially
turns the Falcon into a black box that doesn’t expose any of its inner workings
to, for example, the host system.</p>
</li>
</ul>
<h2 id="firmware"><a href="#firmware">Firmware</a></h2>
<p><a href="https://github.com/envytools/envytools">envytools</a> have proven to be valuable tools when it comes to working with
various ISAs used by NVIDIA, including the Falcon processor.</p>
<p>The following examples will use this reference firmware:</p>
<div class="example-wrap"><pre class="language-asm"><code>mov $r15 0xB0B0B0B0;
mov $r9 0x1100;
iowr I[$r9] $r15;
exit;</code></pre></div>
<p>It can be assembled with the following command, assuming
the code is stored in a file called <code>faucon.asm</code>:</p>
<div class="example-wrap"><pre class="language-shell"><code>envyas -m falcon -V fuc5 -F crypt faucon.asm -i -o faucon.bin</code></pre></div><h2 id="firmware-alignment"><a href="#firmware-alignment">Firmware alignment</a></h2>
<p>Firmware blobs that should be booted on the <a href="struct.Tsec.html"><code>Tsec</code></a> are supposed to
be aligned to the boundary denoted by <a href="constant.FIRMWARE_ALIGNMENT.html"><code>FIRMWARE_ALIGNMENT</code></a>. This is
implied by the Falcon code segment, which consists of 0x100 byte pages.
An approach to getting this correct could be:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">use</span> <span class="ident">libtegra::tsec</span>::{<span class="ident">Firmware</span>, <span class="ident">FIRMWARE_ALIGNMENT</span>};

<span class="doccomment">/// The firmware blob.</span>
<span class="kw">static</span> <span class="ident">FW</span>: <span class="ident">Firmware</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="number">13</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Firmware::new</span>([
    <span class="number">0xDF</span>, <span class="number">0xB0</span>, <span class="number">0xB0</span>, <span class="number">0xB0</span>, <span class="number">0xB0</span>,   <span class="comment">// mov $r15 0xB0B0B0B0;</span>
    <span class="number">0x49</span>, <span class="number">0x00</span>, <span class="number">0x11</span>,               <span class="comment">// mov $r9 0x1100;</span>
    <span class="number">0xF6</span>, <span class="number">0x9F</span>, <span class="number">0x00</span>,               <span class="comment">// iowr I[$r9] $r15;</span>
    <span class="number">0xF8</span>, <span class="number">0x02</span>,                     <span class="comment">// exit;</span>
]);

<span class="macro">assert_eq!</span>(<span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="ident">FW</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">u8</span> <span class="kw">as</span> <span class="ident">usize</span> <span class="op">%</span> <span class="ident">FIRMWARE_ALIGNMENT</span>, <span class="number">0</span>);</code></pre></div>
<h2 id="executing-code"><a href="#executing-code">Executing code</a></h2>
<p>Using our firmware blob and the static variable <code>FW</code> from above,
we can load the code onto the TSEC and try to execute it:</p>

<div class="example-wrap"><pre class="rust rust-example-rendered"><code><span class="kw">use</span> <span class="ident">libtegra::tsec</span>::{<span class="ident">Firmware</span>, <span class="ident">Tsec</span>};

<span class="kw">static</span> <span class="ident">FW</span>: <span class="ident">Firmware</span><span class="op">&lt;</span><span class="ident">u8</span>, <span class="number">13</span><span class="op">&gt;</span> <span class="op">=</span> <span class="ident">Firmware::new</span>([
    <span class="number">0xDF</span>, <span class="number">0xB0</span>, <span class="number">0xB0</span>, <span class="number">0xB0</span>, <span class="number">0xB0</span>,   <span class="comment">// mov $r15 0xB0B0B0B0;</span>
    <span class="number">0x49</span>, <span class="number">0x0</span>, <span class="number">0x11</span>,                <span class="comment">// mov $r9 0x1100;</span>
    <span class="number">0xF6</span>, <span class="number">0x9F</span>, <span class="number">0x0</span>,                <span class="comment">// iowr I[$r9] $r15;</span>
    <span class="number">0xF8</span>, <span class="number">0x2</span>,                      <span class="comment">// exit;</span>
]);

<span class="comment">// Load our firmware onto the TSEC.</span>
<span class="ident">Tsec::A</span>.<span class="ident">load_firmware</span>(<span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="ident">FW</span>).<span class="ident">unwrap</span>();

<span class="comment">// Boot it up!</span>
<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">mailbox0</span> <span class="op">=</span> <span class="number">0</span>;
<span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">mailbox1</span> <span class="op">=</span> <span class="number">0</span>;
<span class="kw">unsafe</span> {
    <span class="ident">Tsec::A</span>.<span class="ident">boot</span>(<span class="number">0</span>, <span class="kw-2">&amp;mut</span> <span class="ident">mailbox0</span>, <span class="kw-2">&amp;mut</span> <span class="ident">mailbox1</span>).<span class="ident">unwrap</span>();
    <span class="macro">assert_eq!</span>(<span class="ident">mailbox1</span>, <span class="number">0xB0B0B0B0</span>);
}</code></pre></div>
</div></details><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_BAR0_CTL/index.html" title="libtegra::tsec::TSEC_BAR0_CTL mod">TSEC_BAR0_CTL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_BAR0_CTL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_CG/index.html" title="libtegra::tsec::TSEC_CG mod">TSEC_CG</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_CG</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_ADDR/index.html" title="libtegra::tsec::TSEC_FALCON_ADDR mod">TSEC_FALCON_ADDR</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_ADDR</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_CG2/index.html" title="libtegra::tsec::TSEC_FALCON_CG2 mod">TSEC_FALCON_CG2</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_CG2</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_CGCTL/index.html" title="libtegra::tsec::TSEC_FALCON_CGCTL mod">TSEC_FALCON_CGCTL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_CGCTL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_CMEMBASE/index.html" title="libtegra::tsec::TSEC_FALCON_CMEMBASE mod">TSEC_FALCON_CMEMBASE</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_CMEMBASE</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_CPUCTL/index.html" title="libtegra::tsec::TSEC_FALCON_CPUCTL mod">TSEC_FALCON_CPUCTL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_CPUCTL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_CPUCTL_ALIAS/index.html" title="libtegra::tsec::TSEC_FALCON_CPUCTL_ALIAS mod">TSEC_FALCON_CPUCTL_ALIAS</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_CPUCTL_ALIAS</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_CTXACK/index.html" title="libtegra::tsec::TSEC_FALCON_CTXACK mod">TSEC_FALCON_CTXACK</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_CTXACK</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_CURCTX/index.html" title="libtegra::tsec::TSEC_FALCON_CURCTX mod">TSEC_FALCON_CURCTX</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_CURCTX</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_DEBUG1/index.html" title="libtegra::tsec::TSEC_FALCON_DEBUG1 mod">TSEC_FALCON_DEBUG1</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_DEBUG1</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_DMACTL/index.html" title="libtegra::tsec::TSEC_FALCON_DMACTL mod">TSEC_FALCON_DMACTL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_DMACTL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_DMAINFO_CTL/index.html" title="libtegra::tsec::TSEC_FALCON_DMAINFO_CTL mod">TSEC_FALCON_DMAINFO_CTL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_DMAINFO_CTL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_DMAPOLL/index.html" title="libtegra::tsec::TSEC_FALCON_DMAPOLL mod">TSEC_FALCON_DMAPOLL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_DMAPOLL_FB</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_DMATRFCMD/index.html" title="libtegra::tsec::TSEC_FALCON_DMATRFCMD mod">TSEC_FALCON_DMATRFCMD</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_DMATRFCMD</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_DMATRFMOFFS/index.html" title="libtegra::tsec::TSEC_FALCON_DMATRFMOFFS mod">TSEC_FALCON_DMATRFMOFFS</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_DMATRFMOFFS</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_DMEMAPERT/index.html" title="libtegra::tsec::TSEC_FALCON_DMEMAPERT mod">TSEC_FALCON_DMEMAPERT</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_DMEMAPERT</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_DMEMC/index.html" title="libtegra::tsec::TSEC_FALCON_DMEMC mod">TSEC_FALCON_DMEMC</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_DMEMC</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_ENGCTL/index.html" title="libtegra::tsec::TSEC_FALCON_ENGCTL mod">TSEC_FALCON_ENGCTL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_ENGCTL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_EXCI/index.html" title="libtegra::tsec::TSEC_FALCON_EXCI mod">TSEC_FALCON_EXCI</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_EXCI</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_EXTERRSTAT/index.html" title="libtegra::tsec::TSEC_FALCON_EXTERRSTAT mod">TSEC_FALCON_EXTERRSTAT</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_EXTERRSTAT</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_FHSTATE/index.html" title="libtegra::tsec::TSEC_FALCON_FHSTATE mod">TSEC_FALCON_FHSTATE</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_FHSTATE</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_HWCFG/index.html" title="libtegra::tsec::TSEC_FALCON_HWCFG mod">TSEC_FALCON_HWCFG</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_HWCFG</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_HWCFG1/index.html" title="libtegra::tsec::TSEC_FALCON_HWCFG1 mod">TSEC_FALCON_HWCFG1</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_HWCFG1</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_IBRKPT/index.html" title="libtegra::tsec::TSEC_FALCON_IBRKPT mod">TSEC_FALCON_IBRKPT</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_IBRKPTX</code> registers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_ICD_CMD/index.html" title="libtegra::tsec::TSEC_FALCON_ICD_CMD mod">TSEC_FALCON_ICD_CMD</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_ICD_CMD</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_IDLESTATE/index.html" title="libtegra::tsec::TSEC_FALCON_IDLESTATE mod">TSEC_FALCON_IDLESTATE</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_IDLESTATE</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_IMCTL/index.html" title="libtegra::tsec::TSEC_FALCON_IMCTL mod">TSEC_FALCON_IMCTL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_IMCTL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_IMCTL_DEBUG/index.html" title="libtegra::tsec::TSEC_FALCON_IMCTL_DEBUG mod">TSEC_FALCON_IMCTL_DEBUG</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_IMCTL_DEBUG</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_IMEMC/index.html" title="libtegra::tsec::TSEC_FALCON_IMEMC mod">TSEC_FALCON_IMEMC</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_IMEMC</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_IMEMT/index.html" title="libtegra::tsec::TSEC_FALCON_IMEMT mod">TSEC_FALCON_IMEMT</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_IMEMT</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_IMFILLCTL/index.html" title="libtegra::tsec::TSEC_FALCON_IMFILLCTL mod">TSEC_FALCON_IMFILLCTL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_IMFILLCTL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_IMFILLRNG/index.html" title="libtegra::tsec::TSEC_FALCON_IMFILLRNG mod">TSEC_FALCON_IMFILLRNG</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_IMFILLRNGX</code> registers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_IRQDEST/index.html" title="libtegra::tsec::TSEC_FALCON_IRQDEST mod">TSEC_FALCON_IRQDEST</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_IRQDEST</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_IRQDEST2/index.html" title="libtegra::tsec::TSEC_FALCON_IRQDEST2 mod">TSEC_FALCON_IRQDEST2</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_IRQDEST2</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_IRQS/index.html" title="libtegra::tsec::TSEC_FALCON_IRQS mod">TSEC_FALCON_IRQS</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_IRQXXXX</code> registers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_ITFEN/index.html" title="libtegra::tsec::TSEC_FALCON_ITFEN mod">TSEC_FALCON_ITFEN</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_ITFEN</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_MTHDCOUNT/index.html" title="libtegra::tsec::TSEC_FALCON_MTHDCOUNT mod">TSEC_FALCON_MTHDCOUNT</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_MTHDCOUNT</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_MTHDID/index.html" title="libtegra::tsec::TSEC_FALCON_MTHDID mod">TSEC_FALCON_MTHDID</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_MTHDID</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_MTHDPOP/index.html" title="libtegra::tsec::TSEC_FALCON_MTHDPOP mod">TSEC_FALCON_MTHDPOP</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_MTHDPOP</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_MTHDRAMSZ/index.html" title="libtegra::tsec::TSEC_FALCON_MTHDRAMSZ mod">TSEC_FALCON_MTHDRAMSZ</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_MTHDRAMSZ</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_NXTCTX/index.html" title="libtegra::tsec::TSEC_FALCON_NXTCTX mod">TSEC_FALCON_NXTCTX</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_NXTCTX</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_PMM/index.html" title="libtegra::tsec::TSEC_FALCON_PMM mod">TSEC_FALCON_PMM</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_PMM</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_PRIVSTATE/index.html" title="libtegra::tsec::TSEC_FALCON_PRIVSTATE mod">TSEC_FALCON_PRIVSTATE</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_PRIVSTATE</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_SCTL/index.html" title="libtegra::tsec::TSEC_FALCON_SCTL mod">TSEC_FALCON_SCTL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_SCTL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_SFTRESET/index.html" title="libtegra::tsec::TSEC_FALCON_SFTRESET mod">TSEC_FALCON_SFTRESET</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_SFTRESET</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_SOFT_MODE/index.html" title="libtegra::tsec::TSEC_FALCON_SOFT_MODE mod">TSEC_FALCON_SOFT_MODE</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_SOFT_MODE</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_SOFT_PM/index.html" title="libtegra::tsec::TSEC_FALCON_SOFT_PM mod">TSEC_FALCON_SOFT_PM</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_SOFT_PM</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_SPROT/index.html" title="libtegra::tsec::TSEC_FALCON_SPROT mod">TSEC_FALCON_SPROT</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_SPROT_X</code> registers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_SSTAT/index.html" title="libtegra::tsec::TSEC_FALCON_SSTAT mod">TSEC_FALCON_SSTAT</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_SSTAT</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_STACKCFG/index.html" title="libtegra::tsec::TSEC_FALCON_STACKCFG mod">TSEC_FALCON_STACKCFG</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_STACKCFG</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_SVEC_SPR/index.html" title="libtegra::tsec::TSEC_FALCON_SVEC_SPR mod">TSEC_FALCON_SVEC_SPR</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_SVEC_SPR</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_TRACEIDX/index.html" title="libtegra::tsec::TSEC_FALCON_TRACEIDX mod">TSEC_FALCON_TRACEIDX</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_TRACEIDX</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_TRACEPC/index.html" title="libtegra::tsec::TSEC_FALCON_TRACEPC mod">TSEC_FALCON_TRACEPC</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_TRACEPC</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_FALCON_WDTMRCTL/index.html" title="libtegra::tsec::TSEC_FALCON_WDTMRCTL mod">TSEC_FALCON_WDTMRCTL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_FALCON_WDTMRCTL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_ACL_ERR/index.html" title="libtegra::tsec::TSEC_SCP_ACL_ERR mod">TSEC_SCP_ACL_ERR</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_ACL_ERR</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_CFG/index.html" title="libtegra::tsec::TSEC_SCP_CFG mod">TSEC_SCP_CFG</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_CFG</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_CMD/index.html" title="libtegra::tsec::TSEC_SCP_CMD mod">TSEC_SCP_CMD</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_CMD</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_CMD_ERR/index.html" title="libtegra::tsec::TSEC_SCP_CMD_ERR mod">TSEC_SCP_CMD_ERR</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_CMD_ERR</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_CTL0/index.html" title="libtegra::tsec::TSEC_SCP_CTL0 mod">TSEC_SCP_CTL0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_CTL0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_CTL1/index.html" title="libtegra::tsec::TSEC_SCP_CTL1 mod">TSEC_SCP_CTL1</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_CTL1</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_CTL_LOCK/index.html" title="libtegra::tsec::TSEC_SCP_CTL_LOCK mod">TSEC_SCP_CTL_LOCK</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_CTL_LOCK</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_CTL_PKEY/index.html" title="libtegra::tsec::TSEC_SCP_CTL_PKEY mod">TSEC_SCP_CTL_PKEY</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_CTL_PKEY</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_CTL_SCP/index.html" title="libtegra::tsec::TSEC_SCP_CTL_SCP mod">TSEC_SCP_CTL_SCP</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_CTL_SCP</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_CTL_STAT/index.html" title="libtegra::tsec::TSEC_SCP_CTL_STAT mod">TSEC_SCP_CTL_STAT</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_CTL_STAT</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_DBG0/index.html" title="libtegra::tsec::TSEC_SCP_DBG0 mod">TSEC_SCP_DBG0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_DBG0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_DBG1/index.html" title="libtegra::tsec::TSEC_SCP_DBG1 mod">TSEC_SCP_DBG1</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_DBG1</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_DBG2/index.html" title="libtegra::tsec::TSEC_SCP_DBG2 mod">TSEC_SCP_DBG2</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_DBG2</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_IRQMASK/index.html" title="libtegra::tsec::TSEC_SCP_IRQMASK mod">TSEC_SCP_IRQMASK</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_IRQMASK</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_IRQSTAT/index.html" title="libtegra::tsec::TSEC_SCP_IRQSTAT mod">TSEC_SCP_IRQSTAT</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_IRQSTAT</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_RNG_STAT0/index.html" title="libtegra::tsec::TSEC_SCP_RNG_STAT0 mod">TSEC_SCP_RNG_STAT0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_RNG_STAT0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_SEC_ERR/index.html" title="libtegra::tsec::TSEC_SCP_SEC_ERR mod">TSEC_SCP_SEC_ERR</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_SEC_ERR</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_STAT0/index.html" title="libtegra::tsec::TSEC_SCP_STAT0 mod">TSEC_SCP_STAT0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_STAT0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_STAT1/index.html" title="libtegra::tsec::TSEC_SCP_STAT1 mod">TSEC_SCP_STAT1</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_STAT1</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_SCP_STAT2/index.html" title="libtegra::tsec::TSEC_SCP_STAT2 mod">TSEC_SCP_STAT2</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_SCP_STAT2</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_TEGRA_CTL/index.html" title="libtegra::tsec::TSEC_TEGRA_CTL mod">TSEC_TEGRA_CTL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_TEGRA_CTL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_TFBIF_CTL/index.html" title="libtegra::tsec::TSEC_TFBIF_CTL mod">TSEC_TFBIF_CTL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_TFBIF_CTL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_TFBIF_DBG_STAT0/index.html" title="libtegra::tsec::TSEC_TFBIF_DBG_STAT0 mod">TSEC_TFBIF_DBG_STAT0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_TFBIF_DBG_STAT0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_TFBIF_MCCIF_FIFOCTRL/index.html" title="libtegra::tsec::TSEC_TFBIF_MCCIF_FIFOCTRL mod">TSEC_TFBIF_MCCIF_FIFOCTRL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_TFBIF_MCCIF_FIFOCTRL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_TFBIF_MCCIF_FIFOCTRL1/index.html" title="libtegra::tsec::TSEC_TFBIF_MCCIF_FIFOCTRL1 mod">TSEC_TFBIF_MCCIF_FIFOCTRL1</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_TFBIF_MCCIF_FIFOCTRL1</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_TFBIF_REGIONCFG/index.html" title="libtegra::tsec::TSEC_TFBIF_REGIONCFG mod">TSEC_TFBIF_REGIONCFG</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_TFBIF_REGIONCFG</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_TFBIF_SPROT_EMEM/index.html" title="libtegra::tsec::TSEC_TFBIF_SPROT_EMEM mod">TSEC_TFBIF_SPROT_EMEM</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_TFBIF_SPROT_EMEM</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_TFBIF_THI_TRANSPROP/index.html" title="libtegra::tsec::TSEC_TFBIF_THI_TRANSPROP mod">TSEC_TFBIF_THI_TRANSPROP</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_TFBIF_THI_TRANSPROP</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_TFBIF_THROTTLE/index.html" title="libtegra::tsec::TSEC_TFBIF_THROTTLE mod">TSEC_TFBIF_THROTTLE</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_TFBIF_THROTTLE</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_TFBIF_TRANSCFG/index.html" title="libtegra::tsec::TSEC_TFBIF_TRANSCFG mod">TSEC_TFBIF_TRANSCFG</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_TFBIF_TRANSCFG</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_TFBIF_WRR_RDP/index.html" title="libtegra::tsec::TSEC_TFBIF_WRR_RDP mod">TSEC_TFBIF_WRR_RDP</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_TFBIF_WRR_RDP</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_CONFIG0/index.html" title="libtegra::tsec::TSEC_THI_CONFIG0 mod">TSEC_THI_CONFIG0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_CONFIG0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_CONTEXT_SWITCH/index.html" title="libtegra::tsec::TSEC_THI_CONTEXT_SWITCH mod">TSEC_THI_CONTEXT_SWITCH</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_CONTEXT_SWITCH</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_CONT_SYNCPT_EOF/index.html" title="libtegra::tsec::TSEC_THI_CONT_SYNCPT_EOF mod">TSEC_THI_CONT_SYNCPT_EOF</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_CONT_SYNCPT_EOF</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_CONT_SYNCPT_L1/index.html" title="libtegra::tsec::TSEC_THI_CONT_SYNCPT_L1 mod">TSEC_THI_CONT_SYNCPT_L1</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_CONT_SYNCPT_L1</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_CTXSW/index.html" title="libtegra::tsec::TSEC_THI_CTXSW mod">TSEC_THI_CTXSW</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_CTXSW</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_CTXSW_INCR_SYNCPT/index.html" title="libtegra::tsec::TSEC_THI_CTXSW_INCR_SYNCPT mod">TSEC_THI_CTXSW_INCR_SYNCPT</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_CTXSW_INCR_SYNCPT</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_CTXSW_NEXT/index.html" title="libtegra::tsec::TSEC_THI_CTXSW_NEXT mod">TSEC_THI_CTXSW_NEXT</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_CTXSW_NEXT</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_DBG_MISC/index.html" title="libtegra::tsec::TSEC_THI_DBG_MISC mod">TSEC_THI_DBG_MISC</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_DBG_MISC</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_INCR_SYNCPT/index.html" title="libtegra::tsec::TSEC_THI_INCR_SYNCPT mod">TSEC_THI_INCR_SYNCPT</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_INCR_SYNCPT</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_INCR_SYNCPT_CTRL/index.html" title="libtegra::tsec::TSEC_THI_INCR_SYNCPT_CTRL mod">TSEC_THI_INCR_SYNCPT_CTRL</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_INCR_SYNCPT_CTRL</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_INCR_SYNCPT_ERR/index.html" title="libtegra::tsec::TSEC_THI_INCR_SYNCPT_ERR mod">TSEC_THI_INCR_SYNCPT_ERR</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_INCR_SYNCPT_ERR</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_INT_MASK/index.html" title="libtegra::tsec::TSEC_THI_INT_MASK mod">TSEC_THI_INT_MASK</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_INT_MASK</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_INT_STATUS/index.html" title="libtegra::tsec::TSEC_THI_INT_STATUS mod">TSEC_THI_INT_STATUS</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_INT_STATUS</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_METHOD0/index.html" title="libtegra::tsec::TSEC_THI_METHOD0 mod">TSEC_THI_METHOD0</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_METHOD0</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_SLCG_OVERRIDE_HIGH_A/index.html" title="libtegra::tsec::TSEC_THI_SLCG_OVERRIDE_HIGH_A mod">TSEC_THI_SLCG_OVERRIDE_HIGH_A</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_SLCG_OVERRIDE_HIGH_A</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_STREAMID/index.html" title="libtegra::tsec::TSEC_THI_STREAMID mod">TSEC_THI_STREAMID</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_STREAMIDX</code> register.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="TSEC_THI_THI_SEC/index.html" title="libtegra::tsec::TSEC_THI_THI_SEC mod">TSEC_THI_THI_SEC</a></div><div class="item-right docblock-short"><p>Bitfields of the <code>TSEC_THI_THI_SEC</code> register.</p>
</div></div></div><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.Firmware.html" title="libtegra::tsec::Firmware struct">Firmware</a></div><div class="item-right docblock-short"><p>A helper structure to align arrays containing Falcon machine code to the expected
0x100 bytes memory alignment for DMA transfers into the code segment.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.Registers.html" title="libtegra::tsec::Registers struct">Registers</a></div><div class="item-right docblock-short"><p>Representation of the TSEC registers.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="struct" href="struct.Tsec.html" title="libtegra::tsec::Tsec struct">Tsec</a></div><div class="item-right docblock-short"><p>Representation of the Tegra Security Co-Processor.</p>
</div></div></div><h2 id="enums" class="small-section-header"><a href="#enums">Enums</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.FalconError.html" title="libtegra::tsec::FalconError enum">FalconError</a></div><div class="item-right docblock-short"><p>Falcon processor exceptions that may occur when interacting with it from the
host system or may be caused by running code.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="enum" href="enum.FalconExceptionClause.html" title="libtegra::tsec::FalconExceptionClause enum">FalconExceptionClause</a></div><div class="item-right docblock-short"><p>Enumeration of potential Falcon processor exception clauses
that may occur during code execution on the TSEC.</p>
</div></div></div><h2 id="constants" class="small-section-header"><a href="#constants">Constants</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FIRMWARE_ALIGNMENT.html" title="libtegra::tsec::FIRMWARE_ALIGNMENT constant">FIRMWARE_ALIGNMENT</a></div><div class="item-right docblock-short"><p>The alignment a TSEC firmware blob is expected to have.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FIRMWARE_ALIGN_BITS.html" title="libtegra::tsec::FIRMWARE_ALIGN_BITS constant">FIRMWARE_ALIGN_BITS</a></div><div class="item-right docblock-short"><p>The alignment bits for TSEC firmware blobs.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.TSEC_A_REGISTERS.html" title="libtegra::tsec::TSEC_A_REGISTERS constant">TSEC_A_REGISTERS</a></div><div class="item-right docblock-short"><p>A pointer to the TSEC-A register block that can be accessed by dereferencing it.</p>
</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.TSEC_B_REGISTERS.html" title="libtegra::tsec::TSEC_B_REGISTERS constant">TSEC_B_REGISTERS</a></div><div class="item-right docblock-short"><p>A pointer to the TSEC-B register block that can be accessed by dereferencing it.</p>
</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>