Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/Contador_16tb_isim_beh.exe -prj C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/Contador_16tb_beh.prj work.Contador_16tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/OR2.vhd" into library work
Parsing VHDL file "C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/INV.vhd" into library work
Parsing VHDL file "C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/FFJK.vhd" into library work
Parsing VHDL file "C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/AND2.vhd" into library work
Parsing VHDL file "C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/FFSR.vhd" into library work
Parsing VHDL file "C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/Contador_4b.vhd" into library work
Parsing VHDL file "C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/AND3.vhd" into library work
WARNING:HDLCompiler:1369 - "C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/AND3.vhd" Line 42: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/Contador_8b.vhd" into library work
Parsing VHDL file "C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/Contador_16tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity AND2 [and2_default]
Compiling architecture behavioral of entity INV [inv_default]
Compiling architecture behavioral of entity FFSR [ffsr_default]
Compiling architecture behavioral of entity OR2 [or2_default]
Compiling architecture behavioral of entity FFJK [ffjk_default]
Compiling architecture structural of entity Contador_4b [contador_4b_default]
Compiling architecture behavioral of entity AND3 [and3_default]
Compiling architecture structural of entity Contador_8b [contador_8b_default]
Compiling architecture behavior of entity contador_16tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable C:/Users/daniel/Dropbox/Universidad/Semestre 7/Sis. digitales/laboratorio/Contador_Hexadecimal/Contador_16tb_isim_beh.exe
Fuse Memory Usage: 31288 KB
Fuse CPU Usage: 732 ms
