
build/debug/lcd+joystick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000371c  0800013c  0800013c  0000113c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  08003858  08003858  00004858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080039d0  080039d0  000049d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080039d8  080039d8  000049d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080039dc  080039dc  000049dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000000c  20000008  080039e0  00005008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .tdata        00000000  20000014  20000014  00005014  2**2
                  CONTENTS, ALLOC, LOAD, DATA, THREAD_LOCAL
  8 .tbss         00000000  20000014  20000014  00000000  2**2
                  ALLOC, THREAD_LOCAL
  9 .bss          000001b0  20000014  080039ec  00005014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001c4  080039ec  000051c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005014  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  00005044  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022d43  00000000  00000000  0000507d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003be2  00000000  00000000  00027dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000f091  00000000  00000000  0002b9a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001368  00000000  00000000  0003aa38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001269  00000000  00000000  0003bda0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000185aa  00000000  00000000  0003d009  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00007d95  00000000  00000000  000555b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003050  00000000  00000000  0005d348  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000001ab  00000000  00000000  00060398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__aeabi_uldivmod>:
 800013c:	b953      	cbnz	r3, 8000154 <__aeabi_uldivmod+0x18>
 800013e:	b94a      	cbnz	r2, 8000154 <__aeabi_uldivmod+0x18>
 8000140:	2900      	cmp	r1, #0
 8000142:	bf08      	it	eq
 8000144:	2800      	cmpeq	r0, #0
 8000146:	bf1c      	itt	ne
 8000148:	f04f 31ff 	movne.w	r1, #4294967295
 800014c:	f04f 30ff 	movne.w	r0, #4294967295
 8000150:	f000 b80c 	b.w	800016c <__aeabi_idiv0>
 8000154:	f1ad 0c08 	sub.w	ip, sp, #8
 8000158:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800015c:	f003 f9f4 	bl	8003548 <__udivmoddi4>
 8000160:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000164:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000168:	b004      	add	sp, #16
 800016a:	4770      	bx	lr

0800016c <__aeabi_idiv0>:
 800016c:	4770      	bx	lr
 800016e:	bf00      	nop

08000170 <__do_global_dtors_aux>:
 8000170:	b510      	push	{r4, lr}
 8000172:	4c05      	ldr	r4, [pc, #20]	@ (8000188 <__do_global_dtors_aux+0x18>)
 8000174:	7823      	ldrb	r3, [r4, #0]
 8000176:	b933      	cbnz	r3, 8000186 <__do_global_dtors_aux+0x16>
 8000178:	4b04      	ldr	r3, [pc, #16]	@ (800018c <__do_global_dtors_aux+0x1c>)
 800017a:	b113      	cbz	r3, 8000182 <__do_global_dtors_aux+0x12>
 800017c:	4804      	ldr	r0, [pc, #16]	@ (8000190 <__do_global_dtors_aux+0x20>)
 800017e:	f3af 8000 	nop.w
 8000182:	2301      	movs	r3, #1
 8000184:	7023      	strb	r3, [r4, #0]
 8000186:	bd10      	pop	{r4, pc}
 8000188:	20000014 	.word	0x20000014
 800018c:	00000000 	.word	0x00000000
 8000190:	08003840 	.word	0x08003840

08000194 <frame_dummy>:
 8000194:	b508      	push	{r3, lr}
 8000196:	4b03      	ldr	r3, [pc, #12]	@ (80001a4 <frame_dummy+0x10>)
 8000198:	b11b      	cbz	r3, 80001a2 <frame_dummy+0xe>
 800019a:	4903      	ldr	r1, [pc, #12]	@ (80001a8 <frame_dummy+0x14>)
 800019c:	4803      	ldr	r0, [pc, #12]	@ (80001ac <frame_dummy+0x18>)
 800019e:	f3af 8000 	nop.w
 80001a2:	bd08      	pop	{r3, pc}
 80001a4:	00000000 	.word	0x00000000
 80001a8:	20000018 	.word	0x20000018
 80001ac:	08003840 	.word	0x08003840

080001b0 <Game_Init>:
/**
 * @brief  Initialize the game state and information.
 * @param  game: Pointer to the Game structure to initialize.
 */
void Game_Init(Game* game)
{
 80001b0:	b508      	push	{r3, lr}
    game->state = WELCOME;
 80001b2:	2100      	movs	r1, #0
 80001b4:	f800 1b01 	strb.w	r1, [r0], #1
    memset(&game->info, 0, sizeof(GameInfo));
 80001b8:	f240 1231 	movw	r2, #305	@ 0x131
 80001bc:	f003 f997 	bl	80034ee <memset>
}
 80001c0:	bd08      	pop	{r3, pc}

080001c2 <displayOnLCD>:
 * @brief  Display two lines of text on the LCD.
 * @param  lineOne: Pointer to the first line of text (max 16 characters).
 * @param  lineTwo: Pointer to the second line of text (max 16 characters
 */
void displayOnLCD(char* lineOne, char* lineTwo)
{
 80001c2:	b538      	push	{r3, r4, r5, lr}
 80001c4:	4605      	mov	r5, r0
 80001c6:	460c      	mov	r4, r1
  LCD_GotoXY(0, 0);
 80001c8:	2100      	movs	r1, #0
 80001ca:	4608      	mov	r0, r1
 80001cc:	f000 fb94 	bl	80008f8 <LCD_GotoXY>
  LCD_Print(lineOne);
 80001d0:	4628      	mov	r0, r5
 80001d2:	f000 fbc9 	bl	8000968 <LCD_Print>
  LCD_GotoXY(0, 1);
 80001d6:	2101      	movs	r1, #1
 80001d8:	2000      	movs	r0, #0
 80001da:	f000 fb8d 	bl	80008f8 <LCD_GotoXY>
  LCD_Print(lineTwo);
 80001de:	4620      	mov	r0, r4
 80001e0:	f000 fbc2 	bl	8000968 <LCD_Print>
  HAL_Delay(1000);
 80001e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80001e8:	f000 fcbe 	bl	8000b68 <HAL_Delay>
}
 80001ec:	bd38      	pop	{r3, r4, r5, pc}

080001ee <debounceButton>:
 * @param GPIO 
 * @param Pin 
 * @return int (1 - if switch is pressed and released, else 0)
 */
int debounceButton(GPIO_TypeDef *GPIO, uint16_t Pin)
{
 80001ee:	b538      	push	{r3, r4, r5, lr}
 80001f0:	4604      	mov	r4, r0
 80001f2:	460d      	mov	r5, r1
  if(HAL_GPIO_ReadPin(GPIO, Pin) == GPIO_PIN_RESET)
 80001f4:	f001 fb30 	bl	8001858 <HAL_GPIO_ReadPin>
 80001f8:	b108      	cbz	r0, 80001fe <debounceButton+0x10>
    HAL_Delay(20);
    if(HAL_GPIO_ReadPin(GPIO, Pin) == GPIO_PIN_RESET) 
    { return 1; }
  }
  
  return 0;
 80001fa:	2000      	movs	r0, #0
}
 80001fc:	bd38      	pop	{r3, r4, r5, pc}
    HAL_Delay(20);
 80001fe:	2014      	movs	r0, #20
 8000200:	f000 fcb2 	bl	8000b68 <HAL_Delay>
    if(HAL_GPIO_ReadPin(GPIO, Pin) == GPIO_PIN_RESET) 
 8000204:	4629      	mov	r1, r5
 8000206:	4620      	mov	r0, r4
 8000208:	f001 fb26 	bl	8001858 <HAL_GPIO_ReadPin>
 800020c:	b108      	cbz	r0, 8000212 <debounceButton+0x24>
  return 0;
 800020e:	2000      	movs	r0, #0
 8000210:	e7f4      	b.n	80001fc <debounceButton+0xe>
    { return 1; }
 8000212:	2001      	movs	r0, #1
 8000214:	e7f2      	b.n	80001fc <debounceButton+0xe>
	...

08000218 <Game_Run>:

void Game_Run(Game* game, Joystick_HandleTypeDef* joystick)
{
 8000218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800021a:	4604      	mov	r4, r0
 800021c:	460d      	mov	r5, r1
    static char lineOne[17] = {0}, lineTwo[17] = {0};
    static int directionDelay = 0;
    static JoyStickDirection direction = JOY_IDLE, lastDirection = JOY_IDLE;
    
    // FSM to manage game states
    switch(game->state)
 800021e:	7803      	ldrb	r3, [r0, #0]
 8000220:	2b06      	cmp	r3, #6
 8000222:	f200 8130 	bhi.w	8000486 <Game_Run+0x26e>
 8000226:	e8df f013 	tbh	[pc, r3, lsl #1]
 800022a:	0007      	.short	0x0007
 800022c:	003f0037 	.word	0x003f0037
 8000230:	00bd0057 	.word	0x00bd0057
 8000234:	00e700d2 	.word	0x00e700d2
    {
      // Display WELCOME message and 
      //Push to start prompt after 2 seconds
      case WELCOME:
        LCD_Cls();
 8000238:	f000 fb88 	bl	800094c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Welcome to the");
 800023c:	4e93      	ldr	r6, [pc, #588]	@ (800048c <Game_Run+0x274>)
 800023e:	4b94      	ldr	r3, [pc, #592]	@ (8000490 <Game_Run+0x278>)
 8000240:	4635      	mov	r5, r6
 8000242:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000244:	c507      	stmia	r5!, {r0, r1, r2}
 8000246:	802b      	strh	r3, [r5, #0]
 8000248:	0c1b      	lsrs	r3, r3, #16
 800024a:	f805 3f02 	strb.w	r3, [r5, #2]!
        snprintf(lineTwo, sizeof(lineTwo), "Simon Game");
 800024e:	4f91      	ldr	r7, [pc, #580]	@ (8000494 <Game_Run+0x27c>)
 8000250:	4a91      	ldr	r2, [pc, #580]	@ (8000498 <Game_Run+0x280>)
 8000252:	463b      	mov	r3, r7
 8000254:	ca07      	ldmia	r2, {r0, r1, r2}
 8000256:	c303      	stmia	r3!, {r0, r1}
 8000258:	f823 2b02 	strh.w	r2, [r3], #2
 800025c:	0c12      	lsrs	r2, r2, #16
 800025e:	701a      	strb	r2, [r3, #0]
        displayOnLCD(lineOne, lineTwo);
 8000260:	4639      	mov	r1, r7
 8000262:	4630      	mov	r0, r6
 8000264:	f7ff ffad 	bl	80001c2 <displayOnLCD>
        HAL_Delay(2000);  
 8000268:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800026c:	f000 fc7c 	bl	8000b68 <HAL_Delay>
        
        LCD_Cls();
 8000270:	f000 fb6c 	bl	800094c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "Push To Start!");
 8000274:	4b89      	ldr	r3, [pc, #548]	@ (800049c <Game_Run+0x284>)
 8000276:	46b4      	mov	ip, r6
 8000278:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800027a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 800027e:	f8ac 3000 	strh.w	r3, [ip]
 8000282:	0c1b      	lsrs	r3, r3, #16
 8000284:	702b      	strb	r3, [r5, #0]
        snprintf(lineTwo, sizeof(lineTwo), "");
 8000286:	2300      	movs	r3, #0
 8000288:	703b      	strb	r3, [r7, #0]
        displayOnLCD(lineOne, lineTwo);
 800028a:	4639      	mov	r1, r7
 800028c:	4630      	mov	r0, r6
 800028e:	f7ff ff98 	bl	80001c2 <displayOnLCD>
        game->state = START;
 8000292:	2301      	movs	r3, #1
 8000294:	7023      	strb	r3, [r4, #0]
      //   break;
      default:
        game->state = START;
        break;
    }
 8000296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (Joystick_Pressed(joystick)) 
 8000298:	4608      	mov	r0, r1
 800029a:	f000 faab 	bl	80007f4 <Joystick_Pressed>
 800029e:	2800      	cmp	r0, #0
 80002a0:	d0f9      	beq.n	8000296 <Game_Run+0x7e>
        {  game->state = PLAYER_MENU;  }        
 80002a2:	2302      	movs	r3, #2
 80002a4:	7023      	strb	r3, [r4, #0]
 80002a6:	e7f6      	b.n	8000296 <Game_Run+0x7e>
        LCD_Cls();
 80002a8:	f000 fb50 	bl	800094c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "1 player OR");
 80002ac:	4d77      	ldr	r5, [pc, #476]	@ (800048c <Game_Run+0x274>)
 80002ae:	4b7c      	ldr	r3, [pc, #496]	@ (80004a0 <Game_Run+0x288>)
 80002b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80002b4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
        snprintf(lineTwo, sizeof(lineTwo), "2 players?");
 80002b8:	4e76      	ldr	r6, [pc, #472]	@ (8000494 <Game_Run+0x27c>)
 80002ba:	4a7a      	ldr	r2, [pc, #488]	@ (80004a4 <Game_Run+0x28c>)
 80002bc:	4633      	mov	r3, r6
 80002be:	ca07      	ldmia	r2, {r0, r1, r2}
 80002c0:	c303      	stmia	r3!, {r0, r1}
 80002c2:	f823 2b02 	strh.w	r2, [r3], #2
 80002c6:	0c12      	lsrs	r2, r2, #16
 80002c8:	701a      	strb	r2, [r3, #0]
        displayOnLCD(lineOne, lineTwo);
 80002ca:	4631      	mov	r1, r6
 80002cc:	4628      	mov	r0, r5
 80002ce:	f7ff ff78 	bl	80001c2 <displayOnLCD>
        game->state = PLAYER_SELECT;
 80002d2:	2303      	movs	r3, #3
 80002d4:	7023      	strb	r3, [r4, #0]
        break;
 80002d6:	e7de      	b.n	8000296 <Game_Run+0x7e>
        direction = Joystick_GetDirection(joystick);
 80002d8:	4608      	mov	r0, r1
 80002da:	f000 fa75 	bl	80007c8 <Joystick_GetDirection>
 80002de:	4b72      	ldr	r3, [pc, #456]	@ (80004a8 <Game_Run+0x290>)
 80002e0:	7018      	strb	r0, [r3, #0]
        if(directionDelay < 3 && lastDirection == JOY_UP && direction == JOY_IDLE)
 80002e2:	4b72      	ldr	r3, [pc, #456]	@ (80004ac <Game_Run+0x294>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	2b02      	cmp	r3, #2
 80002e8:	dc03      	bgt.n	80002f2 <Game_Run+0xda>
 80002ea:	4a71      	ldr	r2, [pc, #452]	@ (80004b0 <Game_Run+0x298>)
 80002ec:	7812      	ldrb	r2, [r2, #0]
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	d01c      	beq.n	800032c <Game_Run+0x114>
        { directionDelay = 0; }
 80002f2:	4b6e      	ldr	r3, [pc, #440]	@ (80004ac <Game_Run+0x294>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	601a      	str	r2, [r3, #0]
        if (direction != JOY_IDLE && direction != lastDirection)
 80002f8:	4b6b      	ldr	r3, [pc, #428]	@ (80004a8 <Game_Run+0x290>)
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	b15b      	cbz	r3, 8000316 <Game_Run+0xfe>
 80002fe:	4a6c      	ldr	r2, [pc, #432]	@ (80004b0 <Game_Run+0x298>)
 8000300:	7812      	ldrb	r2, [r2, #0]
 8000302:	4293      	cmp	r3, r2
 8000304:	d007      	beq.n	8000316 <Game_Run+0xfe>
          if (direction == JOY_UP)
 8000306:	2b01      	cmp	r3, #1
 8000308:	d019      	beq.n	800033e <Game_Run+0x126>
          else if (direction == JOY_DOWN) 
 800030a:	2b02      	cmp	r3, #2
 800030c:	d031      	beq.n	8000372 <Game_Run+0x15a>
          lastDirection = direction;  // store last direction
 800030e:	4b66      	ldr	r3, [pc, #408]	@ (80004a8 <Game_Run+0x290>)
 8000310:	781a      	ldrb	r2, [r3, #0]
 8000312:	4b67      	ldr	r3, [pc, #412]	@ (80004b0 <Game_Run+0x298>)
 8000314:	701a      	strb	r2, [r3, #0]
        if (Joystick_Pressed(joystick)) 
 8000316:	4628      	mov	r0, r5
 8000318:	f000 fa6c 	bl	80007f4 <Joystick_Pressed>
 800031c:	2800      	cmp	r0, #0
 800031e:	d0ba      	beq.n	8000296 <Game_Run+0x7e>
          if (game->info.numPlayers == 1)
 8000320:	7863      	ldrb	r3, [r4, #1]
 8000322:	2b01      	cmp	r3, #1
 8000324:	d03b      	beq.n	800039e <Game_Run+0x186>
            game->state = TWO_PLAYERS;
 8000326:	2305      	movs	r3, #5
 8000328:	7023      	strb	r3, [r4, #0]
 800032a:	e7b4      	b.n	8000296 <Game_Run+0x7e>
        if(directionDelay < 3 && lastDirection == JOY_UP && direction == JOY_IDLE)
 800032c:	2800      	cmp	r0, #0
 800032e:	d1e0      	bne.n	80002f2 <Game_Run+0xda>
          direction = JOY_UP;
 8000330:	4a5d      	ldr	r2, [pc, #372]	@ (80004a8 <Game_Run+0x290>)
 8000332:	2101      	movs	r1, #1
 8000334:	7011      	strb	r1, [r2, #0]
          directionDelay++;
 8000336:	440b      	add	r3, r1
 8000338:	4a5c      	ldr	r2, [pc, #368]	@ (80004ac <Game_Run+0x294>)
 800033a:	6013      	str	r3, [r2, #0]
 800033c:	e7dc      	b.n	80002f8 <Game_Run+0xe0>
            LCD_Cls();
 800033e:	f000 fb05 	bl	800094c <LCD_Cls>
            snprintf(lineOne, sizeof(lineOne), "<1> player OR");
 8000342:	4f52      	ldr	r7, [pc, #328]	@ (800048c <Game_Run+0x274>)
 8000344:	4b5b      	ldr	r3, [pc, #364]	@ (80004b4 <Game_Run+0x29c>)
 8000346:	463e      	mov	r6, r7
 8000348:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800034a:	c607      	stmia	r6!, {r0, r1, r2}
 800034c:	8033      	strh	r3, [r6, #0]
            snprintf(lineTwo, sizeof(lineTwo), "2 players?");
 800034e:	4e51      	ldr	r6, [pc, #324]	@ (8000494 <Game_Run+0x27c>)
 8000350:	4a54      	ldr	r2, [pc, #336]	@ (80004a4 <Game_Run+0x28c>)
 8000352:	4633      	mov	r3, r6
 8000354:	ca07      	ldmia	r2, {r0, r1, r2}
 8000356:	c303      	stmia	r3!, {r0, r1}
 8000358:	f823 2b02 	strh.w	r2, [r3], #2
 800035c:	0c12      	lsrs	r2, r2, #16
 800035e:	701a      	strb	r2, [r3, #0]
            displayOnLCD(lineOne, lineTwo);
 8000360:	4631      	mov	r1, r6
 8000362:	4638      	mov	r0, r7
 8000364:	f7ff ff2d 	bl	80001c2 <displayOnLCD>
            game->info.numPlayers = 1;
 8000368:	2301      	movs	r3, #1
 800036a:	7063      	strb	r3, [r4, #1]
            direction = JOY_UP;
 800036c:	4a4e      	ldr	r2, [pc, #312]	@ (80004a8 <Game_Run+0x290>)
 800036e:	7013      	strb	r3, [r2, #0]
 8000370:	e7cd      	b.n	800030e <Game_Run+0xf6>
            LCD_Cls();
 8000372:	f000 faeb 	bl	800094c <LCD_Cls>
            snprintf(lineOne, sizeof(lineOne), "1 player OR");
 8000376:	4f45      	ldr	r7, [pc, #276]	@ (800048c <Game_Run+0x274>)
 8000378:	4b49      	ldr	r3, [pc, #292]	@ (80004a0 <Game_Run+0x288>)
 800037a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800037e:	e887 0007 	stmia.w	r7, {r0, r1, r2}
            snprintf(lineTwo, sizeof(lineTwo), "<2> players?");
 8000382:	f8df c110 	ldr.w	ip, [pc, #272]	@ 8000494 <Game_Run+0x27c>
 8000386:	4b4c      	ldr	r3, [pc, #304]	@ (80004b8 <Game_Run+0x2a0>)
 8000388:	4666      	mov	r6, ip
 800038a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800038c:	c607      	stmia	r6!, {r0, r1, r2}
 800038e:	7033      	strb	r3, [r6, #0]
            displayOnLCD(lineOne, lineTwo);
 8000390:	4661      	mov	r1, ip
 8000392:	4638      	mov	r0, r7
 8000394:	f7ff ff15 	bl	80001c2 <displayOnLCD>
            game->info.numPlayers = 2;
 8000398:	2302      	movs	r3, #2
 800039a:	7063      	strb	r3, [r4, #1]
 800039c:	e7b7      	b.n	800030e <Game_Run+0xf6>
            game->state = ONE_PLAYER;
 800039e:	2304      	movs	r3, #4
 80003a0:	7023      	strb	r3, [r4, #0]
 80003a2:	e778      	b.n	8000296 <Game_Run+0x7e>
        LCD_Cls();
 80003a4:	f000 fad2 	bl	800094c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "1 Player Mode");
 80003a8:	4e38      	ldr	r6, [pc, #224]	@ (800048c <Game_Run+0x274>)
 80003aa:	4b44      	ldr	r3, [pc, #272]	@ (80004bc <Game_Run+0x2a4>)
 80003ac:	4635      	mov	r5, r6
 80003ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80003b0:	c507      	stmia	r5!, {r0, r1, r2}
 80003b2:	802b      	strh	r3, [r5, #0]
        snprintf(lineTwo, sizeof(lineTwo), "");
 80003b4:	4937      	ldr	r1, [pc, #220]	@ (8000494 <Game_Run+0x27c>)
 80003b6:	2300      	movs	r3, #0
 80003b8:	700b      	strb	r3, [r1, #0]
        displayOnLCD(lineOne, lineTwo);
 80003ba:	4630      	mov	r0, r6
 80003bc:	f7ff ff01 	bl	80001c2 <displayOnLCD>
        HAL_Delay(2000);  //wait 2 seconds
 80003c0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80003c4:	f000 fbd0 	bl	8000b68 <HAL_Delay>
        game->state = PLAY;
 80003c8:	2306      	movs	r3, #6
 80003ca:	7023      	strb	r3, [r4, #0]
        break;
 80003cc:	e763      	b.n	8000296 <Game_Run+0x7e>
        LCD_Cls();
 80003ce:	f000 fabd 	bl	800094c <LCD_Cls>
        snprintf(lineOne, sizeof(lineOne), "2 Player Mode");
 80003d2:	4e2e      	ldr	r6, [pc, #184]	@ (800048c <Game_Run+0x274>)
 80003d4:	4b3a      	ldr	r3, [pc, #232]	@ (80004c0 <Game_Run+0x2a8>)
 80003d6:	4635      	mov	r5, r6
 80003d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80003da:	c507      	stmia	r5!, {r0, r1, r2}
 80003dc:	802b      	strh	r3, [r5, #0]
        snprintf(lineTwo, sizeof(lineTwo), "");
 80003de:	492d      	ldr	r1, [pc, #180]	@ (8000494 <Game_Run+0x27c>)
 80003e0:	2300      	movs	r3, #0
 80003e2:	700b      	strb	r3, [r1, #0]
        displayOnLCD(lineOne, lineTwo);
 80003e4:	4630      	mov	r0, r6
 80003e6:	f7ff feec 	bl	80001c2 <displayOnLCD>
        HAL_Delay(2000);  //wait 2 seconds
 80003ea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80003ee:	f000 fbbb 	bl	8000b68 <HAL_Delay>
        game->state = PLAYER_MENU;
 80003f2:	2302      	movs	r3, #2
 80003f4:	7023      	strb	r3, [r4, #0]
        break;
 80003f6:	e74e      	b.n	8000296 <Game_Run+0x7e>
        if(debounceButton(RedButton_GPIO_Port, RedButton_Pin))
 80003f8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80003fc:	4831      	ldr	r0, [pc, #196]	@ (80004c4 <Game_Run+0x2ac>)
 80003fe:	f7ff fef6 	bl	80001ee <debounceButton>
 8000402:	b338      	cbz	r0, 8000454 <Game_Run+0x23c>
            HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, GPIO_PIN_SET);
 8000404:	2201      	movs	r2, #1
 8000406:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800040a:	482f      	ldr	r0, [pc, #188]	@ (80004c8 <Game_Run+0x2b0>)
 800040c:	f001 fa2b 	bl	8001866 <HAL_GPIO_WritePin>
        if(debounceButton(BlueButton_GPIO_Port, BlueButton_Pin))
 8000410:	2110      	movs	r1, #16
 8000412:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000416:	f7ff feea 	bl	80001ee <debounceButton>
 800041a:	b310      	cbz	r0, 8000462 <Game_Run+0x24a>
            HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_SET);
 800041c:	2201      	movs	r2, #1
 800041e:	2120      	movs	r1, #32
 8000420:	4828      	ldr	r0, [pc, #160]	@ (80004c4 <Game_Run+0x2ac>)
 8000422:	f001 fa20 	bl	8001866 <HAL_GPIO_WritePin>
        if(debounceButton(YellowButtonm_GPIO_Port, YellowButtonm_Pin))
 8000426:	2140      	movs	r1, #64	@ 0x40
 8000428:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800042c:	f7ff fedf 	bl	80001ee <debounceButton>
 8000430:	b1e8      	cbz	r0, 800046e <Game_Run+0x256>
            HAL_GPIO_WritePin(LEDY_GPIO_Port, LEDY_Pin, GPIO_PIN_SET);
 8000432:	2201      	movs	r2, #1
 8000434:	2104      	movs	r1, #4
 8000436:	4824      	ldr	r0, [pc, #144]	@ (80004c8 <Game_Run+0x2b0>)
 8000438:	f001 fa15 	bl	8001866 <HAL_GPIO_WritePin>
        if(debounceButton(GreenButton_GPIO_Port, GreenButton_Pin))
 800043c:	2120      	movs	r1, #32
 800043e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000442:	f7ff fed4 	bl	80001ee <debounceButton>
 8000446:	b1c0      	cbz	r0, 800047a <Game_Run+0x262>
            HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, GPIO_PIN_SET);
 8000448:	2201      	movs	r2, #1
 800044a:	2110      	movs	r1, #16
 800044c:	481f      	ldr	r0, [pc, #124]	@ (80004cc <Game_Run+0x2b4>)
 800044e:	f001 fa0a 	bl	8001866 <HAL_GPIO_WritePin>
 8000452:	e720      	b.n	8000296 <Game_Run+0x7e>
        {   HAL_GPIO_WritePin(LEDR_GPIO_Port, LEDR_Pin, GPIO_PIN_RESET);}
 8000454:	2200      	movs	r2, #0
 8000456:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800045a:	481b      	ldr	r0, [pc, #108]	@ (80004c8 <Game_Run+0x2b0>)
 800045c:	f001 fa03 	bl	8001866 <HAL_GPIO_WritePin>
 8000460:	e7d6      	b.n	8000410 <Game_Run+0x1f8>
        {   HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_RESET);}
 8000462:	2200      	movs	r2, #0
 8000464:	2120      	movs	r1, #32
 8000466:	4817      	ldr	r0, [pc, #92]	@ (80004c4 <Game_Run+0x2ac>)
 8000468:	f001 f9fd 	bl	8001866 <HAL_GPIO_WritePin>
 800046c:	e7db      	b.n	8000426 <Game_Run+0x20e>
        {   HAL_GPIO_WritePin(LEDY_GPIO_Port, LEDY_Pin, GPIO_PIN_RESET);}
 800046e:	2200      	movs	r2, #0
 8000470:	2104      	movs	r1, #4
 8000472:	4815      	ldr	r0, [pc, #84]	@ (80004c8 <Game_Run+0x2b0>)
 8000474:	f001 f9f7 	bl	8001866 <HAL_GPIO_WritePin>
 8000478:	e7e0      	b.n	800043c <Game_Run+0x224>
        {   HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, GPIO_PIN_RESET);}
 800047a:	2200      	movs	r2, #0
 800047c:	2110      	movs	r1, #16
 800047e:	4813      	ldr	r0, [pc, #76]	@ (80004cc <Game_Run+0x2b4>)
 8000480:	f001 f9f1 	bl	8001866 <HAL_GPIO_WritePin>
 8000484:	e707      	b.n	8000296 <Game_Run+0x7e>
        game->state = START;
 8000486:	2301      	movs	r3, #1
 8000488:	7003      	strb	r3, [r0, #0]
 800048a:	e704      	b.n	8000296 <Game_Run+0x7e>
 800048c:	20000050 	.word	0x20000050
 8000490:	08003884 	.word	0x08003884
 8000494:	2000003c 	.word	0x2000003c
 8000498:	08003894 	.word	0x08003894
 800049c:	080038a0 	.word	0x080038a0
 80004a0:	080038b0 	.word	0x080038b0
 80004a4:	080038bc 	.word	0x080038bc
 80004a8:	20000038 	.word	0x20000038
 80004ac:	20000034 	.word	0x20000034
 80004b0:	20000030 	.word	0x20000030
 80004b4:	080038c8 	.word	0x080038c8
 80004b8:	080038d8 	.word	0x080038d8
 80004bc:	080038e8 	.word	0x080038e8
 80004c0:	080038f8 	.word	0x080038f8
 80004c4:	48000800 	.word	0x48000800
 80004c8:	48000400 	.word	0x48000400
 80004cc:	48001000 	.word	0x48001000

080004d0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004d0:	b500      	push	{lr}
 80004d2:	b087      	sub	sp, #28

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004d4:	2300      	movs	r3, #0
 80004d6:	9300      	str	r3, [sp, #0]
 80004d8:	9301      	str	r3, [sp, #4]
 80004da:	9302      	str	r3, [sp, #8]
 80004dc:	9303      	str	r3, [sp, #12]
 80004de:	9304      	str	r3, [sp, #16]
 80004e0:	9305      	str	r3, [sp, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80004e2:	4819      	ldr	r0, [pc, #100]	@ (8000548 <MX_ADC1_Init+0x78>)
 80004e4:	4a19      	ldr	r2, [pc, #100]	@ (800054c <MX_ADC1_Init+0x7c>)
 80004e6:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80004e8:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80004ea:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004ec:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004ee:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004f0:	2204      	movs	r2, #4
 80004f2:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80004f4:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80004f6:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 80004f8:	2201      	movs	r2, #1
 80004fa:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004fc:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000500:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000502:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000504:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000508:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800050a:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800050e:	f000 fb6d 	bl	8000bec <HAL_ADC_Init>
 8000512:	b990      	cbnz	r0, 800053a <MX_ADC1_Init+0x6a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000514:	4b0e      	ldr	r3, [pc, #56]	@ (8000550 <MX_ADC1_Init+0x80>)
 8000516:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000518:	2306      	movs	r3, #6
 800051a:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800051c:	2300      	movs	r3, #0
 800051e:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000520:	227f      	movs	r2, #127	@ 0x7f
 8000522:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000524:	2204      	movs	r2, #4
 8000526:	9204      	str	r2, [sp, #16]
  sConfig.Offset = 0;
 8000528:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800052a:	4669      	mov	r1, sp
 800052c:	4806      	ldr	r0, [pc, #24]	@ (8000548 <MX_ADC1_Init+0x78>)
 800052e:	f000 fca7 	bl	8000e80 <HAL_ADC_ConfigChannel>
 8000532:	b928      	cbnz	r0, 8000540 <MX_ADC1_Init+0x70>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000534:	b007      	add	sp, #28
 8000536:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800053a:	f000 fa1f 	bl	800097c <Error_Handler>
 800053e:	e7e9      	b.n	8000514 <MX_ADC1_Init+0x44>
    Error_Handler();
 8000540:	f000 fa1c 	bl	800097c <Error_Handler>
}
 8000544:	e7f6      	b.n	8000534 <MX_ADC1_Init+0x64>
 8000546:	bf00      	nop
 8000548:	20000064 	.word	0x20000064
 800054c:	50040000 	.word	0x50040000
 8000550:	1d500080 	.word	0x1d500080

08000554 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000554:	b510      	push	{r4, lr}
 8000556:	b09c      	sub	sp, #112	@ 0x70
 8000558:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055a:	2100      	movs	r1, #0
 800055c:	9117      	str	r1, [sp, #92]	@ 0x5c
 800055e:	9118      	str	r1, [sp, #96]	@ 0x60
 8000560:	9119      	str	r1, [sp, #100]	@ 0x64
 8000562:	911a      	str	r1, [sp, #104]	@ 0x68
 8000564:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000566:	2250      	movs	r2, #80	@ 0x50
 8000568:	a803      	add	r0, sp, #12
 800056a:	f002 ffc0 	bl	80034ee <memset>
  if(adcHandle->Instance==ADC1)
 800056e:	6822      	ldr	r2, [r4, #0]
 8000570:	4b1e      	ldr	r3, [pc, #120]	@ (80005ec <HAL_ADC_MspInit+0x98>)
 8000572:	429a      	cmp	r2, r3
 8000574:	d001      	beq.n	800057a <HAL_ADC_MspInit+0x26>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000576:	b01c      	add	sp, #112	@ 0x70
 8000578:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800057a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800057e:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 6;
 8000580:	2306      	movs	r3, #6
 8000582:	9304      	str	r3, [sp, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8000584:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000588:	9305      	str	r3, [sp, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 800058a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800058e:	9306      	str	r3, [sp, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8000590:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000594:	9307      	str	r3, [sp, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 8000596:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800059a:	9308      	str	r3, [sp, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800059c:	9312      	str	r3, [sp, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800059e:	a803      	add	r0, sp, #12
 80005a0:	f002 f835 	bl	800260e <HAL_RCCEx_PeriphCLKConfig>
 80005a4:	b9f8      	cbnz	r0, 80005e6 <HAL_ADC_MspInit+0x92>
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80005a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80005aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80005b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80005b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005b4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80005b8:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80005ba:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80005bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005be:	f042 0201 	orr.w	r2, r2, #1
 80005c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80005c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c6:	f003 0301 	and.w	r3, r3, #1
 80005ca:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80005cc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = JoyStick_X_Pin|JoyStick_Y_Pin;
 80005ce:	230c      	movs	r3, #12
 80005d0:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005d2:	2303      	movs	r3, #3
 80005d4:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	2300      	movs	r3, #0
 80005d8:	9319      	str	r3, [sp, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005da:	a917      	add	r1, sp, #92	@ 0x5c
 80005dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005e0:	f001 f860 	bl	80016a4 <HAL_GPIO_Init>
}
 80005e4:	e7c7      	b.n	8000576 <HAL_ADC_MspInit+0x22>
      Error_Handler();
 80005e6:	f000 f9c9 	bl	800097c <Error_Handler>
 80005ea:	e7dc      	b.n	80005a6 <HAL_ADC_MspInit+0x52>
 80005ec:	50040000 	.word	0x50040000

080005f0 <MX_GPIO_Init>:
        * EXTI
     PA11   ------> USB_DM
     PA12   ------> USB_DP
*/
void MX_GPIO_Init(void)
{
 80005f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80005f4:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f6:	ad05      	add	r5, sp, #20
 80005f8:	2400      	movs	r4, #0
 80005fa:	9405      	str	r4, [sp, #20]
 80005fc:	9406      	str	r4, [sp, #24]
 80005fe:	9407      	str	r4, [sp, #28]
 8000600:	9408      	str	r4, [sp, #32]
 8000602:	9409      	str	r4, [sp, #36]	@ 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000604:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000608:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800060a:	f042 0204 	orr.w	r2, r2, #4
 800060e:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000610:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000612:	f002 0204 	and.w	r2, r2, #4
 8000616:	9204      	str	r2, [sp, #16]
  (void)tmpreg;
 8000618:	9a04      	ldr	r2, [sp, #16]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800061a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800061c:	f042 0201 	orr.w	r2, r2, #1
 8000620:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000622:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000624:	f002 0201 	and.w	r2, r2, #1
 8000628:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 800062a:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800062c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800062e:	f042 0202 	orr.w	r2, r2, #2
 8000632:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000634:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000636:	f002 0202 	and.w	r2, r2, #2
 800063a:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 800063c:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800063e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000640:	f042 0210 	orr.w	r2, r2, #16
 8000644:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000648:	f003 0310 	and.w	r3, r3, #16
 800064c:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800064e:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000650:	4f36      	ldr	r7, [pc, #216]	@ (800072c <MX_GPIO_Init+0x13c>)
 8000652:	4622      	mov	r2, r4
 8000654:	212f      	movs	r1, #47	@ 0x2f
 8000656:	4638      	mov	r0, r7
 8000658:	f001 f905 	bl	8001866 <HAL_GPIO_WritePin>
                          |LEDB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|E_Pin, GPIO_PIN_RESET);
 800065c:	4622      	mov	r2, r4
 800065e:	2103      	movs	r1, #3
 8000660:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000664:	f001 f8ff 	bl	8001866 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDY_Pin|LEDR_Pin, GPIO_PIN_RESET);
 8000668:	f8df 90c4 	ldr.w	r9, [pc, #196]	@ 8000730 <MX_GPIO_Init+0x140>
 800066c:	4622      	mov	r2, r4
 800066e:	f640 0104 	movw	r1, #2052	@ 0x804
 8000672:	4648      	mov	r0, r9
 8000674:	f001 f8f7 	bl	8001866 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDG_GPIO_Port, LEDG_Pin, GPIO_PIN_RESET);
 8000678:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ 8000734 <MX_GPIO_Init+0x144>
 800067c:	4622      	mov	r2, r4
 800067e:	2110      	movs	r1, #16
 8000680:	4640      	mov	r0, r8
 8000682:	f001 f8f0 	bl	8001866 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           LEDB_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000686:	232f      	movs	r3, #47	@ 0x2f
 8000688:	9305      	str	r3, [sp, #20]
                          |LEDB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068a:	2601      	movs	r6, #1
 800068c:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000690:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000692:	4629      	mov	r1, r5
 8000694:	4638      	mov	r0, r7
 8000696:	f001 f805 	bl	80016a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin E_Pin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 800069a:	2303      	movs	r3, #3
 800069c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069e:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a4:	4629      	mov	r1, r5
 80006a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006aa:	f000 fffb 	bl	80016a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BlueButton_Pin GreenButton_Pin YellowButtonm_Pin */
  GPIO_InitStruct.Pin = BlueButton_Pin|GreenButton_Pin|YellowButtonm_Pin;
 80006ae:	2370      	movs	r3, #112	@ 0x70
 80006b0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006b2:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b4:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b6:	4629      	mov	r1, r5
 80006b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006bc:	f000 fff2 	bl	80016a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDY_Pin LEDR_Pin */
  GPIO_InitStruct.Pin = LEDY_Pin|LEDR_Pin;
 80006c0:	f640 0304 	movw	r3, #2052	@ 0x804
 80006c4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c6:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c8:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ca:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006cc:	4629      	mov	r1, r5
 80006ce:	4648      	mov	r0, r9
 80006d0:	f000 ffe8 	bl	80016a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEDG_Pin */
  GPIO_InitStruct.Pin = LEDG_Pin;
 80006d4:	2310      	movs	r3, #16
 80006d6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d8:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006da:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006dc:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LEDG_GPIO_Port, &GPIO_InitStruct);
 80006de:	4629      	mov	r1, r5
 80006e0:	4640      	mov	r0, r8
 80006e2:	f000 ffdf 	bl	80016a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : JoyStick_SW_Pin */
  GPIO_InitStruct.Pin = JoyStick_SW_Pin;
 80006e6:	2340      	movs	r3, #64	@ 0x40
 80006e8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ea:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006ec:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(JoyStick_SW_GPIO_Port, &GPIO_InitStruct);
 80006ee:	4629      	mov	r1, r5
 80006f0:	4638      	mov	r0, r7
 80006f2:	f000 ffd7 	bl	80016a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 80006f6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80006fa:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006fc:	2302      	movs	r3, #2
 80006fe:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000700:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000702:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8000704:	230a      	movs	r3, #10
 8000706:	9309      	str	r3, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000708:	4629      	mov	r1, r5
 800070a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800070e:	f000 ffc9 	bl	80016a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RedButton_Pin */
  GPIO_InitStruct.Pin = RedButton_Pin;
 8000712:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000716:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000718:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(RedButton_GPIO_Port, &GPIO_InitStruct);
 800071c:	4629      	mov	r1, r5
 800071e:	4638      	mov	r0, r7
 8000720:	f000 ffc0 	bl	80016a4 <HAL_GPIO_Init>

}
 8000724:	b00b      	add	sp, #44	@ 0x2c
 8000726:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800072a:	bf00      	nop
 800072c:	48000800 	.word	0x48000800
 8000730:	48000400 	.word	0x48000400
 8000734:	48001000 	.word	0x48001000

08000738 <Read_ADC_Channel>:
 * Read ADC channel and return averaged value
 * @param hadc Pointer to ADC handle
 * @param channel ADC channel to read
 */
static uint16_t Read_ADC_Channel(ADC_HandleTypeDef* hadc, uint32_t channel)
{
 8000738:	b570      	push	{r4, r5, r6, lr}
 800073a:	b086      	sub	sp, #24
 800073c:	4604      	mov	r4, r0
    ADC_ChannelConfTypeDef sConfig = {0};
 800073e:	2600      	movs	r6, #0
 8000740:	9600      	str	r6, [sp, #0]
 8000742:	9601      	str	r6, [sp, #4]
 8000744:	9602      	str	r6, [sp, #8]
 8000746:	9603      	str	r6, [sp, #12]
 8000748:	9604      	str	r6, [sp, #16]
 800074a:	9605      	str	r6, [sp, #20]
    sConfig.Channel = channel;
 800074c:	9100      	str	r1, [sp, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 800074e:	2206      	movs	r2, #6
 8000750:	9201      	str	r2, [sp, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000752:	9202      	str	r2, [sp, #8]
    HAL_ADC_ConfigChannel(hadc, &sConfig);
 8000754:	4669      	mov	r1, sp
 8000756:	f000 fb93 	bl	8000e80 <HAL_ADC_ConfigChannel>

    uint32_t sum = 0;

    for (int i = 0; i < ADC_SAMPLES; i++)
 800075a:	4635      	mov	r5, r6
 800075c:	e003      	b.n	8000766 <Read_ADC_Channel+0x2e>
    {
        HAL_ADC_Start(hadc);
        if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK)
            sum += HAL_ADC_GetValue(hadc);
        HAL_ADC_Stop(hadc);
 800075e:	4620      	mov	r0, r4
 8000760:	f000 ff14 	bl	800158c <HAL_ADC_Stop>
    for (int i = 0; i < ADC_SAMPLES; i++)
 8000764:	3501      	adds	r5, #1
 8000766:	2d0f      	cmp	r5, #15
 8000768:	dc0d      	bgt.n	8000786 <Read_ADC_Channel+0x4e>
        HAL_ADC_Start(hadc);
 800076a:	4620      	mov	r0, r4
 800076c:	f000 fe88 	bl	8001480 <HAL_ADC_Start>
        if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK)
 8000770:	210a      	movs	r1, #10
 8000772:	4620      	mov	r0, r4
 8000774:	f000 fb26 	bl	8000dc4 <HAL_ADC_PollForConversion>
 8000778:	2800      	cmp	r0, #0
 800077a:	d1f0      	bne.n	800075e <Read_ADC_Channel+0x26>
            sum += HAL_ADC_GetValue(hadc);
 800077c:	4620      	mov	r0, r4
 800077e:	f000 fb7b 	bl	8000e78 <HAL_ADC_GetValue>
 8000782:	4406      	add	r6, r0
 8000784:	e7eb      	b.n	800075e <Read_ADC_Channel+0x26>
    }

    return (uint16_t)(sum / ADC_SAMPLES);
}
 8000786:	f3c6 100f 	ubfx	r0, r6, #4, #16
 800078a:	b006      	add	sp, #24
 800078c:	bd70      	pop	{r4, r5, r6, pc}

0800078e <Joystick_Init>:
    joystick->hadc = hadc;
 800078e:	6001      	str	r1, [r0, #0]
    joystick->xChannel = xChannel;
 8000790:	6042      	str	r2, [r0, #4]
    joystick->yChannel = yChannel;
 8000792:	6083      	str	r3, [r0, #8]
    joystick->buttonPort = buttonPort;
 8000794:	9b00      	ldr	r3, [sp, #0]
 8000796:	60c3      	str	r3, [r0, #12]
    joystick->buttonPin = buttonPin;
 8000798:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800079c:	8203      	strh	r3, [r0, #16]
}
 800079e:	4770      	bx	lr

080007a0 <Joystick_Calibrate>:
/**
 * Calibration: find true center of joystick X at boot
 * @param joystick Pointer to joystick handle
 */
void Joystick_Calibrate(Joystick_HandleTypeDef *joystick)
{
 80007a0:	b570      	push	{r4, r5, r6, lr}
 80007a2:	4606      	mov	r6, r0
    uint32_t sum = 0;

    for (int i = 0; i < 32; i++)
 80007a4:	2400      	movs	r4, #0
    uint32_t sum = 0;
 80007a6:	4625      	mov	r5, r4
    for (int i = 0; i < 32; i++)
 80007a8:	e005      	b.n	80007b6 <Joystick_Calibrate+0x16>
        sum += Read_ADC_Channel(joystick->hadc, joystick->xChannel);
 80007aa:	6871      	ldr	r1, [r6, #4]
 80007ac:	6830      	ldr	r0, [r6, #0]
 80007ae:	f7ff ffc3 	bl	8000738 <Read_ADC_Channel>
 80007b2:	4405      	add	r5, r0
    for (int i = 0; i < 32; i++)
 80007b4:	3401      	adds	r4, #1
 80007b6:	2c1f      	cmp	r4, #31
 80007b8:	ddf7      	ble.n	80007aa <Joystick_Calibrate+0xa>
        
    centerX = sum / 32;
 80007ba:	096d      	lsrs	r5, r5, #5
 80007bc:	4b01      	ldr	r3, [pc, #4]	@ (80007c4 <Joystick_Calibrate+0x24>)
 80007be:	801d      	strh	r5, [r3, #0]
}
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	bf00      	nop
 80007c4:	200000c8 	.word	0x200000c8

080007c8 <Joystick_GetDirection>:
/**
 * Return joystick direction (UP / DOWN / IDLE) with deadzone applied
 * @param joystick Pointer to joystick handle
 */
JoyStickDirection Joystick_GetDirection(Joystick_HandleTypeDef *joystick)
{
 80007c8:	b508      	push	{r3, lr}
    uint16_t joystickX = Read_ADC_Channel(joystick->hadc, joystick->xChannel);
 80007ca:	6841      	ldr	r1, [r0, #4]
 80007cc:	6800      	ldr	r0, [r0, #0]
 80007ce:	f7ff ffb3 	bl	8000738 <Read_ADC_Channel>

    int diff = (int)joystickX - (int)centerX;
 80007d2:	4b07      	ldr	r3, [pc, #28]	@ (80007f0 <Joystick_GetDirection+0x28>)
 80007d4:	881b      	ldrh	r3, [r3, #0]
 80007d6:	1ac0      	subs	r0, r0, r3

    if (diff > DEADZONE)
 80007d8:	2850      	cmp	r0, #80	@ 0x50
 80007da:	dc04      	bgt.n	80007e6 <Joystick_GetDirection+0x1e>
        return JOY_UP;

    if (diff < -DEADZONE)
 80007dc:	f110 0f50 	cmn.w	r0, #80	@ 0x50
 80007e0:	db03      	blt.n	80007ea <Joystick_GetDirection+0x22>
        return JOY_DOWN;

    return JOY_IDLE;
 80007e2:	2000      	movs	r0, #0
}
 80007e4:	bd08      	pop	{r3, pc}
        return JOY_UP;
 80007e6:	2001      	movs	r0, #1
 80007e8:	e7fc      	b.n	80007e4 <Joystick_GetDirection+0x1c>
        return JOY_DOWN;
 80007ea:	2002      	movs	r0, #2
 80007ec:	e7fa      	b.n	80007e4 <Joystick_GetDirection+0x1c>
 80007ee:	bf00      	nop
 80007f0:	200000c8 	.word	0x200000c8

080007f4 <Joystick_Pressed>:
 * Check if joystick button is pressed
 * @param joystick Pointer to joystick handle
 * @return 1 if pressed, 0 otherwise
 */
uint8_t Joystick_Pressed(Joystick_HandleTypeDef* joystick)
{
 80007f4:	b538      	push	{r3, r4, r5, lr}
 80007f6:	4604      	mov	r4, r0
    // Check for Active Low and Debounce the button
    if (HAL_GPIO_ReadPin(joystick->buttonPort, joystick->buttonPin) == GPIO_PIN_RESET)
 80007f8:	8a01      	ldrh	r1, [r0, #16]
 80007fa:	68c0      	ldr	r0, [r0, #12]
 80007fc:	f001 f82c 	bl	8001858 <HAL_GPIO_ReadPin>
 8000800:	b110      	cbz	r0, 8000808 <Joystick_Pressed+0x14>
        HAL_Delay(20);
        if(HAL_GPIO_ReadPin(joystick->buttonPort, joystick->buttonPin) == GPIO_PIN_RESET) 
        { return 1; }
    }
  
    return 0;
 8000802:	2500      	movs	r5, #0
 8000804:	4628      	mov	r0, r5
 8000806:	bd38      	pop	{r3, r4, r5, pc}
 8000808:	4605      	mov	r5, r0
        HAL_Delay(20);
 800080a:	2014      	movs	r0, #20
 800080c:	f000 f9ac 	bl	8000b68 <HAL_Delay>
        if(HAL_GPIO_ReadPin(joystick->buttonPort, joystick->buttonPin) == GPIO_PIN_RESET) 
 8000810:	8a21      	ldrh	r1, [r4, #16]
 8000812:	68e0      	ldr	r0, [r4, #12]
 8000814:	f001 f820 	bl	8001858 <HAL_GPIO_ReadPin>
 8000818:	2800      	cmp	r0, #0
 800081a:	d1f3      	bne.n	8000804 <Joystick_Pressed+0x10>
        { return 1; }
 800081c:	2501      	movs	r5, #1
 800081e:	e7f1      	b.n	8000804 <Joystick_Pressed+0x10>

08000820 <Delay_us>:

// Delay functions
void Delay_us(uint8_t delay)
{
	// TO DO:  Check microsecond timer
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000820:	4b03      	ldr	r3, [pc, #12]	@ (8000830 <Delay_us+0x10>)
 8000822:	681a      	ldr	r2, [r3, #0]
 8000824:	2300      	movs	r3, #0
 8000826:	6253      	str	r3, [r2, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < delay);
 8000828:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 800082a:	4283      	cmp	r3, r0
 800082c:	d3fc      	bcc.n	8000828 <Delay_us+0x8>
}
 800082e:	4770      	bx	lr
 8000830:	200000e4 	.word	0x200000e4

08000834 <Delay_ms>:

void Delay_ms(uint8_t delay)
{
 8000834:	b508      	push	{r3, lr}
	HAL_Delay(delay);
 8000836:	f000 f997 	bl	8000b68 <HAL_Delay>
}
 800083a:	bd08      	pop	{r3, pc}

0800083c <LCD_strobe>:

// Send strobe to LCD via E line
void LCD_strobe(void)
{
 800083c:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOA, pin_E, Bit_SET);
 800083e:	2201      	movs	r2, #1
 8000840:	2102      	movs	r1, #2
 8000842:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000846:	f001 f80e 	bl	8001866 <HAL_GPIO_WritePin>
	Delay_us(20); // Due to datasheet E cycle time is about ~500ns, set to 20 us to let enough time for set up
 800084a:	2014      	movs	r0, #20
 800084c:	f7ff ffe8 	bl	8000820 <Delay_us>
	HAL_GPIO_WritePin(GPIOA, pin_E, Bit_RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	2102      	movs	r1, #2
 8000854:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000858:	f001 f805 	bl	8001866 <HAL_GPIO_WritePin>
	Delay_us(20); // Due to datasheet E cycle time is about ~500ns, set to 20 us to let enough time for set up
 800085c:	2014      	movs	r0, #20
 800085e:	f7ff ffdf 	bl	8000820 <Delay_us>
}
 8000862:	bd08      	pop	{r3, pc}

08000864 <LCD_send_4bit>:

// Send low nibble of cmd to LCD via 4bit bus
void LCD_send_4bit(uint8_t cmd)
{
 8000864:	b538      	push	{r3, r4, r5, lr}
 8000866:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(GPIOC, pin_DB4, cmd & (1<<0) ? Bit_SET : Bit_RESET);
 8000868:	4d0d      	ldr	r5, [pc, #52]	@ (80008a0 <LCD_send_4bit+0x3c>)
 800086a:	f000 0201 	and.w	r2, r0, #1
 800086e:	2101      	movs	r1, #1
 8000870:	4628      	mov	r0, r5
 8000872:	f000 fff8 	bl	8001866 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pin_DB5, cmd & (1<<1) ? Bit_SET : Bit_RESET);
 8000876:	f3c4 0240 	ubfx	r2, r4, #1, #1
 800087a:	2102      	movs	r1, #2
 800087c:	4628      	mov	r0, r5
 800087e:	f000 fff2 	bl	8001866 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pin_DB6, cmd & (1<<2) ? Bit_SET : Bit_RESET);
 8000882:	f3c4 0280 	ubfx	r2, r4, #2, #1
 8000886:	2104      	movs	r1, #4
 8000888:	4628      	mov	r0, r5
 800088a:	f000 ffec 	bl	8001866 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pin_DB7, cmd & (1<<3) ? Bit_SET : Bit_RESET);
 800088e:	f3c4 02c0 	ubfx	r2, r4, #3, #1
 8000892:	2108      	movs	r1, #8
 8000894:	4628      	mov	r0, r5
 8000896:	f000 ffe6 	bl	8001866 <HAL_GPIO_WritePin>
	LCD_strobe();
 800089a:	f7ff ffcf 	bl	800083c <LCD_strobe>
}
 800089e:	bd38      	pop	{r3, r4, r5, pc}
 80008a0:	48000800 	.word	0x48000800

080008a4 <LCD_cmd_4bit>:

// Send command to LCD via 4bit bus
void LCD_cmd_4bit(uint8_t cmd)
{
 80008a4:	b510      	push	{r4, lr}
 80008a6:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(GPIOA, pin_RS, Bit_RESET);
 80008a8:	2200      	movs	r2, #0
 80008aa:	2101      	movs	r1, #1
 80008ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008b0:	f000 ffd9 	bl	8001866 <HAL_GPIO_WritePin>
    LCD_send_4bit(cmd>>4); // send high nibble
 80008b4:	0920      	lsrs	r0, r4, #4
 80008b6:	f7ff ffd5 	bl	8000864 <LCD_send_4bit>
    LCD_send_4bit(cmd); // send low nibble
 80008ba:	4620      	mov	r0, r4
 80008bc:	f7ff ffd2 	bl	8000864 <LCD_send_4bit>
    Delay_us(40); 	// typical command takes about 39us
 80008c0:	2028      	movs	r0, #40	@ 0x28
 80008c2:	f7ff ffad 	bl	8000820 <Delay_us>
}
 80008c6:	bd10      	pop	{r4, pc}

080008c8 <LCD_data_4bit>:

// Send data to LCD via 4bit bus
void LCD_data_4bit(uint8_t data)
{
 80008c8:	b510      	push	{r4, lr}
 80008ca:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(GPIOA, pin_RS, Bit_SET);
 80008cc:	2201      	movs	r2, #1
 80008ce:	4611      	mov	r1, r2
 80008d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008d4:	f000 ffc7 	bl	8001866 <HAL_GPIO_WritePin>
    LCD_send_4bit(data>>4);                 // send high nibble
 80008d8:	0920      	lsrs	r0, r4, #4
 80008da:	f7ff ffc3 	bl	8000864 <LCD_send_4bit>
    LCD_send_4bit(data);                    // send low nibble
 80008de:	4620      	mov	r0, r4
 80008e0:	f7ff ffc0 	bl	8000864 <LCD_send_4bit>
    HAL_GPIO_WritePin(GPIOA, pin_RS, Bit_RESET);
 80008e4:	2200      	movs	r2, #0
 80008e6:	2101      	movs	r1, #1
 80008e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008ec:	f000 ffbb 	bl	8001866 <HAL_GPIO_WritePin>
    Delay_us(44);                           // write data to RAM takes about 43us
 80008f0:	202c      	movs	r0, #44	@ 0x2c
 80008f2:	f7ff ff95 	bl	8000820 <Delay_us>
}
 80008f6:	bd10      	pop	{r4, pc}

080008f8 <LCD_GotoXY>:

// Set cursor position on LCD
// column : Column position
// line   : Line position
void LCD_GotoXY(int column, int line)
{
 80008f8:	b508      	push	{r3, lr}
	if ((column < 0) && (column > 15))
		column = 0;
	if ((line < 0) && (line > 1))
		line = 0;
    LCD_cmd_4bit((column+(line<<6)) | 0x80);  // Set DDRAM address with coordinates
 80008fa:	0189      	lsls	r1, r1, #6
 80008fc:	b2c9      	uxtb	r1, r1
 80008fe:	4408      	add	r0, r1
 8000900:	f060 007f 	orn	r0, r0, #127	@ 0x7f
 8000904:	b2c0      	uxtb	r0, r0
 8000906:	f7ff ffcd 	bl	80008a4 <LCD_cmd_4bit>
}
 800090a:	bd08      	pop	{r3, pc}

0800090c <LCD_Init>:

// Init LCD to 4bit bus mode
void LCD_Init(void)
{
 800090c:	b508      	push	{r3, lr}
	Delay_ms(30);              // must wait >=30us after LCD Vdd rises to 4.5V
 800090e:	201e      	movs	r0, #30
 8000910:	f7ff ff90 	bl	8000834 <Delay_ms>
	LCD_send_4bit(0b00000011); // select 4-bit bus (still 8bit)
 8000914:	2003      	movs	r0, #3
 8000916:	f7ff ffa5 	bl	8000864 <LCD_send_4bit>
	Delay_ms(5);               // must wait more than 4.1ms
 800091a:	2005      	movs	r0, #5
 800091c:	f7ff ff8a 	bl	8000834 <Delay_ms>
	LCD_send_4bit(0b00000011); // select 4-bit bus (still 8bit)
 8000920:	2003      	movs	r0, #3
 8000922:	f7ff ff9f 	bl	8000864 <LCD_send_4bit>
	Delay_us(150);             // must wait more than 100us
 8000926:	2096      	movs	r0, #150	@ 0x96
 8000928:	f7ff ff7a 	bl	8000820 <Delay_us>
	LCD_send_4bit(0b00000011); // select 4-bit bus (still 8bit)
 800092c:	2003      	movs	r0, #3
 800092e:	f7ff ff99 	bl	8000864 <LCD_send_4bit>
	LCD_send_4bit(0b00000010); // Function set: 4-bit bus (gotcha!)
 8000932:	2002      	movs	r0, #2
 8000934:	f7ff ff96 	bl	8000864 <LCD_send_4bit>

	LCD_cmd_4bit(0x28); // LCD Function: 2 Lines, 5x8 matrix
 8000938:	2028      	movs	r0, #40	@ 0x28
 800093a:	f7ff ffb3 	bl	80008a4 <LCD_cmd_4bit>
	LCD_cmd_4bit(0x0C); // Display control: Display: on, cursor: off
 800093e:	200c      	movs	r0, #12
 8000940:	f7ff ffb0 	bl	80008a4 <LCD_cmd_4bit>
	LCD_cmd_4bit(0x06); // Entry mode: increment, shift disabled
 8000944:	2006      	movs	r0, #6
 8000946:	f7ff ffad 	bl	80008a4 <LCD_cmd_4bit>
}
 800094a:	bd08      	pop	{r3, pc}

0800094c <LCD_Cls>:

// Clear LCD display and set cursor at first position
void LCD_Cls(void)
{
 800094c:	b508      	push	{r3, lr}
	LCD_cmd_4bit(0x01); // Clear display command
 800094e:	2001      	movs	r0, #1
 8000950:	f7ff ffa8 	bl	80008a4 <LCD_cmd_4bit>
	Delay_ms(2); // Numb display does it at least 1.53ms
 8000954:	2002      	movs	r0, #2
 8000956:	f7ff ff6d 	bl	8000834 <Delay_ms>
	LCD_cmd_4bit(0x02); // Return Home command
 800095a:	2002      	movs	r0, #2
 800095c:	f7ff ffa2 	bl	80008a4 <LCD_cmd_4bit>
	Delay_ms(2); // Numb display does it at least 1.53ms
 8000960:	2002      	movs	r0, #2
 8000962:	f7ff ff67 	bl	8000834 <Delay_ms>
}
 8000966:	bd08      	pop	{r3, pc}

08000968 <LCD_Print>:

// Send string to LCD
void LCD_Print(char *string)
{
 8000968:	b510      	push	{r4, lr}
 800096a:	4604      	mov	r4, r0
    while (*string) { LCD_data_4bit(*string++); }
 800096c:	e002      	b.n	8000974 <LCD_Print+0xc>
 800096e:	3401      	adds	r4, #1
 8000970:	f7ff ffaa 	bl	80008c8 <LCD_data_4bit>
 8000974:	7820      	ldrb	r0, [r4, #0]
 8000976:	2800      	cmp	r0, #0
 8000978:	d1f9      	bne.n	800096e <LCD_Print+0x6>
}
 800097a:	bd10      	pop	{r4, pc}

0800097c <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800097c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800097e:	e7fe      	b.n	800097e <Error_Handler+0x2>

08000980 <SystemClock_Config>:
{
 8000980:	b510      	push	{r4, lr}
 8000982:	b09a      	sub	sp, #104	@ 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000984:	ac08      	add	r4, sp, #32
 8000986:	2248      	movs	r2, #72	@ 0x48
 8000988:	2100      	movs	r1, #0
 800098a:	4620      	mov	r0, r4
 800098c:	f002 fdaf 	bl	80034ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000990:	2300      	movs	r3, #0
 8000992:	9301      	str	r3, [sp, #4]
 8000994:	9302      	str	r3, [sp, #8]
 8000996:	9303      	str	r3, [sp, #12]
 8000998:	9304      	str	r3, [sp, #16]
 800099a:	9305      	str	r3, [sp, #20]
 800099c:	9306      	str	r3, [sp, #24]
 800099e:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV2);
 80009a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80009a4:	68ca      	ldr	r2, [r1, #12]
 80009a6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80009aa:	f042 0210 	orr.w	r2, r2, #16
 80009ae:	60ca      	str	r2, [r1, #12]
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 80009b0:	68ca      	ldr	r2, [r1, #12]
 80009b2:	f022 0203 	bic.w	r2, r2, #3
 80009b6:	f042 0201 	orr.w	r2, r2, #1
 80009ba:	60ca      	str	r2, [r1, #12]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009bc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80009c0:	680a      	ldr	r2, [r1, #0]
 80009c2:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 80009c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80009ca:	600a      	str	r2, [r1, #0]
 80009cc:	680a      	ldr	r2, [r1, #0]
 80009ce:	f402 62c0 	and.w	r2, r2, #1536	@ 0x600
 80009d2:	9200      	str	r2, [sp, #0]
 80009d4:	9a00      	ldr	r2, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80009d6:	2222      	movs	r2, #34	@ 0x22
 80009d8:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009de:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009e0:	2201      	movs	r2, #1
 80009e2:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009e4:	2240      	movs	r2, #64	@ 0x40
 80009e6:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80009e8:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 80009ea:	22a0      	movs	r2, #160	@ 0xa0
 80009ec:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009ee:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f0:	4620      	mov	r0, r4
 80009f2:	f001 f845 	bl	8001a80 <HAL_RCC_OscConfig>
 80009f6:	b980      	cbnz	r0, 8000a1a <SystemClock_Config+0x9a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80009f8:	236f      	movs	r3, #111	@ 0x6f
 80009fa:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80009fc:	2300      	movs	r3, #0
 80009fe:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a00:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a02:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a04:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8000a06:	2280      	movs	r2, #128	@ 0x80
 8000a08:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000a0a:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	a801      	add	r0, sp, #4
 8000a10:	f001 fbc2 	bl	8002198 <HAL_RCC_ClockConfig>
 8000a14:	b918      	cbnz	r0, 8000a1e <SystemClock_Config+0x9e>
}
 8000a16:	b01a      	add	sp, #104	@ 0x68
 8000a18:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000a1a:	f7ff ffaf 	bl	800097c <Error_Handler>
    Error_Handler();
 8000a1e:	f7ff ffad 	bl	800097c <Error_Handler>

08000a22 <PeriphCommonClock_Config>:
{
 8000a22:	b510      	push	{r4, lr}
 8000a24:	b094      	sub	sp, #80	@ 0x50
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a26:	2250      	movs	r2, #80	@ 0x50
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4668      	mov	r0, sp
 8000a2c:	f002 fd5f 	bl	80034ee <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000a30:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a34:	9300      	str	r3, [sp, #0]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a36:	4668      	mov	r0, sp
 8000a38:	f001 fde9 	bl	800260e <HAL_RCCEx_PeriphCLKConfig>
 8000a3c:	b908      	cbnz	r0, 8000a42 <PeriphCommonClock_Config+0x20>
}
 8000a3e:	b014      	add	sp, #80	@ 0x50
 8000a40:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000a42:	f7ff ff9b 	bl	800097c <Error_Handler>
	...

08000a48 <main>:
{
 8000a48:	b500      	push	{lr}
 8000a4a:	b0d1      	sub	sp, #324	@ 0x144
  HAL_Init();
 8000a4c:	f000 f85e 	bl	8000b0c <HAL_Init>
  SystemClock_Config();
 8000a50:	f7ff ff96 	bl	8000980 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000a54:	f7ff ffe5 	bl	8000a22 <PeriphCommonClock_Config>
  MX_GPIO_Init();
 8000a58:	f7ff fdca 	bl	80005f0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a5c:	f7ff fd38 	bl	80004d0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000a60:	f002 fc96 	bl	8003390 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000a64:	f002 fc48 	bl	80032f8 <MX_TIM2_Init>
  HAL_TIM_Base_Start(&htim2);
 8000a68:	480e      	ldr	r0, [pc, #56]	@ (8000aa4 <main+0x5c>)
 8000a6a:	f001 ff7b 	bl	8002964 <HAL_TIM_Base_Start>
  LCD_Init();
 8000a6e:	f7ff ff4d 	bl	800090c <LCD_Init>
  LCD_Cls();
 8000a72:	f7ff ff6b 	bl	800094c <LCD_Cls>
  Joystick_Init(&joystick, &hadc1, ADC_CHANNEL_7, ADC_CHANNEL_8, 
 8000a76:	4c0c      	ldr	r4, [pc, #48]	@ (8000aa8 <main+0x60>)
 8000a78:	2340      	movs	r3, #64	@ 0x40
 8000a7a:	9301      	str	r3, [sp, #4]
 8000a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000aac <main+0x64>)
 8000a7e:	9300      	str	r3, [sp, #0]
 8000a80:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab0 <main+0x68>)
 8000a82:	4a0c      	ldr	r2, [pc, #48]	@ (8000ab4 <main+0x6c>)
 8000a84:	490c      	ldr	r1, [pc, #48]	@ (8000ab8 <main+0x70>)
 8000a86:	4620      	mov	r0, r4
 8000a88:	f7ff fe81 	bl	800078e <Joystick_Init>
  Joystick_Calibrate(&joystick);
 8000a8c:	4620      	mov	r0, r4
 8000a8e:	f7ff fe87 	bl	80007a0 <Joystick_Calibrate>
  Game_Init(&play);
 8000a92:	a803      	add	r0, sp, #12
 8000a94:	f7ff fb8c 	bl	80001b0 <Game_Init>
    Game_Run(&play, &joystick);
 8000a98:	4903      	ldr	r1, [pc, #12]	@ (8000aa8 <main+0x60>)
 8000a9a:	a803      	add	r0, sp, #12
 8000a9c:	f7ff fbbc 	bl	8000218 <Game_Run>
  while (1)
 8000aa0:	e7fa      	b.n	8000a98 <main+0x50>
 8000aa2:	bf00      	nop
 8000aa4:	200000e4 	.word	0x200000e4
 8000aa8:	200000cc 	.word	0x200000cc
 8000aac:	48000800 	.word	0x48000800
 8000ab0:	21800100 	.word	0x21800100
 8000ab4:	1d500080 	.word	0x1d500080
 8000ab8:	20000064 	.word	0x20000064

08000abc <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0U)
 8000abc:	4b11      	ldr	r3, [pc, #68]	@ (8000b04 <HAL_InitTick+0x48>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	b90b      	cbnz	r3, 8000ac6 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ac2:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000ac4:	4770      	bx	lr
{
 8000ac6:	b510      	push	{r4, lr}
 8000ac8:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000aca:	f000 ffc9 	bl	8001a60 <HAL_RCC_GetHCLKFreq>
 8000ace:	4b0d      	ldr	r3, [pc, #52]	@ (8000b04 <HAL_InitTick+0x48>)
 8000ad0:	781a      	ldrb	r2, [r3, #0]
 8000ad2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ad6:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ada:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ade:	f000 fdcd 	bl	800167c <HAL_SYSTICK_Config>
 8000ae2:	b968      	cbnz	r0, 8000b00 <HAL_InitTick+0x44>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ae4:	2c0f      	cmp	r4, #15
 8000ae6:	d901      	bls.n	8000aec <HAL_InitTick+0x30>
        status = HAL_ERROR;
 8000ae8:	2001      	movs	r0, #1
 8000aea:	e00a      	b.n	8000b02 <HAL_InitTick+0x46>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aec:	2200      	movs	r2, #0
 8000aee:	4621      	mov	r1, r4
 8000af0:	f04f 30ff 	mov.w	r0, #4294967295
 8000af4:	f000 fdb2 	bl	800165c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000af8:	4b03      	ldr	r3, [pc, #12]	@ (8000b08 <HAL_InitTick+0x4c>)
 8000afa:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8000afc:	2000      	movs	r0, #0
 8000afe:	e000      	b.n	8000b02 <HAL_InitTick+0x46>
      status = HAL_ERROR;
 8000b00:	2001      	movs	r0, #1
}
 8000b02:	bd10      	pop	{r4, pc}
 8000b04:	20000008 	.word	0x20000008
 8000b08:	2000000c 	.word	0x2000000c

08000b0c <HAL_Init>:
{
 8000b0c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b0e:	4a09      	ldr	r2, [pc, #36]	@ (8000b34 <HAL_Init+0x28>)
 8000b10:	6813      	ldr	r3, [r2, #0]
 8000b12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b16:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b18:	2003      	movs	r0, #3
 8000b1a:	f000 fd8d 	bl	8001638 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b1e:	2000      	movs	r0, #0
 8000b20:	f7ff ffcc 	bl	8000abc <HAL_InitTick>
 8000b24:	b110      	cbz	r0, 8000b2c <HAL_Init+0x20>
    status = HAL_ERROR;
 8000b26:	2401      	movs	r4, #1
}
 8000b28:	4620      	mov	r0, r4
 8000b2a:	bd10      	pop	{r4, pc}
 8000b2c:	4604      	mov	r4, r0
    HAL_MspInit();
 8000b2e:	f000 fe9f 	bl	8001870 <HAL_MspInit>
 8000b32:	e7f9      	b.n	8000b28 <HAL_Init+0x1c>
 8000b34:	58004000 	.word	0x58004000

08000b38 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000b38:	4b03      	ldr	r3, [pc, #12]	@ (8000b48 <HAL_IncTick+0x10>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	4a03      	ldr	r2, [pc, #12]	@ (8000b4c <HAL_IncTick+0x14>)
 8000b3e:	6811      	ldr	r1, [r2, #0]
 8000b40:	440b      	add	r3, r1
 8000b42:	6013      	str	r3, [r2, #0]
}
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	20000008 	.word	0x20000008
 8000b4c:	200000e0 	.word	0x200000e0

08000b50 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000b50:	4b01      	ldr	r3, [pc, #4]	@ (8000b58 <HAL_GetTick+0x8>)
 8000b52:	6818      	ldr	r0, [r3, #0]
}
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	200000e0 	.word	0x200000e0

08000b5c <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 8000b5c:	4b01      	ldr	r3, [pc, #4]	@ (8000b64 <HAL_GetTickPrio+0x8>)
 8000b5e:	6818      	ldr	r0, [r3, #0]
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	2000000c 	.word	0x2000000c

08000b68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000b6c:	f7ff fff0 	bl	8000b50 <HAL_GetTick>
 8000b70:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b72:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000b76:	d002      	beq.n	8000b7e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b78:	4b04      	ldr	r3, [pc, #16]	@ (8000b8c <HAL_Delay+0x24>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b7e:	f7ff ffe7 	bl	8000b50 <HAL_GetTick>
 8000b82:	1b40      	subs	r0, r0, r5
 8000b84:	42a0      	cmp	r0, r4
 8000b86:	d3fa      	bcc.n	8000b7e <HAL_Delay+0x16>
  {
  }
}
 8000b88:	bd38      	pop	{r3, r4, r5, pc}
 8000b8a:	bf00      	nop
 8000b8c:	20000008 	.word	0x20000008

08000b90 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000b90:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000b92:	3030      	adds	r0, #48	@ 0x30
 8000b94:	0a0b      	lsrs	r3, r1, #8
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	f003 030c 	and.w	r3, r3, #12

  MODIFY_REG(*preg,
 8000b9c:	58c4      	ldr	r4, [r0, r3]
 8000b9e:	f001 011f 	and.w	r1, r1, #31
 8000ba2:	f04f 0c1f 	mov.w	ip, #31
 8000ba6:	fa0c fc01 	lsl.w	ip, ip, r1
 8000baa:	ea24 0c0c 	bic.w	ip, r4, ip
 8000bae:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000bb2:	408a      	lsls	r2, r1
 8000bb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000bb8:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8000bba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000bc0:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000bc2:	3014      	adds	r0, #20
 8000bc4:	0e4b      	lsrs	r3, r1, #25
 8000bc6:	009b      	lsls	r3, r3, #2
 8000bc8:	f003 0304 	and.w	r3, r3, #4

  MODIFY_REG(*preg,
 8000bcc:	58c4      	ldr	r4, [r0, r3]
 8000bce:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8000bd2:	f04f 0c07 	mov.w	ip, #7
 8000bd6:	fa0c fc01 	lsl.w	ip, ip, r1
 8000bda:	ea24 0c0c 	bic.w	ip, r4, ip
 8000bde:	408a      	lsls	r2, r1
 8000be0:	ea4c 0202 	orr.w	r2, ip, r2
 8000be4:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8000be6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000bec:	b530      	push	{r4, r5, lr}
 8000bee:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8000bf4:	2800      	cmp	r0, #0
 8000bf6:	f000 80d8 	beq.w	8000daa <HAL_ADC_Init+0x1be>
 8000bfa:	4604      	mov	r4, r0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000bfc:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8000bfe:	b313      	cbz	r3, 8000c46 <HAL_ADC_Init+0x5a>

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000c00:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000c02:	689a      	ldr	r2, [r3, #8]
 8000c04:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 8000c08:	d005      	beq.n	8000c16 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000c0a:	689a      	ldr	r2, [r3, #8]
 8000c0c:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 8000c10:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8000c14:	609a      	str	r2, [r3, #8]
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000c16:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000c18:	6893      	ldr	r3, [r2, #8]
 8000c1a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8000c1e:	d11f      	bne.n	8000c60 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 8000c20:	6893      	ldr	r3, [r2, #8]
 8000c22:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000c26:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000c2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c2e:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000c30:	4b5f      	ldr	r3, [pc, #380]	@ (8000db0 <HAL_ADC_Init+0x1c4>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	099b      	lsrs	r3, r3, #6
 8000c36:	4a5f      	ldr	r2, [pc, #380]	@ (8000db4 <HAL_ADC_Init+0x1c8>)
 8000c38:	fba2 2303 	umull	r2, r3, r2, r3
 8000c3c:	099b      	lsrs	r3, r3, #6
 8000c3e:	3301      	adds	r3, #1
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8000c44:	e009      	b.n	8000c5a <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8000c46:	f7ff fc85 	bl	8000554 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	65a3      	str	r3, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 8000c4e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 8000c52:	e7d5      	b.n	8000c00 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8000c54:	9b01      	ldr	r3, [sp, #4]
 8000c56:	3b01      	subs	r3, #1
 8000c58:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8000c5a:	9b01      	ldr	r3, [sp, #4]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d1f9      	bne.n	8000c54 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000c60:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000c62:	6893      	ldr	r3, [r2, #8]
 8000c64:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8000c68:	d178      	bne.n	8000d5c <HAL_ADC_Init+0x170>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c6a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000c6c:	f043 0310 	orr.w	r3, r3, #16
 8000c70:	6563      	str	r3, [r4, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000c7a:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000c7c:	6893      	ldr	r3, [r2, #8]
 8000c7e:	f013 0304 	ands.w	r3, r3, #4
 8000c82:	d000      	beq.n	8000c86 <HAL_ADC_Init+0x9a>
 8000c84:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000c86:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8000c88:	f011 0f10 	tst.w	r1, #16
 8000c8c:	f040 8086 	bne.w	8000d9c <HAL_ADC_Init+0x1b0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	f040 8083 	bne.w	8000d9c <HAL_ADC_Init+0x1b0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c96:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000c98:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000c9c:	f043 0302 	orr.w	r3, r3, #2
 8000ca0:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ca2:	6893      	ldr	r3, [r2, #8]
 8000ca4:	f013 0f01 	tst.w	r3, #1
 8000ca8:	d10b      	bne.n	8000cc2 <HAL_ADC_Init+0xd6>
 8000caa:	4b43      	ldr	r3, [pc, #268]	@ (8000db8 <HAL_ADC_Init+0x1cc>)
 8000cac:	689b      	ldr	r3, [r3, #8]
 8000cae:	f013 0f01 	tst.w	r3, #1
 8000cb2:	d106      	bne.n	8000cc2 <HAL_ADC_Init+0xd6>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000cb4:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000cb6:	4941      	ldr	r1, [pc, #260]	@ (8000dbc <HAL_ADC_Init+0x1d0>)
 8000cb8:	688a      	ldr	r2, [r1, #8]
 8000cba:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000cc2:	7e62      	ldrb	r2, [r4, #25]
                hadc->Init.Overrun                                                     |
 8000cc4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000cc6:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 8000cca:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 8000ccc:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 8000cce:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 8000cd0:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000cd2:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.Resolution                                                  |
 8000cd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000cda:	2a01      	cmp	r2, #1
 8000cdc:	d040      	beq.n	8000d60 <HAL_ADC_Init+0x174>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000cde:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8000ce0:	b122      	cbz	r2, 8000cec <HAL_ADC_Init+0x100>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000ce2:	f402 7270 	and.w	r2, r2, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8000ce6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8000ce8:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000cea:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8000cec:	6821      	ldr	r1, [r4, #0]
 8000cee:	68cd      	ldr	r5, [r1, #12]
 8000cf0:	4a33      	ldr	r2, [pc, #204]	@ (8000dc0 <HAL_ADC_Init+0x1d4>)
 8000cf2:	402a      	ands	r2, r5
 8000cf4:	431a      	orrs	r2, r3
 8000cf6:	60ca      	str	r2, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000cf8:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000cfa:	688b      	ldr	r3, [r1, #8]
 8000cfc:	f013 0304 	ands.w	r3, r3, #4
 8000d00:	d000      	beq.n	8000d04 <HAL_ADC_Init+0x118>
 8000d02:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000d04:	688a      	ldr	r2, [r1, #8]
 8000d06:	f012 0208 	ands.w	r2, r2, #8
 8000d0a:	d000      	beq.n	8000d0e <HAL_ADC_Init+0x122>
 8000d0c:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000d0e:	b9b3      	cbnz	r3, 8000d3e <HAL_ADC_Init+0x152>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000d10:	b9aa      	cbnz	r2, 8000d3e <HAL_ADC_Init+0x152>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000d12:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000d14:	f894 2030 	ldrb.w	r2, [r4, #48]	@ 0x30
 8000d18:	0052      	lsls	r2, r2, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8000d1a:	ea42 3283 	orr.w	r2, r2, r3, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8000d1e:	68cb      	ldr	r3, [r1, #12]
 8000d20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000d24:	f023 0302 	bic.w	r3, r3, #2
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8000d2c:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d01a      	beq.n	8000d6a <HAL_ADC_Init+0x17e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000d34:	6822      	ldr	r2, [r4, #0]
 8000d36:	6913      	ldr	r3, [r2, #16]
 8000d38:	f023 0301 	bic.w	r3, r3, #1
 8000d3c:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000d3e:	6923      	ldr	r3, [r4, #16]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d022      	beq.n	8000d8a <HAL_ADC_Init+0x19e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000d44:	6822      	ldr	r2, [r4, #0]
 8000d46:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8000d48:	f023 030f 	bic.w	r3, r3, #15
 8000d4c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000d4e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000d50:	f023 0303 	bic.w	r3, r3, #3
 8000d54:	f043 0301 	orr.w	r3, r3, #1
 8000d58:	6563      	str	r3, [r4, #84]	@ 0x54
 8000d5a:	e024      	b.n	8000da6 <HAL_ADC_Init+0x1ba>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	e78d      	b.n	8000c7c <HAL_ADC_Init+0x90>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000d60:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8000d62:	3a01      	subs	r2, #1
 8000d64:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8000d68:	e7b9      	b.n	8000cde <HAL_ADC_Init+0xf2>
        MODIFY_REG(hadc->Instance->CFGR2,
 8000d6a:	6821      	ldr	r1, [r4, #0]
 8000d6c:	690b      	ldr	r3, [r1, #16]
 8000d6e:	f36f 038a 	bfc	r3, #2, #9
 8000d72:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8000d74:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8000d76:	432a      	orrs	r2, r5
 8000d78:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 8000d7a:	432a      	orrs	r2, r5
 8000d7c:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8000d7e:	432a      	orrs	r2, r5
 8000d80:	4313      	orrs	r3, r2
 8000d82:	f043 0301 	orr.w	r3, r3, #1
 8000d86:	610b      	str	r3, [r1, #16]
 8000d88:	e7d9      	b.n	8000d3e <HAL_ADC_Init+0x152>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000d8a:	6821      	ldr	r1, [r4, #0]
 8000d8c:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8000d8e:	f023 030f 	bic.w	r3, r3, #15
 8000d92:	69e2      	ldr	r2, [r4, #28]
 8000d94:	3a01      	subs	r2, #1
 8000d96:	4313      	orrs	r3, r2
 8000d98:	630b      	str	r3, [r1, #48]	@ 0x30
 8000d9a:	e7d8      	b.n	8000d4e <HAL_ADC_Init+0x162>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d9c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000d9e:	f043 0310 	orr.w	r3, r3, #16
 8000da2:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8000da4:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8000da6:	b003      	add	sp, #12
 8000da8:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8000daa:	2001      	movs	r0, #1
 8000dac:	e7fb      	b.n	8000da6 <HAL_ADC_Init+0x1ba>
 8000dae:	bf00      	nop
 8000db0:	20000010 	.word	0x20000010
 8000db4:	053e2d63 	.word	0x053e2d63
 8000db8:	50040000 	.word	0x50040000
 8000dbc:	50040300 	.word	0x50040300
 8000dc0:	fff0c007 	.word	0xfff0c007

08000dc4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dc6:	4604      	mov	r4, r0
 8000dc8:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000dca:	6945      	ldr	r5, [r0, #20]
 8000dcc:	2d08      	cmp	r5, #8
 8000dce:	d005      	beq.n	8000ddc <HAL_ADC_PollForConversion+0x18>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8000dd0:	6803      	ldr	r3, [r0, #0]
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	f013 0f01 	tst.w	r3, #1
 8000dd8:	d11e      	bne.n	8000e18 <HAL_ADC_PollForConversion+0x54>

      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8000dda:	2504      	movs	r5, #4
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8000ddc:	f7ff feb8 	bl	8000b50 <HAL_GetTick>
 8000de0:	4607      	mov	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000de2:	6823      	ldr	r3, [r4, #0]
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	422a      	tst	r2, r5
 8000de8:	d11c      	bne.n	8000e24 <HAL_ADC_PollForConversion+0x60>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8000dea:	f1b6 3fff 	cmp.w	r6, #4294967295
 8000dee:	d0f8      	beq.n	8000de2 <HAL_ADC_PollForConversion+0x1e>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000df0:	f7ff feae 	bl	8000b50 <HAL_GetTick>
 8000df4:	1bc3      	subs	r3, r0, r7
 8000df6:	42b3      	cmp	r3, r6
 8000df8:	d801      	bhi.n	8000dfe <HAL_ADC_PollForConversion+0x3a>
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d1f1      	bne.n	8000de2 <HAL_ADC_PollForConversion+0x1e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000dfe:	6823      	ldr	r3, [r4, #0]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	422b      	tst	r3, r5
 8000e04:	d1ed      	bne.n	8000de2 <HAL_ADC_PollForConversion+0x1e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000e06:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000e08:	f043 0304 	orr.w	r3, r3, #4
 8000e0c:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000e0e:	2300      	movs	r3, #0
 8000e10:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

          return HAL_TIMEOUT;
 8000e14:	2003      	movs	r0, #3
 8000e16:	e004      	b.n	8000e22 <HAL_ADC_PollForConversion+0x5e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e18:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8000e1a:	f043 0320 	orr.w	r3, r3, #32
 8000e1e:	6543      	str	r3, [r0, #84]	@ 0x54
      return HAL_ERROR;
 8000e20:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8000e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000e24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000e26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000e2a:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000e2c:	68da      	ldr	r2, [r3, #12]
 8000e2e:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8000e32:	d111      	bne.n	8000e58 <HAL_ADC_PollForConversion+0x94>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8000e34:	7e62      	ldrb	r2, [r4, #25]
 8000e36:	b97a      	cbnz	r2, 8000e58 <HAL_ADC_PollForConversion+0x94>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	f012 0f08 	tst.w	r2, #8
 8000e3e:	d00b      	beq.n	8000e58 <HAL_ADC_PollForConversion+0x94>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000e40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000e42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000e46:	6562      	str	r2, [r4, #84]	@ 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000e48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000e4a:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8000e4e:	d103      	bne.n	8000e58 <HAL_ADC_PollForConversion+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000e52:	f042 0201 	orr.w	r2, r2, #1
 8000e56:	6562      	str	r2, [r4, #84]	@ 0x54
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8000e58:	2d08      	cmp	r5, #8
 8000e5a:	d007      	beq.n	8000e6c <HAL_ADC_PollForConversion+0xa8>
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8000e5c:	68da      	ldr	r2, [r3, #12]
 8000e5e:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8000e62:	d107      	bne.n	8000e74 <HAL_ADC_PollForConversion+0xb0>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000e64:	220c      	movs	r2, #12
 8000e66:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8000e68:	2000      	movs	r0, #0
 8000e6a:	e7da      	b.n	8000e22 <HAL_ADC_PollForConversion+0x5e>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8000e6c:	2208      	movs	r2, #8
 8000e6e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8000e70:	2000      	movs	r0, #0
 8000e72:	e7d6      	b.n	8000e22 <HAL_ADC_PollForConversion+0x5e>
 8000e74:	2000      	movs	r0, #0
 8000e76:	e7d4      	b.n	8000e22 <HAL_ADC_PollForConversion+0x5e>

08000e78 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000e78:	6803      	ldr	r3, [r0, #0]
 8000e7a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8000e7c:	4770      	bx	lr
	...

08000e80 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8000e80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e82:	b083      	sub	sp, #12
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8000e84:	2300      	movs	r3, #0
 8000e86:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000e88:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	f000 8202 	beq.w	8001296 <HAL_ADC_ConfigChannel+0x416>
 8000e92:	4604      	mov	r4, r0
 8000e94:	460d      	mov	r5, r1
 8000e96:	2301      	movs	r3, #1
 8000e98:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000e9c:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000e9e:	6883      	ldr	r3, [r0, #8]
 8000ea0:	f013 0f04 	tst.w	r3, #4
 8000ea4:	d009      	beq.n	8000eba <HAL_ADC_ConfigChannel+0x3a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ea6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000ea8:	f043 0320 	orr.w	r3, r3, #32
 8000eac:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8000eae:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
}
 8000eb6:	b003      	add	sp, #12
 8000eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8000eba:	680a      	ldr	r2, [r1, #0]
 8000ebc:	6849      	ldr	r1, [r1, #4]
 8000ebe:	f7ff fe67 	bl	8000b90 <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000ec2:	6820      	ldr	r0, [r4, #0]
 8000ec4:	6883      	ldr	r3, [r0, #8]
 8000ec6:	f013 0304 	ands.w	r3, r3, #4
 8000eca:	d000      	beq.n	8000ece <HAL_ADC_ConfigChannel+0x4e>
 8000ecc:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000ece:	6882      	ldr	r2, [r0, #8]
 8000ed0:	f012 0208 	ands.w	r2, r2, #8
 8000ed4:	d000      	beq.n	8000ed8 <HAL_ADC_ConfigChannel+0x58>
 8000ed6:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000ed8:	b90b      	cbnz	r3, 8000ede <HAL_ADC_ConfigChannel+0x5e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000eda:	2a00      	cmp	r2, #0
 8000edc:	d03a      	beq.n	8000f54 <HAL_ADC_ConfigChannel+0xd4>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000ede:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ee0:	6893      	ldr	r3, [r2, #8]
 8000ee2:	f013 0f01 	tst.w	r3, #1
 8000ee6:	f040 81d0 	bne.w	800128a <HAL_ADC_ConfigChannel+0x40a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8000eea:	682b      	ldr	r3, [r5, #0]
 8000eec:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8000eee:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 8000ef2:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8000ef6:	ea21 0106 	bic.w	r1, r1, r6
 8000efa:	f000 0c18 	and.w	ip, r0, #24
 8000efe:	48a7      	ldr	r0, [pc, #668]	@ (800119c <HAL_ADC_ConfigChannel+0x31c>)
 8000f00:	fa20 f00c 	lsr.w	r0, r0, ip
 8000f04:	4003      	ands	r3, r0
 8000f06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000f0a:	430b      	orrs	r3, r1
 8000f0c:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000f10:	68ea      	ldr	r2, [r5, #12]
 8000f12:	4ba3      	ldr	r3, [pc, #652]	@ (80011a0 <HAL_ADC_ConfigChannel+0x320>)
 8000f14:	429a      	cmp	r2, r3
 8000f16:	f000 80a2 	beq.w	800105e <HAL_ADC_ConfigChannel+0x1de>
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000f1a:	682b      	ldr	r3, [r5, #0]
 8000f1c:	4aa1      	ldr	r2, [pc, #644]	@ (80011a4 <HAL_ADC_ConfigChannel+0x324>)
 8000f1e:	4213      	tst	r3, r2
 8000f20:	f000 81b5 	beq.w	800128e <HAL_ADC_ConfigChannel+0x40e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000f24:	4aa0      	ldr	r2, [pc, #640]	@ (80011a8 <HAL_ADC_ConfigChannel+0x328>)
 8000f26:	6892      	ldr	r2, [r2, #8]
 8000f28:	f002 70e0 	and.w	r0, r2, #29360128	@ 0x1c00000
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f2c:	499f      	ldr	r1, [pc, #636]	@ (80011ac <HAL_ADC_ConfigChannel+0x32c>)
 8000f2e:	6889      	ldr	r1, [r1, #8]
 8000f30:	f011 0f01 	tst.w	r1, #1
 8000f34:	f040 8155 	bne.w	80011e2 <HAL_ADC_ConfigChannel+0x362>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000f38:	499d      	ldr	r1, [pc, #628]	@ (80011b0 <HAL_ADC_ConfigChannel+0x330>)
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	f000 8157 	beq.w	80011ee <HAL_ADC_ConfigChannel+0x36e>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000f40:	499c      	ldr	r1, [pc, #624]	@ (80011b4 <HAL_ADC_ConfigChannel+0x334>)
 8000f42:	428b      	cmp	r3, r1
 8000f44:	f000 817a 	beq.w	800123c <HAL_ADC_ConfigChannel+0x3bc>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000f48:	499b      	ldr	r1, [pc, #620]	@ (80011b8 <HAL_ADC_ConfigChannel+0x338>)
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	f000 818a 	beq.w	8001264 <HAL_ADC_ConfigChannel+0x3e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f50:	2000      	movs	r0, #0
 8000f52:	e7ad      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x30>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000f54:	68aa      	ldr	r2, [r5, #8]
 8000f56:	6829      	ldr	r1, [r5, #0]
 8000f58:	f7ff fe32 	bl	8000bc0 <LL_ADC_SetChannelSamplingTime>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8000f5c:	6969      	ldr	r1, [r5, #20]
 8000f5e:	6822      	ldr	r2, [r4, #0]
 8000f60:	68d3      	ldr	r3, [r2, #12]
 8000f62:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	4099      	lsls	r1, r3
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000f6a:	6928      	ldr	r0, [r5, #16]
 8000f6c:	2804      	cmp	r0, #4
 8000f6e:	d00e      	beq.n	8000f8e <HAL_ADC_ConfigChannel+0x10e>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8000f70:	682e      	ldr	r6, [r5, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f72:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 8000f74:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 8000f78:	4b90      	ldr	r3, [pc, #576]	@ (80011bc <HAL_ADC_ConfigChannel+0x33c>)
 8000f7a:	403b      	ands	r3, r7
 8000f7c:	f006 46f8 	and.w	r6, r6, #2080374784	@ 0x7c000000
 8000f80:	4331      	orrs	r1, r6
 8000f82:	430b      	orrs	r3, r1
 8000f84:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f88:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8000f8c:	e7a7      	b.n	8000ede <HAL_ADC_ConfigChannel+0x5e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000f8e:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8000f90:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000f92:	f3c1 6184 	ubfx	r1, r1, #26, #5
 8000f96:	682b      	ldr	r3, [r5, #0]
 8000f98:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000f9c:	bb80      	cbnz	r0, 8001000 <HAL_ADC_ConfigChannel+0x180>
 8000f9e:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000fa2:	4299      	cmp	r1, r3
 8000fa4:	d034      	beq.n	8001010 <HAL_ADC_ConfigChannel+0x190>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000fa6:	6821      	ldr	r1, [r4, #0]
 8000fa8:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8000faa:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 8000fac:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000fb0:	682b      	ldr	r3, [r5, #0]
 8000fb2:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000fb6:	bb80      	cbnz	r0, 800101a <HAL_ADC_ConfigChannel+0x19a>
 8000fb8:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d034      	beq.n	800102a <HAL_ADC_ConfigChannel+0x1aa>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000fc0:	6821      	ldr	r1, [r4, #0]
 8000fc2:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8000fc4:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 8000fc6:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000fca:	682b      	ldr	r3, [r5, #0]
 8000fcc:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000fd0:	bb80      	cbnz	r0, 8001034 <HAL_ADC_ConfigChannel+0x1b4>
 8000fd2:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d034      	beq.n	8001044 <HAL_ADC_ConfigChannel+0x1c4>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000fda:	6821      	ldr	r1, [r4, #0]
 8000fdc:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8000fde:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 8000fe0:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000fe4:	682b      	ldr	r3, [r5, #0]
 8000fe6:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000fea:	bb80      	cbnz	r0, 800104e <HAL_ADC_ConfigChannel+0x1ce>
 8000fec:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	f47f af74 	bne.w	8000ede <HAL_ADC_ConfigChannel+0x5e>
  MODIFY_REG(*preg,
 8000ff6:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8000ff8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000ffc:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 8000ffe:	e76e      	b.n	8000ede <HAL_ADC_ConfigChannel+0x5e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001000:	fa93 f3a3 	rbit	r3, r3
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001004:	b113      	cbz	r3, 800100c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001006:	fab3 f383 	clz	r3, r3
 800100a:	e7ca      	b.n	8000fa2 <HAL_ADC_ConfigChannel+0x122>
    return 32U;
 800100c:	2320      	movs	r3, #32
 800100e:	e7c8      	b.n	8000fa2 <HAL_ADC_ConfigChannel+0x122>
  MODIFY_REG(*preg,
 8001010:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8001012:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001016:	6613      	str	r3, [r2, #96]	@ 0x60
}
 8001018:	e7c5      	b.n	8000fa6 <HAL_ADC_ConfigChannel+0x126>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800101a:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800101e:	b113      	cbz	r3, 8001026 <HAL_ADC_ConfigChannel+0x1a6>
  return __builtin_clz(value);
 8001020:	fab3 f383 	clz	r3, r3
 8001024:	e7ca      	b.n	8000fbc <HAL_ADC_ConfigChannel+0x13c>
    return 32U;
 8001026:	2320      	movs	r3, #32
 8001028:	e7c8      	b.n	8000fbc <HAL_ADC_ConfigChannel+0x13c>
  MODIFY_REG(*preg,
 800102a:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800102c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001030:	664b      	str	r3, [r1, #100]	@ 0x64
}
 8001032:	e7c5      	b.n	8000fc0 <HAL_ADC_ConfigChannel+0x140>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001034:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8001038:	b113      	cbz	r3, 8001040 <HAL_ADC_ConfigChannel+0x1c0>
  return __builtin_clz(value);
 800103a:	fab3 f383 	clz	r3, r3
 800103e:	e7ca      	b.n	8000fd6 <HAL_ADC_ConfigChannel+0x156>
    return 32U;
 8001040:	2320      	movs	r3, #32
 8001042:	e7c8      	b.n	8000fd6 <HAL_ADC_ConfigChannel+0x156>
  MODIFY_REG(*preg,
 8001044:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8001046:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800104a:	668b      	str	r3, [r1, #104]	@ 0x68
}
 800104c:	e7c5      	b.n	8000fda <HAL_ADC_ConfigChannel+0x15a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800104e:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8001052:	b113      	cbz	r3, 800105a <HAL_ADC_ConfigChannel+0x1da>
  return __builtin_clz(value);
 8001054:	fab3 f383 	clz	r3, r3
 8001058:	e7ca      	b.n	8000ff0 <HAL_ADC_ConfigChannel+0x170>
    return 32U;
 800105a:	2320      	movs	r3, #32
 800105c:	e7c8      	b.n	8000ff0 <HAL_ADC_ConfigChannel+0x170>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800105e:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001060:	682b      	ldr	r3, [r5, #0]
 8001062:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8001066:	bb3e      	cbnz	r6, 80010b8 <HAL_ADC_ConfigChannel+0x238>
 8001068:	0e9a      	lsrs	r2, r3, #26
 800106a:	3201      	adds	r2, #1
 800106c:	f002 021f 	and.w	r2, r2, #31
 8001070:	2a09      	cmp	r2, #9
 8001072:	bf8c      	ite	hi
 8001074:	2200      	movhi	r2, #0
 8001076:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001078:	2a00      	cmp	r2, #0
 800107a:	d055      	beq.n	8001128 <HAL_ADC_ConfigChannel+0x2a8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800107c:	bb5e      	cbnz	r6, 80010d6 <HAL_ADC_ConfigChannel+0x256>
 800107e:	0e99      	lsrs	r1, r3, #26
 8001080:	3101      	adds	r1, #1
 8001082:	0689      	lsls	r1, r1, #26
 8001084:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8001088:	bb8e      	cbnz	r6, 80010ee <HAL_ADC_ConfigChannel+0x26e>
 800108a:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 800108e:	f10c 0c01 	add.w	ip, ip, #1
 8001092:	f00c 0c1f 	and.w	ip, ip, #31
 8001096:	2201      	movs	r2, #1
 8001098:	fa02 f20c 	lsl.w	r2, r2, ip
 800109c:	4311      	orrs	r1, r2
 800109e:	bbae      	cbnz	r6, 800110c <HAL_ADC_ConfigChannel+0x28c>
 80010a0:	0e9b      	lsrs	r3, r3, #26
 80010a2:	3301      	adds	r3, #1
 80010a4:	f003 031f 	and.w	r3, r3, #31
 80010a8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80010ac:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80010ae:	4319      	orrs	r1, r3
 80010b0:	68aa      	ldr	r2, [r5, #8]
 80010b2:	f7ff fd85 	bl	8000bc0 <LL_ADC_SetChannelSamplingTime>
 80010b6:	e730      	b.n	8000f1a <HAL_ADC_ConfigChannel+0x9a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b8:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 80010bc:	b14a      	cbz	r2, 80010d2 <HAL_ADC_ConfigChannel+0x252>
  return __builtin_clz(value);
 80010be:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80010c2:	3201      	adds	r2, #1
 80010c4:	f002 021f 	and.w	r2, r2, #31
 80010c8:	2a09      	cmp	r2, #9
 80010ca:	bf8c      	ite	hi
 80010cc:	2200      	movhi	r2, #0
 80010ce:	2201      	movls	r2, #1
 80010d0:	e7d2      	b.n	8001078 <HAL_ADC_ConfigChannel+0x1f8>
    return 32U;
 80010d2:	2220      	movs	r2, #32
 80010d4:	e7f5      	b.n	80010c2 <HAL_ADC_ConfigChannel+0x242>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010d6:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 80010da:	b131      	cbz	r1, 80010ea <HAL_ADC_ConfigChannel+0x26a>
  return __builtin_clz(value);
 80010dc:	fab1 f181 	clz	r1, r1
 80010e0:	3101      	adds	r1, #1
 80010e2:	0689      	lsls	r1, r1, #26
 80010e4:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 80010e8:	e7ce      	b.n	8001088 <HAL_ADC_ConfigChannel+0x208>
    return 32U;
 80010ea:	2120      	movs	r1, #32
 80010ec:	e7f8      	b.n	80010e0 <HAL_ADC_ConfigChannel+0x260>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ee:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 80010f2:	b14a      	cbz	r2, 8001108 <HAL_ADC_ConfigChannel+0x288>
  return __builtin_clz(value);
 80010f4:	fab2 f282 	clz	r2, r2
 80010f8:	3201      	adds	r2, #1
 80010fa:	f002 021f 	and.w	r2, r2, #31
 80010fe:	f04f 0c01 	mov.w	ip, #1
 8001102:	fa0c f202 	lsl.w	r2, ip, r2
 8001106:	e7c9      	b.n	800109c <HAL_ADC_ConfigChannel+0x21c>
    return 32U;
 8001108:	2220      	movs	r2, #32
 800110a:	e7f5      	b.n	80010f8 <HAL_ADC_ConfigChannel+0x278>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800110c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8001110:	b143      	cbz	r3, 8001124 <HAL_ADC_ConfigChannel+0x2a4>
  return __builtin_clz(value);
 8001112:	fab3 f383 	clz	r3, r3
 8001116:	3301      	adds	r3, #1
 8001118:	f003 031f 	and.w	r3, r3, #31
 800111c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001120:	051b      	lsls	r3, r3, #20
 8001122:	e7c4      	b.n	80010ae <HAL_ADC_ConfigChannel+0x22e>
    return 32U;
 8001124:	2320      	movs	r3, #32
 8001126:	e7f6      	b.n	8001116 <HAL_ADC_ConfigChannel+0x296>
 8001128:	b9e6      	cbnz	r6, 8001164 <HAL_ADC_ConfigChannel+0x2e4>
 800112a:	0e99      	lsrs	r1, r3, #26
 800112c:	3101      	adds	r1, #1
 800112e:	0689      	lsls	r1, r1, #26
 8001130:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8001134:	bb16      	cbnz	r6, 800117c <HAL_ADC_ConfigChannel+0x2fc>
 8001136:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 800113a:	f10c 0c01 	add.w	ip, ip, #1
 800113e:	f00c 0c1f 	and.w	ip, ip, #31
 8001142:	2201      	movs	r2, #1
 8001144:	fa02 f20c 	lsl.w	r2, r2, ip
 8001148:	4311      	orrs	r1, r2
 800114a:	bbce      	cbnz	r6, 80011c0 <HAL_ADC_ConfigChannel+0x340>
 800114c:	0e9b      	lsrs	r3, r3, #26
 800114e:	3301      	adds	r3, #1
 8001150:	f003 031f 	and.w	r3, r3, #31
 8001154:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001158:	3b1e      	subs	r3, #30
 800115a:	051b      	lsls	r3, r3, #20
 800115c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001160:	4319      	orrs	r1, r3
 8001162:	e7a5      	b.n	80010b0 <HAL_ADC_ConfigChannel+0x230>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001164:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8001168:	b131      	cbz	r1, 8001178 <HAL_ADC_ConfigChannel+0x2f8>
  return __builtin_clz(value);
 800116a:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800116e:	3101      	adds	r1, #1
 8001170:	0689      	lsls	r1, r1, #26
 8001172:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8001176:	e7dd      	b.n	8001134 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8001178:	2120      	movs	r1, #32
 800117a:	e7f8      	b.n	800116e <HAL_ADC_ConfigChannel+0x2ee>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800117c:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8001180:	b14a      	cbz	r2, 8001196 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8001182:	fab2 f282 	clz	r2, r2
 8001186:	3201      	adds	r2, #1
 8001188:	f002 021f 	and.w	r2, r2, #31
 800118c:	f04f 0c01 	mov.w	ip, #1
 8001190:	fa0c f202 	lsl.w	r2, ip, r2
 8001194:	e7d8      	b.n	8001148 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8001196:	2220      	movs	r2, #32
 8001198:	e7f5      	b.n	8001186 <HAL_ADC_ConfigChannel+0x306>
 800119a:	bf00      	nop
 800119c:	0007ffff 	.word	0x0007ffff
 80011a0:	407f0000 	.word	0x407f0000
 80011a4:	80080000 	.word	0x80080000
 80011a8:	50040300 	.word	0x50040300
 80011ac:	50040000 	.word	0x50040000
 80011b0:	c7520000 	.word	0xc7520000
 80011b4:	cb840000 	.word	0xcb840000
 80011b8:	80000001 	.word	0x80000001
 80011bc:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c0:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80011c4:	b15b      	cbz	r3, 80011de <HAL_ADC_ConfigChannel+0x35e>
  return __builtin_clz(value);
 80011c6:	fab3 f383 	clz	r3, r3
 80011ca:	3301      	adds	r3, #1
 80011cc:	f003 031f 	and.w	r3, r3, #31
 80011d0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80011d4:	3b1e      	subs	r3, #30
 80011d6:	051b      	lsls	r3, r3, #20
 80011d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011dc:	e7c0      	b.n	8001160 <HAL_ADC_ConfigChannel+0x2e0>
    return 32U;
 80011de:	2320      	movs	r3, #32
 80011e0:	e7f3      	b.n	80011ca <HAL_ADC_ConfigChannel+0x34a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011e2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80011e4:	f043 0320 	orr.w	r3, r3, #32
 80011e8:	6563      	str	r3, [r4, #84]	@ 0x54
          tmp_hal_status = HAL_ERROR;
 80011ea:	2001      	movs	r0, #1
 80011ec:	e660      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x30>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80011ee:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 80011f2:	f47f aea5 	bne.w	8000f40 <HAL_ADC_ConfigChannel+0xc0>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80011f6:	6822      	ldr	r2, [r4, #0]
 80011f8:	4b28      	ldr	r3, [pc, #160]	@ (800129c <HAL_ADC_ConfigChannel+0x41c>)
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d001      	beq.n	8001202 <HAL_ADC_ConfigChannel+0x382>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011fe:	2000      	movs	r0, #0
 8001200:	e656      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8001202:	f440 0300 	orr.w	r3, r0, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001206:	4926      	ldr	r1, [pc, #152]	@ (80012a0 <HAL_ADC_ConfigChannel+0x420>)
 8001208:	688a      	ldr	r2, [r1, #8]
 800120a:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800120e:	4313      	orrs	r3, r2
 8001210:	608b      	str	r3, [r1, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001212:	4b24      	ldr	r3, [pc, #144]	@ (80012a4 <HAL_ADC_ConfigChannel+0x424>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	099b      	lsrs	r3, r3, #6
 8001218:	4a23      	ldr	r2, [pc, #140]	@ (80012a8 <HAL_ADC_ConfigChannel+0x428>)
 800121a:	fba2 2303 	umull	r2, r3, r2, r3
 800121e:	099b      	lsrs	r3, r3, #6
 8001220:	3301      	adds	r3, #1
 8001222:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 800122a:	e002      	b.n	8001232 <HAL_ADC_ConfigChannel+0x3b2>
                wait_loop_index--;
 800122c:	9b01      	ldr	r3, [sp, #4]
 800122e:	3b01      	subs	r3, #1
 8001230:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 8001232:	9b01      	ldr	r3, [sp, #4]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d1f9      	bne.n	800122c <HAL_ADC_ConfigChannel+0x3ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001238:	2000      	movs	r0, #0
 800123a:	e639      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800123c:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 8001240:	f47f ae82 	bne.w	8000f48 <HAL_ADC_ConfigChannel+0xc8>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001244:	6822      	ldr	r2, [r4, #0]
 8001246:	4b15      	ldr	r3, [pc, #84]	@ (800129c <HAL_ADC_ConfigChannel+0x41c>)
 8001248:	429a      	cmp	r2, r3
 800124a:	d001      	beq.n	8001250 <HAL_ADC_ConfigChannel+0x3d0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800124c:	2000      	movs	r0, #0
 800124e:	e62f      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8001250:	f040 7380 	orr.w	r3, r0, #16777216	@ 0x1000000
 8001254:	4912      	ldr	r1, [pc, #72]	@ (80012a0 <HAL_ADC_ConfigChannel+0x420>)
 8001256:	688a      	ldr	r2, [r1, #8]
 8001258:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800125c:	4313      	orrs	r3, r2
 800125e:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001260:	2000      	movs	r0, #0
}
 8001262:	e625      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001264:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 8001268:	d113      	bne.n	8001292 <HAL_ADC_ConfigChannel+0x412>
            if (ADC_VREFINT_INSTANCE(hadc))
 800126a:	6822      	ldr	r2, [r4, #0]
 800126c:	4b0b      	ldr	r3, [pc, #44]	@ (800129c <HAL_ADC_ConfigChannel+0x41c>)
 800126e:	429a      	cmp	r2, r3
 8001270:	d001      	beq.n	8001276 <HAL_ADC_ConfigChannel+0x3f6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001272:	2000      	movs	r0, #0
 8001274:	e61c      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8001276:	f440 0380 	orr.w	r3, r0, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800127a:	4909      	ldr	r1, [pc, #36]	@ (80012a0 <HAL_ADC_ConfigChannel+0x420>)
 800127c:	688a      	ldr	r2, [r1, #8]
 800127e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8001282:	4313      	orrs	r3, r2
 8001284:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001286:	2000      	movs	r0, #0
}
 8001288:	e612      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x30>
 800128a:	2000      	movs	r0, #0
 800128c:	e610      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x30>
 800128e:	2000      	movs	r0, #0
 8001290:	e60e      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x30>
 8001292:	2000      	movs	r0, #0
 8001294:	e60c      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 8001296:	2002      	movs	r0, #2
 8001298:	e60d      	b.n	8000eb6 <HAL_ADC_ConfigChannel+0x36>
 800129a:	bf00      	nop
 800129c:	50040000 	.word	0x50040000
 80012a0:	50040300 	.word	0x50040300
 80012a4:	20000010 	.word	0x20000010
 80012a8:	053e2d63 	.word	0x053e2d63

080012ac <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80012ac:	b570      	push	{r4, r5, r6, lr}
 80012ae:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012b0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012b2:	689a      	ldr	r2, [r3, #8]
 80012b4:	f012 0204 	ands.w	r2, r2, #4
 80012b8:	d000      	beq.n	80012bc <ADC_ConversionStop+0x10>
 80012ba:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80012bc:	6898      	ldr	r0, [r3, #8]
 80012be:	f010 0008 	ands.w	r0, r0, #8
 80012c2:	d000      	beq.n	80012c6 <ADC_ConversionStop+0x1a>
 80012c4:	2001      	movs	r0, #1
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80012c6:	b90a      	cbnz	r2, 80012cc <ADC_ConversionStop+0x20>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80012c8:	2800      	cmp	r0, #0
 80012ca:	d06d      	beq.n	80013a8 <ADC_ConversionStop+0xfc>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80012cc:	68da      	ldr	r2, [r3, #12]
 80012ce:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80012d2:	d004      	beq.n	80012de <ADC_ConversionStop+0x32>
        && (hadc->Init.ContinuousConvMode == ENABLE)
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80012d4:	8b20      	ldrh	r0, [r4, #24]
 80012d6:	f240 1201 	movw	r2, #257	@ 0x101
 80012da:	4290      	cmp	r0, r2
 80012dc:	d04e      	beq.n	800137c <ADC_ConversionStop+0xd0>
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80012de:	2902      	cmp	r1, #2
 80012e0:	d012      	beq.n	8001308 <ADC_ConversionStop+0x5c>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80012e2:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012e4:	689a      	ldr	r2, [r3, #8]
 80012e6:	f012 0f04 	tst.w	r2, #4
 80012ea:	d00b      	beq.n	8001304 <ADC_ConversionStop+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80012ec:	689a      	ldr	r2, [r3, #8]
 80012ee:	f012 0f02 	tst.w	r2, #2
 80012f2:	d107      	bne.n	8001304 <ADC_ConversionStop+0x58>
  MODIFY_REG(ADCx->CR,
 80012f4:	689a      	ldr	r2, [r3, #8]
 80012f6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80012fa:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80012fe:	f042 0210 	orr.w	r2, r2, #16
 8001302:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8001304:	2901      	cmp	r1, #1
 8001306:	d047      	beq.n	8001398 <ADC_ConversionStop+0xec>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8001308:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	f012 0f08 	tst.w	r2, #8
 8001310:	d00b      	beq.n	800132a <ADC_ConversionStop+0x7e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001312:	689a      	ldr	r2, [r3, #8]
 8001314:	f012 0f02 	tst.w	r2, #2
 8001318:	d107      	bne.n	800132a <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 800131a:	689a      	ldr	r2, [r3, #8]
 800131c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001320:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001324:	f042 0220 	orr.w	r2, r2, #32
 8001328:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800132a:	2902      	cmp	r1, #2
 800132c:	d036      	beq.n	800139c <ADC_ConversionStop+0xf0>
 800132e:	2903      	cmp	r1, #3
 8001330:	d136      	bne.n	80013a0 <ADC_ConversionStop+0xf4>
 8001332:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8001334:	f7ff fc0c 	bl	8000b50 <HAL_GetTick>
 8001338:	4606      	mov	r6, r0

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800133a:	6823      	ldr	r3, [r4, #0]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	422b      	tst	r3, r5
 8001340:	d030      	beq.n	80013a4 <ADC_ConversionStop+0xf8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001342:	f7ff fc05 	bl	8000b50 <HAL_GetTick>
 8001346:	1b80      	subs	r0, r0, r6
 8001348:	2805      	cmp	r0, #5
 800134a:	d9f6      	bls.n	800133a <ADC_ConversionStop+0x8e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800134c:	6823      	ldr	r3, [r4, #0]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	422b      	tst	r3, r5
 8001352:	d0f2      	beq.n	800133a <ADC_ConversionStop+0x8e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001354:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001356:	f043 0310 	orr.w	r3, r3, #16
 800135a:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800135c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800135e:	f043 0301 	orr.w	r3, r3, #1
 8001362:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 8001364:	2001      	movs	r0, #1
 8001366:	e01e      	b.n	80013a6 <ADC_ConversionStop+0xfa>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001368:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800136a:	f043 0310 	orr.w	r3, r3, #16
 800136e:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001370:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001372:	f043 0301 	orr.w	r3, r3, #1
 8001376:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 8001378:	2001      	movs	r0, #1
 800137a:	e014      	b.n	80013a6 <ADC_ConversionStop+0xfa>
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800137c:	2200      	movs	r2, #0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800137e:	6819      	ldr	r1, [r3, #0]
 8001380:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8001384:	d104      	bne.n	8001390 <ADC_ConversionStop+0xe4>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8001386:	4909      	ldr	r1, [pc, #36]	@ (80013ac <ADC_ConversionStop+0x100>)
 8001388:	428a      	cmp	r2, r1
 800138a:	d8ed      	bhi.n	8001368 <ADC_ConversionStop+0xbc>
        Conversion_Timeout_CPU_cycles ++;
 800138c:	3201      	adds	r2, #1
 800138e:	e7f6      	b.n	800137e <ADC_ConversionStop+0xd2>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001390:	2240      	movs	r2, #64	@ 0x40
 8001392:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8001394:	2101      	movs	r1, #1
 8001396:	e7a4      	b.n	80012e2 <ADC_ConversionStop+0x36>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001398:	2504      	movs	r5, #4
 800139a:	e7cb      	b.n	8001334 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800139c:	2508      	movs	r5, #8
 800139e:	e7c9      	b.n	8001334 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80013a0:	2504      	movs	r5, #4
 80013a2:	e7c7      	b.n	8001334 <ADC_ConversionStop+0x88>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 80013a4:	2000      	movs	r0, #0
}
 80013a6:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80013a8:	2000      	movs	r0, #0
 80013aa:	e7fc      	b.n	80013a6 <ADC_ConversionStop+0xfa>
 80013ac:	a33fffff 	.word	0xa33fffff

080013b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80013b0:	b530      	push	{r4, r5, lr}
 80013b2:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013b8:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80013ba:	689a      	ldr	r2, [r3, #8]
 80013bc:	f012 0f01 	tst.w	r2, #1
 80013c0:	d152      	bne.n	8001468 <ADC_Enable+0xb8>
 80013c2:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80013c4:	6899      	ldr	r1, [r3, #8]
 80013c6:	4a2a      	ldr	r2, [pc, #168]	@ (8001470 <ADC_Enable+0xc0>)
 80013c8:	4211      	tst	r1, r2
 80013ca:	d116      	bne.n	80013fa <ADC_Enable+0x4a>
  MODIFY_REG(ADCx->CR,
 80013cc:	689a      	ldr	r2, [r3, #8]
 80013ce:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80013d2:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80013d6:	f042 0201 	orr.w	r2, r2, #1
 80013da:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80013dc:	4b25      	ldr	r3, [pc, #148]	@ (8001474 <ADC_Enable+0xc4>)
 80013de:	689b      	ldr	r3, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80013e0:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 80013e4:	d019      	beq.n	800141a <ADC_Enable+0x6a>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80013e6:	4b24      	ldr	r3, [pc, #144]	@ (8001478 <ADC_Enable+0xc8>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	099b      	lsrs	r3, r3, #6
 80013ec:	4a23      	ldr	r2, [pc, #140]	@ (800147c <ADC_Enable+0xcc>)
 80013ee:	fba2 2303 	umull	r2, r3, r2, r3
 80013f2:	099b      	lsrs	r3, r3, #6
 80013f4:	3301      	adds	r3, #1
 80013f6:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 80013f8:	e00c      	b.n	8001414 <ADC_Enable+0x64>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013fa:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80013fc:	f043 0310 	orr.w	r3, r3, #16
 8001400:	6543      	str	r3, [r0, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001402:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001404:	f043 0301 	orr.w	r3, r3, #1
 8001408:	6583      	str	r3, [r0, #88]	@ 0x58
      return HAL_ERROR;
 800140a:	2001      	movs	r0, #1
 800140c:	e02d      	b.n	800146a <ADC_Enable+0xba>
      {
        wait_loop_index--;
 800140e:	9b01      	ldr	r3, [sp, #4]
 8001410:	3b01      	subs	r3, #1
 8001412:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8001414:	9b01      	ldr	r3, [sp, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1f9      	bne.n	800140e <ADC_Enable+0x5e>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800141a:	f7ff fb99 	bl	8000b50 <HAL_GetTick>
 800141e:	4605      	mov	r5, r0
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001420:	e004      	b.n	800142c <ADC_Enable+0x7c>
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
        {
          LL_ADC_Enable(hadc->Instance);
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001422:	f7ff fb95 	bl	8000b50 <HAL_GetTick>
 8001426:	1b43      	subs	r3, r0, r5
 8001428:	2b02      	cmp	r3, #2
 800142a:	d811      	bhi.n	8001450 <ADC_Enable+0xa0>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800142c:	6823      	ldr	r3, [r4, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	f012 0f01 	tst.w	r2, #1
 8001434:	d116      	bne.n	8001464 <ADC_Enable+0xb4>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001436:	689a      	ldr	r2, [r3, #8]
 8001438:	f012 0f01 	tst.w	r2, #1
 800143c:	d1f1      	bne.n	8001422 <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001444:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8001448:	f042 0201 	orr.w	r2, r2, #1
 800144c:	609a      	str	r2, [r3, #8]
}
 800144e:	e7e8      	b.n	8001422 <ADC_Enable+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001450:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001452:	f043 0310 	orr.w	r3, r3, #16
 8001456:	6563      	str	r3, [r4, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001458:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800145a:	f043 0301 	orr.w	r3, r3, #1
 800145e:	65a3      	str	r3, [r4, #88]	@ 0x58
          
          return HAL_ERROR;
 8001460:	2001      	movs	r0, #1
 8001462:	e002      	b.n	800146a <ADC_Enable+0xba>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001464:	2000      	movs	r0, #0
 8001466:	e000      	b.n	800146a <ADC_Enable+0xba>
 8001468:	2000      	movs	r0, #0
}
 800146a:	b003      	add	sp, #12
 800146c:	bd30      	pop	{r4, r5, pc}
 800146e:	bf00      	nop
 8001470:	8000003f 	.word	0x8000003f
 8001474:	50040300 	.word	0x50040300
 8001478:	20000010 	.word	0x20000010
 800147c:	053e2d63 	.word	0x053e2d63

08001480 <HAL_ADC_Start>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001480:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	f013 0f04 	tst.w	r3, #4
 8001488:	d132      	bne.n	80014f0 <HAL_ADC_Start+0x70>
{
 800148a:	b510      	push	{r4, lr}
 800148c:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 800148e:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8001492:	2b01      	cmp	r3, #1
 8001494:	d02e      	beq.n	80014f4 <HAL_ADC_Start+0x74>
 8001496:	2301      	movs	r3, #1
 8001498:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
    tmp_hal_status = ADC_Enable(hadc);
 800149c:	f7ff ff88 	bl	80013b0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80014a0:	bb10      	cbnz	r0, 80014e8 <HAL_ADC_Start+0x68>
      ADC_STATE_CLR_SET(hadc->State,
 80014a2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80014a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80014a8:	f023 0301 	bic.w	r3, r3, #1
 80014ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014b0:	6563      	str	r3, [r4, #84]	@ 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014b2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80014b4:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80014b8:	d013      	beq.n	80014e2 <HAL_ADC_Start+0x62>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80014ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80014bc:	f023 0306 	bic.w	r3, r3, #6
 80014c0:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80014c2:	6823      	ldr	r3, [r4, #0]
 80014c4:	221c      	movs	r2, #28
 80014c6:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 80014c8:	2300      	movs	r3, #0
 80014ca:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
      LL_ADC_REG_StartConversion(hadc->Instance);
 80014ce:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80014d0:	6893      	ldr	r3, [r2, #8]
 80014d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80014d6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80014da:	f043 0304 	orr.w	r3, r3, #4
 80014de:	6093      	str	r3, [r2, #8]
}
 80014e0:	bd10      	pop	{r4, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 80014e2:	2300      	movs	r3, #0
 80014e4:	65a3      	str	r3, [r4, #88]	@ 0x58
 80014e6:	e7ec      	b.n	80014c2 <HAL_ADC_Start+0x42>
      __HAL_UNLOCK(hadc);
 80014e8:	2300      	movs	r3, #0
 80014ea:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 80014ee:	e7f7      	b.n	80014e0 <HAL_ADC_Start+0x60>
    tmp_hal_status = HAL_BUSY;
 80014f0:	2002      	movs	r0, #2
}
 80014f2:	4770      	bx	lr
    __HAL_LOCK(hadc);
 80014f4:	2002      	movs	r0, #2
 80014f6:	e7f3      	b.n	80014e0 <HAL_ADC_Start+0x60>

080014f8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80014f8:	b538      	push	{r3, r4, r5, lr}
 80014fa:	4604      	mov	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80014fc:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80014fe:	6893      	ldr	r3, [r2, #8]
 8001500:	f013 0302 	ands.w	r3, r3, #2
 8001504:	d000      	beq.n	8001508 <ADC_Disable+0x10>
 8001506:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001508:	6891      	ldr	r1, [r2, #8]
 800150a:	f011 0f01 	tst.w	r1, #1
 800150e:	d039      	beq.n	8001584 <ADC_Disable+0x8c>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 8001510:	2b00      	cmp	r3, #0
 8001512:	d139      	bne.n	8001588 <ADC_Disable+0x90>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001514:	6893      	ldr	r3, [r2, #8]
 8001516:	f003 030d 	and.w	r3, r3, #13
 800151a:	2b01      	cmp	r3, #1
 800151c:	d009      	beq.n	8001532 <ADC_Disable+0x3a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800151e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001520:	f043 0310 	orr.w	r3, r3, #16
 8001524:	6563      	str	r3, [r4, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001526:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	65a3      	str	r3, [r4, #88]	@ 0x58

      return HAL_ERROR;
 800152e:	2001      	movs	r0, #1
 8001530:	e029      	b.n	8001586 <ADC_Disable+0x8e>
  MODIFY_REG(ADCx->CR,
 8001532:	6893      	ldr	r3, [r2, #8]
 8001534:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001538:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800153c:	f043 0302 	orr.w	r3, r3, #2
 8001540:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001542:	6823      	ldr	r3, [r4, #0]
 8001544:	2203      	movs	r2, #3
 8001546:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001548:	f7ff fb02 	bl	8000b50 <HAL_GetTick>
 800154c:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800154e:	6823      	ldr	r3, [r4, #0]
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	f013 0f01 	tst.w	r3, #1
 8001556:	d013      	beq.n	8001580 <ADC_Disable+0x88>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001558:	f7ff fafa 	bl	8000b50 <HAL_GetTick>
 800155c:	1b40      	subs	r0, r0, r5
 800155e:	2802      	cmp	r0, #2
 8001560:	d9f5      	bls.n	800154e <ADC_Disable+0x56>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001562:	6823      	ldr	r3, [r4, #0]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	f013 0f01 	tst.w	r3, #1
 800156a:	d0f0      	beq.n	800154e <ADC_Disable+0x56>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800156c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800156e:	f043 0310 	orr.w	r3, r3, #16
 8001572:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001574:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001576:	f043 0301 	orr.w	r3, r3, #1
 800157a:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 800157c:	2001      	movs	r0, #1
 800157e:	e002      	b.n	8001586 <ADC_Disable+0x8e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001580:	2000      	movs	r0, #0
 8001582:	e000      	b.n	8001586 <ADC_Disable+0x8e>
 8001584:	2000      	movs	r0, #0
}
 8001586:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8001588:	2000      	movs	r0, #0
 800158a:	e7fc      	b.n	8001586 <ADC_Disable+0x8e>

0800158c <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 800158c:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8001590:	2b01      	cmp	r3, #1
 8001592:	d01a      	beq.n	80015ca <HAL_ADC_Stop+0x3e>
{
 8001594:	b510      	push	{r4, lr}
 8001596:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001598:	2301      	movs	r3, #1
 800159a:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800159e:	2103      	movs	r1, #3
 80015a0:	f7ff fe84 	bl	80012ac <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 80015a4:	b118      	cbz	r0, 80015ae <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 80015a6:	2300      	movs	r3, #0
 80015a8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 80015ac:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 80015ae:	4620      	mov	r0, r4
 80015b0:	f7ff ffa2 	bl	80014f8 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 80015b4:	2800      	cmp	r0, #0
 80015b6:	d1f6      	bne.n	80015a6 <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 80015b8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80015ba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80015be:	f023 0301 	bic.w	r3, r3, #1
 80015c2:	f043 0301 	orr.w	r3, r3, #1
 80015c6:	6563      	str	r3, [r4, #84]	@ 0x54
 80015c8:	e7ed      	b.n	80015a6 <HAL_ADC_Stop+0x1a>
  __HAL_LOCK(hadc);
 80015ca:	2002      	movs	r0, #2
}
 80015cc:	4770      	bx	lr
	...

080015d0 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80015d0:	2800      	cmp	r0, #0
 80015d2:	db08      	blt.n	80015e6 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d4:	0109      	lsls	r1, r1, #4
 80015d6:	b2c9      	uxtb	r1, r1
 80015d8:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80015dc:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80015e0:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 80015e4:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e6:	f000 000f 	and.w	r0, r0, #15
 80015ea:	0109      	lsls	r1, r1, #4
 80015ec:	b2c9      	uxtb	r1, r1
 80015ee:	4b01      	ldr	r3, [pc, #4]	@ (80015f4 <__NVIC_SetPriority+0x24>)
 80015f0:	5419      	strb	r1, [r3, r0]
  }
}
 80015f2:	4770      	bx	lr
 80015f4:	e000ed14 	.word	0xe000ed14

080015f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015f8:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015fa:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015fe:	f1c0 0c07 	rsb	ip, r0, #7
 8001602:	f1bc 0f04 	cmp.w	ip, #4
 8001606:	bf28      	it	cs
 8001608:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800160c:	1d03      	adds	r3, r0, #4
 800160e:	2b06      	cmp	r3, #6
 8001610:	d90f      	bls.n	8001632 <NVIC_EncodePriority+0x3a>
 8001612:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001614:	f04f 3eff 	mov.w	lr, #4294967295
 8001618:	fa0e f00c 	lsl.w	r0, lr, ip
 800161c:	ea21 0100 	bic.w	r1, r1, r0
 8001620:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001622:	fa0e fe03 	lsl.w	lr, lr, r3
 8001626:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 800162a:	ea41 0002 	orr.w	r0, r1, r2
 800162e:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001632:	2300      	movs	r3, #0
 8001634:	e7ee      	b.n	8001614 <NVIC_EncodePriority+0x1c>
	...

08001638 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001638:	4a07      	ldr	r2, [pc, #28]	@ (8001658 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800163a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800163c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001640:	041b      	lsls	r3, r3, #16
 8001642:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001644:	0200      	lsls	r0, r0, #8
 8001646:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800164a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800164c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001650:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001654:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001656:	4770      	bx	lr
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800165c:	b510      	push	{r4, lr}
 800165e:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001660:	4b05      	ldr	r3, [pc, #20]	@ (8001678 <HAL_NVIC_SetPriority+0x1c>)
 8001662:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001664:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001668:	f7ff ffc6 	bl	80015f8 <NVIC_EncodePriority>
 800166c:	4601      	mov	r1, r0
 800166e:	4620      	mov	r0, r4
 8001670:	f7ff ffae 	bl	80015d0 <__NVIC_SetPriority>
}
 8001674:	bd10      	pop	{r4, pc}
 8001676:	bf00      	nop
 8001678:	e000ed00 	.word	0xe000ed00

0800167c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800167c:	3801      	subs	r0, #1
 800167e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001682:	d20b      	bcs.n	800169c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001684:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001688:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168a:	4a05      	ldr	r2, [pc, #20]	@ (80016a0 <HAL_SYSTICK_Config+0x24>)
 800168c:	21f0      	movs	r1, #240	@ 0xf0
 800168e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001692:	2000      	movs	r0, #0
 8001694:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001696:	2207      	movs	r2, #7
 8001698:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800169a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800169c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 800169e:	4770      	bx	lr
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00u;
 80016a6:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016a8:	e066      	b.n	8001778 <HAL_GPIO_Init+0xd4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016aa:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016ac:	005e      	lsls	r6, r3, #1
 80016ae:	2403      	movs	r4, #3
 80016b0:	40b4      	lsls	r4, r6
 80016b2:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016b6:	68cc      	ldr	r4, [r1, #12]
 80016b8:	40b4      	lsls	r4, r6
 80016ba:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80016bc:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016be:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016c0:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016c4:	684c      	ldr	r4, [r1, #4]
 80016c6:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80016ca:	409c      	lsls	r4, r3
 80016cc:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80016ce:	6044      	str	r4, [r0, #4]
 80016d0:	e063      	b.n	800179a <HAL_GPIO_Init+0xf6>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016d2:	08dd      	lsrs	r5, r3, #3
 80016d4:	3508      	adds	r5, #8
 80016d6:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016da:	f003 0c07 	and.w	ip, r3, #7
 80016de:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80016e2:	f04f 0e0f 	mov.w	lr, #15
 80016e6:	fa0e fe0c 	lsl.w	lr, lr, ip
 80016ea:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016ee:	690c      	ldr	r4, [r1, #16]
 80016f0:	fa04 f40c 	lsl.w	r4, r4, ip
 80016f4:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 80016f8:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80016fc:	e064      	b.n	80017c8 <HAL_GPIO_Init+0x124>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80016fe:	2404      	movs	r4, #4
 8001700:	e000      	b.n	8001704 <HAL_GPIO_Init+0x60>
 8001702:	2400      	movs	r4, #0
 8001704:	fa04 f40e 	lsl.w	r4, r4, lr
 8001708:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 800170a:	f10c 0c02 	add.w	ip, ip, #2
 800170e:	4d4f      	ldr	r5, [pc, #316]	@ (800184c <HAL_GPIO_Init+0x1a8>)
 8001710:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001714:	4c4e      	ldr	r4, [pc, #312]	@ (8001850 <HAL_GPIO_Init+0x1ac>)
 8001716:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001718:	43d4      	mvns	r4, r2
 800171a:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800171e:	684f      	ldr	r7, [r1, #4]
 8001720:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 8001724:	d001      	beq.n	800172a <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 8001726:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800172a:	4d49      	ldr	r5, [pc, #292]	@ (8001850 <HAL_GPIO_Init+0x1ac>)
 800172c:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 800172e:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001730:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001734:	684f      	ldr	r7, [r1, #4]
 8001736:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 800173a:	d001      	beq.n	8001740 <HAL_GPIO_Init+0x9c>
        {
          temp |= iocurrent;
 800173c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8001740:	4d43      	ldr	r5, [pc, #268]	@ (8001850 <HAL_GPIO_Init+0x1ac>)
 8001742:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001744:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 8001748:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800174c:	684f      	ldr	r7, [r1, #4]
 800174e:	f417 3f80 	tst.w	r7, #65536	@ 0x10000
 8001752:	d001      	beq.n	8001758 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8001754:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 8001758:	4d3d      	ldr	r5, [pc, #244]	@ (8001850 <HAL_GPIO_Init+0x1ac>)
 800175a:	f8c5 6080 	str.w	r6, [r5, #128]	@ 0x80

        temp = EXTI->EMR1;
 800175e:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 8001762:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001764:	684e      	ldr	r6, [r1, #4]
 8001766:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 800176a:	d001      	beq.n	8001770 <HAL_GPIO_Init+0xcc>
        {
          temp |= iocurrent;
 800176c:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->EMR1 = temp;
 8001770:	4a37      	ldr	r2, [pc, #220]	@ (8001850 <HAL_GPIO_Init+0x1ac>)
 8001772:	f8c2 4084 	str.w	r4, [r2, #132]	@ 0x84
      }
    }

    position++;
 8001776:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001778:	680a      	ldr	r2, [r1, #0]
 800177a:	fa32 f403 	lsrs.w	r4, r2, r3
 800177e:	d064      	beq.n	800184a <HAL_GPIO_Init+0x1a6>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001780:	f04f 0c01 	mov.w	ip, #1
 8001784:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8001788:	ea1c 0202 	ands.w	r2, ip, r2
 800178c:	d0f3      	beq.n	8001776 <HAL_GPIO_Init+0xd2>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800178e:	684c      	ldr	r4, [r1, #4]
 8001790:	f004 0403 	and.w	r4, r4, #3
 8001794:	3c01      	subs	r4, #1
 8001796:	2c01      	cmp	r4, #1
 8001798:	d987      	bls.n	80016aa <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800179a:	684c      	ldr	r4, [r1, #4]
 800179c:	f004 0403 	and.w	r4, r4, #3
 80017a0:	2c03      	cmp	r4, #3
 80017a2:	d00c      	beq.n	80017be <HAL_GPIO_Init+0x11a>
        temp = GPIOx->PUPDR;
 80017a4:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017a6:	005d      	lsls	r5, r3, #1
 80017a8:	f04f 0c03 	mov.w	ip, #3
 80017ac:	fa0c fc05 	lsl.w	ip, ip, r5
 80017b0:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017b4:	688c      	ldr	r4, [r1, #8]
 80017b6:	40ac      	lsls	r4, r5
 80017b8:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 80017bc:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017be:	684c      	ldr	r4, [r1, #4]
 80017c0:	f004 0403 	and.w	r4, r4, #3
 80017c4:	2c02      	cmp	r4, #2
 80017c6:	d084      	beq.n	80016d2 <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 80017c8:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017ca:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80017ce:	f04f 0c03 	mov.w	ip, #3
 80017d2:	fa0c fc0e 	lsl.w	ip, ip, lr
 80017d6:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017da:	684c      	ldr	r4, [r1, #4]
 80017dc:	f004 0403 	and.w	r4, r4, #3
 80017e0:	fa04 f40e 	lsl.w	r4, r4, lr
 80017e4:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80017e8:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017ea:	684c      	ldr	r4, [r1, #4]
 80017ec:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80017f0:	d0c1      	beq.n	8001776 <HAL_GPIO_Init+0xd2>
        temp = SYSCFG->EXTICR[position >> 2u];
 80017f2:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80017f6:	f10c 0502 	add.w	r5, ip, #2
 80017fa:	4c14      	ldr	r4, [pc, #80]	@ (800184c <HAL_GPIO_Init+0x1a8>)
 80017fc:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001800:	f003 0e03 	and.w	lr, r3, #3
 8001804:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001808:	240f      	movs	r4, #15
 800180a:	fa04 f40e 	lsl.w	r4, r4, lr
 800180e:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001812:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8001816:	f43f af74 	beq.w	8001702 <HAL_GPIO_Init+0x5e>
 800181a:	4c0e      	ldr	r4, [pc, #56]	@ (8001854 <HAL_GPIO_Init+0x1b0>)
 800181c:	42a0      	cmp	r0, r4
 800181e:	d00e      	beq.n	800183e <HAL_GPIO_Init+0x19a>
 8001820:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001824:	42a0      	cmp	r0, r4
 8001826:	d00c      	beq.n	8001842 <HAL_GPIO_Init+0x19e>
 8001828:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800182c:	42a0      	cmp	r0, r4
 800182e:	d00a      	beq.n	8001846 <HAL_GPIO_Init+0x1a2>
 8001830:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001834:	42a0      	cmp	r0, r4
 8001836:	f43f af62 	beq.w	80016fe <HAL_GPIO_Init+0x5a>
 800183a:	2407      	movs	r4, #7
 800183c:	e762      	b.n	8001704 <HAL_GPIO_Init+0x60>
 800183e:	2401      	movs	r4, #1
 8001840:	e760      	b.n	8001704 <HAL_GPIO_Init+0x60>
 8001842:	2402      	movs	r4, #2
 8001844:	e75e      	b.n	8001704 <HAL_GPIO_Init+0x60>
 8001846:	2403      	movs	r4, #3
 8001848:	e75c      	b.n	8001704 <HAL_GPIO_Init+0x60>
  }
}
 800184a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800184c:	40010000 	.word	0x40010000
 8001850:	58000800 	.word	0x58000800
 8001854:	48000400 	.word	0x48000400

08001858 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001858:	6903      	ldr	r3, [r0, #16]
 800185a:	4219      	tst	r1, r3
 800185c:	d001      	beq.n	8001862 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 800185e:	2001      	movs	r0, #1
 8001860:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001862:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8001864:	4770      	bx	lr

08001866 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001866:	b10a      	cbz	r2, 800186c <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001868:	6181      	str	r1, [r0, #24]
 800186a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800186c:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 800186e:	4770      	bx	lr

08001870 <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001870:	4770      	bx	lr
	...

08001874 <HAL_PWR_EnableBkUpAccess>:
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001874:	4a02      	ldr	r2, [pc, #8]	@ (8001880 <HAL_PWR_EnableBkUpAccess+0xc>)
 8001876:	6813      	ldr	r3, [r2, #0]
 8001878:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800187c:	6013      	str	r3, [r2, #0]
}
 800187e:	4770      	bx	lr
 8001880:	58000400 	.word	0x58000400

08001884 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8001884:	4b02      	ldr	r3, [pc, #8]	@ (8001890 <HAL_PWREx_GetVoltageRange+0xc>)
 8001886:	6818      	ldr	r0, [r3, #0]
}
 8001888:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	58000400 	.word	0x58000400

08001894 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8001894:	b530      	push	{r4, r5, lr}
 8001896:	b08d      	sub	sp, #52	@ 0x34
 8001898:	4605      	mov	r5, r0
 800189a:	468e      	mov	lr, r1
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800189c:	4c2b      	ldr	r4, [pc, #172]	@ (800194c <RCC_SetFlashLatency+0xb8>)
 800189e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018a2:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 80018a6:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80018aa:	ab05      	add	r3, sp, #20
 80018ac:	f104 0210 	add.w	r2, r4, #16
 80018b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80018b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80018b6:	f10d 0c04 	add.w	ip, sp, #4
 80018ba:	341c      	adds	r4, #28
 80018bc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018c0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018c4:	f5be 7f00 	cmp.w	lr, #512	@ 0x200
 80018c8:	d007      	beq.n	80018da <RCC_SetFlashLatency+0x46>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80018ca:	2300      	movs	r3, #0
 80018cc:	e014      	b.n	80018f8 <RCC_SetFlashLatency+0x64>
        latency = FLASH_LATENCY_RANGE[index];
 80018ce:	aa0c      	add	r2, sp, #48	@ 0x30
 80018d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80018d4:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 80018d8:	e01e      	b.n	8001918 <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80018da:	2300      	movs	r3, #0
 80018dc:	2b03      	cmp	r3, #3
 80018de:	d808      	bhi.n	80018f2 <RCC_SetFlashLatency+0x5e>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80018e0:	aa0c      	add	r2, sp, #48	@ 0x30
 80018e2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80018e6:	f852 2c10 	ldr.w	r2, [r2, #-16]
 80018ea:	42aa      	cmp	r2, r5
 80018ec:	d2ef      	bcs.n	80018ce <RCC_SetFlashLatency+0x3a>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80018ee:	3301      	adds	r3, #1
 80018f0:	e7f4      	b.n	80018dc <RCC_SetFlashLatency+0x48>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80018f2:	2500      	movs	r5, #0
 80018f4:	e010      	b.n	8001918 <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80018f6:	3301      	adds	r3, #1
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d80c      	bhi.n	8001916 <RCC_SetFlashLatency+0x82>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80018fc:	aa0c      	add	r2, sp, #48	@ 0x30
 80018fe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001902:	f852 2c1c 	ldr.w	r2, [r2, #-28]
 8001906:	42aa      	cmp	r2, r5
 8001908:	d3f5      	bcc.n	80018f6 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800190a:	aa0c      	add	r2, sp, #48	@ 0x30
 800190c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001910:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 8001914:	e000      	b.n	8001918 <RCC_SetFlashLatency+0x84>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8001916:	2500      	movs	r5, #0
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8001918:	4a0d      	ldr	r2, [pc, #52]	@ (8001950 <RCC_SetFlashLatency+0xbc>)
 800191a:	6813      	ldr	r3, [r2, #0]
 800191c:	f023 0307 	bic.w	r3, r3, #7
 8001920:	432b      	orrs	r3, r5
 8001922:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001924:	f7ff f914 	bl	8000b50 <HAL_GetTick>
 8001928:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800192a:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <RCC_SetFlashLatency+0xbc>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	42ab      	cmp	r3, r5
 8001934:	d006      	beq.n	8001944 <RCC_SetFlashLatency+0xb0>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001936:	f7ff f90b 	bl	8000b50 <HAL_GetTick>
 800193a:	1b00      	subs	r0, r0, r4
 800193c:	2802      	cmp	r0, #2
 800193e:	d9f4      	bls.n	800192a <RCC_SetFlashLatency+0x96>
    {
      return HAL_TIMEOUT;
 8001940:	2003      	movs	r0, #3
 8001942:	e000      	b.n	8001946 <RCC_SetFlashLatency+0xb2>
    }
  }
  return HAL_OK;
 8001944:	2000      	movs	r0, #0
}
 8001946:	b00d      	add	sp, #52	@ 0x34
 8001948:	bd30      	pop	{r4, r5, pc}
 800194a:	bf00      	nop
 800194c:	08003858 	.word	0x08003858
 8001950:	58004000 	.word	0x58004000

08001954 <RCC_SetFlashLatencyFromMSIRange>:
{
 8001954:	b510      	push	{r4, lr}
  if (MSI_Range > RCC_MSIRANGE_11)
 8001956:	28b0      	cmp	r0, #176	@ 0xb0
 8001958:	d916      	bls.n	8001988 <RCC_SetFlashLatencyFromMSIRange+0x34>
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800195a:	4b0e      	ldr	r3, [pc, #56]	@ (8001994 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 800195c:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800195e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001962:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8001966:	f003 030f 	and.w	r3, r3, #15
 800196a:	4a0b      	ldr	r2, [pc, #44]	@ (8001998 <RCC_SetFlashLatencyFromMSIRange+0x44>)
 800196c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001970:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8001974:	f7ff ff86 	bl	8001884 <HAL_PWREx_GetVoltageRange>
 8001978:	4601      	mov	r1, r0
 800197a:	4b08      	ldr	r3, [pc, #32]	@ (800199c <RCC_SetFlashLatencyFromMSIRange+0x48>)
 800197c:	fba3 3404 	umull	r3, r4, r3, r4
 8001980:	0ca0      	lsrs	r0, r4, #18
 8001982:	f7ff ff87 	bl	8001894 <RCC_SetFlashLatency>
}
 8001986:	bd10      	pop	{r4, pc}
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8001988:	f3c0 1003 	ubfx	r0, r0, #4, #4
 800198c:	4b01      	ldr	r3, [pc, #4]	@ (8001994 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 800198e:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 8001992:	e7e4      	b.n	800195e <RCC_SetFlashLatencyFromMSIRange+0xa>
 8001994:	08003930 	.word	0x08003930
 8001998:	08003990 	.word	0x08003990
 800199c:	431bde83 	.word	0x431bde83

080019a0 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80019a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019a4:	689b      	ldr	r3, [r3, #8]
  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80019a6:	f013 030c 	ands.w	r3, r3, #12
 80019aa:	d10d      	bne.n	80019c8 <HAL_RCC_GetSysClockFreq+0x28>
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80019ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 80019b6:	2bb0      	cmp	r3, #176	@ 0xb0
 80019b8:	d804      	bhi.n	80019c4 <HAL_RCC_GetSysClockFreq+0x24>
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80019ba:	091b      	lsrs	r3, r3, #4
 80019bc:	4a25      	ldr	r2, [pc, #148]	@ (8001a54 <HAL_RCC_GetSysClockFreq+0xb4>)
 80019be:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80019c2:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 80019c4:	23b0      	movs	r3, #176	@ 0xb0
 80019c6:	e7f8      	b.n	80019ba <HAL_RCC_GetSysClockFreq+0x1a>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019c8:	2b04      	cmp	r3, #4
 80019ca:	d03e      	beq.n	8001a4a <HAL_RCC_GetSysClockFreq+0xaa>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019cc:	2b08      	cmp	r3, #8
 80019ce:	d010      	beq.n	80019f2 <HAL_RCC_GetSysClockFreq+0x52>
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80019d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d031      	beq.n	8001a42 <HAL_RCC_GetSysClockFreq+0xa2>
 80019de:	2b03      	cmp	r3, #3
 80019e0:	d10f      	bne.n	8001a02 <HAL_RCC_GetSysClockFreq+0x62>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80019e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80019ec:	d12b      	bne.n	8001a46 <HAL_RCC_GetSysClockFreq+0xa6>
          pllinputfreq = HSE_VALUE;
 80019ee:	481a      	ldr	r0, [pc, #104]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xb8>)
 80019f0:	e012      	b.n	8001a18 <HAL_RCC_GetSysClockFreq+0x78>
 80019f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80019fc:	d027      	beq.n	8001a4e <HAL_RCC_GetSysClockFreq+0xae>
      sysclockfreq = HSE_VALUE / 2U;
 80019fe:	4817      	ldr	r0, [pc, #92]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a00:	4770      	bx	lr
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001a02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001a0c:	2bb0      	cmp	r3, #176	@ 0xb0
 8001a0e:	d816      	bhi.n	8001a3e <HAL_RCC_GetSysClockFreq+0x9e>
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8001a10:	091b      	lsrs	r3, r3, #4
 8001a12:	4a10      	ldr	r2, [pc, #64]	@ (8001a54 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001a14:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001a18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a1c:	68d3      	ldr	r3, [r2, #12]
 8001a1e:	f3c3 2306 	ubfx	r3, r3, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8001a22:	fb03 f000 	mul.w	r0, r3, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001a26:	68d3      	ldr	r3, [r2, #12]
 8001a28:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	fbb0 f0f3 	udiv	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001a32:	68d3      	ldr	r3, [r2, #12]
 8001a34:	0f5b      	lsrs	r3, r3, #29
 8001a36:	3301      	adds	r3, #1
 8001a38:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a3c:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 8001a3e:	23b0      	movs	r3, #176	@ 0xb0
 8001a40:	e7e6      	b.n	8001a10 <HAL_RCC_GetSysClockFreq+0x70>
    switch (pllsource)
 8001a42:	4806      	ldr	r0, [pc, #24]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a44:	e7e8      	b.n	8001a18 <HAL_RCC_GetSysClockFreq+0x78>
          pllinputfreq = HSE_VALUE / 2U;
 8001a46:	4805      	ldr	r0, [pc, #20]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a48:	e7e6      	b.n	8001a18 <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = HSI_VALUE;
 8001a4a:	4804      	ldr	r0, [pc, #16]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a4c:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8001a4e:	4802      	ldr	r0, [pc, #8]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xb8>)
}
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	08003930 	.word	0x08003930
 8001a58:	01e84800 	.word	0x01e84800
 8001a5c:	00f42400 	.word	0x00f42400

08001a60 <HAL_RCC_GetHCLKFreq>:
{
 8001a60:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8001a62:	f7ff ff9d 	bl	80019a0 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001a66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001a70:	4a02      	ldr	r2, [pc, #8]	@ (8001a7c <HAL_RCC_GetHCLKFreq+0x1c>)
 8001a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001a76:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a7a:	bd08      	pop	{r3, pc}
 8001a7c:	08003990 	.word	0x08003990

08001a80 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8001a80:	2800      	cmp	r0, #0
 8001a82:	f000 8372 	beq.w	800216a <HAL_RCC_OscConfig+0x6ea>
{
 8001a86:	b538      	push	{r3, r4, r5, lr}
 8001a88:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a8a:	6803      	ldr	r3, [r0, #0]
 8001a8c:	f013 0f20 	tst.w	r3, #32
 8001a90:	d02d      	beq.n	8001aee <HAL_RCC_OscConfig+0x6e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001a92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a96:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001a98:	68d2      	ldr	r2, [r2, #12]
 8001a9a:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001a9e:	f013 030c 	ands.w	r3, r3, #12
 8001aa2:	d058      	beq.n	8001b56 <HAL_RCC_OscConfig+0xd6>
 8001aa4:	2b0c      	cmp	r3, #12
 8001aa6:	d054      	beq.n	8001b52 <HAL_RCC_OscConfig+0xd2>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001aa8:	69e3      	ldr	r3, [r4, #28]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f000 80a0 	beq.w	8001bf0 <HAL_RCC_OscConfig+0x170>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001ab0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ab4:	6813      	ldr	r3, [r2, #0]
 8001ab6:	f043 0301 	orr.w	r3, r3, #1
 8001aba:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001abc:	f7ff f848 	bl	8000b50 <HAL_GetTick>
 8001ac0:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001ac2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f013 0f02 	tst.w	r3, #2
 8001acc:	f000 8088 	beq.w	8001be0 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ad0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001ad2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ad6:	6811      	ldr	r1, [r2, #0]
 8001ad8:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8001adc:	430b      	orrs	r3, r1
 8001ade:	6013      	str	r3, [r2, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ae0:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001ae2:	6853      	ldr	r3, [r2, #4]
 8001ae4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001ae8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001aec:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aee:	6823      	ldr	r3, [r4, #0]
 8001af0:	f013 0f01 	tst.w	r3, #1
 8001af4:	f000 809a 	beq.w	8001c2c <HAL_RCC_OscConfig+0x1ac>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001af8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001afc:	6893      	ldr	r3, [r2, #8]
 8001afe:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001b02:	68d2      	ldr	r2, [r2, #12]
 8001b04:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001b08:	2b08      	cmp	r3, #8
 8001b0a:	f000 808b 	beq.w	8001c24 <HAL_RCC_OscConfig+0x1a4>
 8001b0e:	2b0c      	cmp	r3, #12
 8001b10:	f000 8085 	beq.w	8001c1e <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b14:	6863      	ldr	r3, [r4, #4]
 8001b16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b1a:	f000 80b0 	beq.w	8001c7e <HAL_RCC_OscConfig+0x1fe>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001b1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b22:	6813      	ldr	r3, [r2, #0]
 8001b24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b28:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b2a:	6863      	ldr	r3, [r4, #4]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	f000 80ad 	beq.w	8001c8c <HAL_RCC_OscConfig+0x20c>
        tickstart = HAL_GetTick();
 8001b32:	f7ff f80d 	bl	8000b50 <HAL_GetTick>
 8001b36:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001b38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001b42:	d173      	bne.n	8001c2c <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b44:	f7ff f804 	bl	8000b50 <HAL_GetTick>
 8001b48:	1b40      	subs	r0, r0, r5
 8001b4a:	2864      	cmp	r0, #100	@ 0x64
 8001b4c:	d9f4      	bls.n	8001b38 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8001b4e:	2003      	movs	r0, #3
 8001b50:	e316      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8001b52:	2a01      	cmp	r2, #1
 8001b54:	d1a8      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x28>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001b56:	69e3      	ldr	r3, [r4, #28]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	f000 8308 	beq.w	800216e <HAL_RCC_OscConfig+0x6ee>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b5e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001b6a:	2bb0      	cmp	r3, #176	@ 0xb0
 8001b6c:	d821      	bhi.n	8001bb2 <HAL_RCC_OscConfig+0x132>
 8001b6e:	4298      	cmp	r0, r3
 8001b70:	d921      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x136>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b72:	f7ff feef 	bl	8001954 <RCC_SetFlashLatencyFromMSIRange>
 8001b76:	2800      	cmp	r0, #0
 8001b78:	f040 82fb 	bne.w	8002172 <HAL_RCC_OscConfig+0x6f2>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b7c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001b7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b82:	6811      	ldr	r1, [r2, #0]
 8001b84:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8001b88:	430b      	orrs	r3, r1
 8001b8a:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b8c:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001b8e:	6853      	ldr	r3, [r2, #4]
 8001b90:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001b94:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001b98:	6053      	str	r3, [r2, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001b9a:	f7ff ff61 	bl	8001a60 <HAL_RCC_GetHCLKFreq>
 8001b9e:	4bbf      	ldr	r3, [pc, #764]	@ (8001e9c <HAL_RCC_OscConfig+0x41c>)
 8001ba0:	6018      	str	r0, [r3, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001ba2:	4bbf      	ldr	r3, [pc, #764]	@ (8001ea0 <HAL_RCC_OscConfig+0x420>)
 8001ba4:	6818      	ldr	r0, [r3, #0]
 8001ba6:	f7fe ff89 	bl	8000abc <HAL_InitTick>
 8001baa:	2800      	cmp	r0, #0
 8001bac:	d09f      	beq.n	8001aee <HAL_RCC_OscConfig+0x6e>
          return HAL_ERROR;
 8001bae:	2001      	movs	r0, #1
 8001bb0:	e2e6      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
    msiRange = LL_RCC_MSIRANGE_11;
 8001bb2:	23b0      	movs	r3, #176	@ 0xb0
 8001bb4:	e7db      	b.n	8001b6e <HAL_RCC_OscConfig+0xee>
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001bb6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bba:	6813      	ldr	r3, [r2, #0]
 8001bbc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001bc0:	4318      	orrs	r0, r3
 8001bc2:	6010      	str	r0, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bc4:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001bc6:	6853      	ldr	r3, [r2, #4]
 8001bc8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001bcc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001bd0:	6053      	str	r3, [r2, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bd2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001bd4:	f7ff febe 	bl	8001954 <RCC_SetFlashLatencyFromMSIRange>
 8001bd8:	2800      	cmp	r0, #0
 8001bda:	d0de      	beq.n	8001b9a <HAL_RCC_OscConfig+0x11a>
            return HAL_ERROR;
 8001bdc:	2001      	movs	r0, #1
 8001bde:	e2cf      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001be0:	f7fe ffb6 	bl	8000b50 <HAL_GetTick>
 8001be4:	1b40      	subs	r0, r0, r5
 8001be6:	2802      	cmp	r0, #2
 8001be8:	f67f af6b 	bls.w	8001ac2 <HAL_RCC_OscConfig+0x42>
            return HAL_TIMEOUT;
 8001bec:	2003      	movs	r0, #3
 8001bee:	e2c7      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001bf0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bf4:	6813      	ldr	r3, [r2, #0]
 8001bf6:	f023 0301 	bic.w	r3, r3, #1
 8001bfa:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001bfc:	f7fe ffa8 	bl	8000b50 <HAL_GetTick>
 8001c00:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001c02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f013 0f02 	tst.w	r3, #2
 8001c0c:	f43f af6f 	beq.w	8001aee <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c10:	f7fe ff9e 	bl	8000b50 <HAL_GetTick>
 8001c14:	1b40      	subs	r0, r0, r5
 8001c16:	2802      	cmp	r0, #2
 8001c18:	d9f3      	bls.n	8001c02 <HAL_RCC_OscConfig+0x182>
            return HAL_TIMEOUT;
 8001c1a:	2003      	movs	r0, #3
 8001c1c:	e2b0      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8001c1e:	2a03      	cmp	r2, #3
 8001c20:	f47f af78 	bne.w	8001b14 <HAL_RCC_OscConfig+0x94>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001c24:	6863      	ldr	r3, [r4, #4]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	f000 82a5 	beq.w	8002176 <HAL_RCC_OscConfig+0x6f6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c2c:	6823      	ldr	r3, [r4, #0]
 8001c2e:	f013 0f02 	tst.w	r3, #2
 8001c32:	d054      	beq.n	8001cde <HAL_RCC_OscConfig+0x25e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001c34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c38:	6893      	ldr	r3, [r2, #8]
 8001c3a:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001c3e:	68d2      	ldr	r2, [r2, #12]
 8001c40:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001c44:	2b04      	cmp	r3, #4
 8001c46:	d033      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x230>
 8001c48:	2b0c      	cmp	r3, #12
 8001c4a:	d02f      	beq.n	8001cac <HAL_RCC_OscConfig+0x22c>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c4c:	68e3      	ldr	r3, [r4, #12]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d071      	beq.n	8001d36 <HAL_RCC_OscConfig+0x2b6>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001c52:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c56:	6813      	ldr	r3, [r2, #0]
 8001c58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c5c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c5e:	f7fe ff77 	bl	8000b50 <HAL_GetTick>
 8001c62:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001c64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001c6e:	d12d      	bne.n	8001ccc <HAL_RCC_OscConfig+0x24c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c70:	f7fe ff6e 	bl	8000b50 <HAL_GetTick>
 8001c74:	1b40      	subs	r0, r0, r5
 8001c76:	2802      	cmp	r0, #2
 8001c78:	d9f4      	bls.n	8001c64 <HAL_RCC_OscConfig+0x1e4>
            return HAL_TIMEOUT;
 8001c7a:	2003      	movs	r0, #3
 8001c7c:	e280      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001c7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c82:	6813      	ldr	r3, [r2, #0]
 8001c84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c88:	6013      	str	r3, [r2, #0]
}
 8001c8a:	e74e      	b.n	8001b2a <HAL_RCC_OscConfig+0xaa>
        tickstart = HAL_GetTick();
 8001c8c:	f7fe ff60 	bl	8000b50 <HAL_GetTick>
 8001c90:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001c92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001c9c:	d0c6      	beq.n	8001c2c <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c9e:	f7fe ff57 	bl	8000b50 <HAL_GetTick>
 8001ca2:	1b40      	subs	r0, r0, r5
 8001ca4:	2864      	cmp	r0, #100	@ 0x64
 8001ca6:	d9f4      	bls.n	8001c92 <HAL_RCC_OscConfig+0x212>
            return HAL_TIMEOUT;
 8001ca8:	2003      	movs	r0, #3
 8001caa:	e269      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8001cac:	2a02      	cmp	r2, #2
 8001cae:	d1cd      	bne.n	8001c4c <HAL_RCC_OscConfig+0x1cc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001cb0:	68e3      	ldr	r3, [r4, #12]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 8261 	beq.w	800217a <HAL_RCC_OscConfig+0x6fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb8:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001cba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cbe:	6853      	ldr	r3, [r2, #4]
 8001cc0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001cc4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001cc8:	6053      	str	r3, [r2, #4]
}
 8001cca:	e008      	b.n	8001cde <HAL_RCC_OscConfig+0x25e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ccc:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001cce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001cd2:	6853      	ldr	r3, [r2, #4]
 8001cd4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001cd8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001cdc:	6053      	str	r3, [r2, #4]
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001cde:	6823      	ldr	r3, [r4, #0]
 8001ce0:	f013 0f18 	tst.w	r3, #24
 8001ce4:	f000 80de 	beq.w	8001ea4 <HAL_RCC_OscConfig+0x424>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ce8:	6962      	ldr	r2, [r4, #20]
 8001cea:	2a00      	cmp	r2, #0
 8001cec:	f000 80a3 	beq.w	8001e36 <HAL_RCC_OscConfig+0x3b6>
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8001cf0:	f013 0f10 	tst.w	r3, #16
 8001cf4:	d070      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x358>
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001cf6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cfe:	f013 0f02 	tst.w	r3, #2
 8001d02:	d12e      	bne.n	8001d62 <HAL_RCC_OscConfig+0x2e2>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001d04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d08:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
          tickstart = HAL_GetTick();
 8001d14:	f7fe ff1c 	bl	8000b50 <HAL_GetTick>
 8001d18:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001d1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d22:	f013 0f02 	tst.w	r3, #2
 8001d26:	d11c      	bne.n	8001d62 <HAL_RCC_OscConfig+0x2e2>
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001d28:	f7fe ff12 	bl	8000b50 <HAL_GetTick>
 8001d2c:	1b40      	subs	r0, r0, r5
 8001d2e:	2802      	cmp	r0, #2
 8001d30:	d9f3      	bls.n	8001d1a <HAL_RCC_OscConfig+0x29a>
              return HAL_TIMEOUT;
 8001d32:	2003      	movs	r0, #3
 8001d34:	e224      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001d36:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d3a:	6813      	ldr	r3, [r2, #0]
 8001d3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d40:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001d42:	f7fe ff05 	bl	8000b50 <HAL_GetTick>
 8001d46:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001d48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001d52:	d0c4      	beq.n	8001cde <HAL_RCC_OscConfig+0x25e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d54:	f7fe fefc 	bl	8000b50 <HAL_GetTick>
 8001d58:	1b40      	subs	r0, r0, r5
 8001d5a:	2802      	cmp	r0, #2
 8001d5c:	d9f4      	bls.n	8001d48 <HAL_RCC_OscConfig+0x2c8>
            return HAL_TIMEOUT;
 8001d5e:	2003      	movs	r0, #3
 8001d60:	e20e      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001d62:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d66:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001d6a:	f043 0304 	orr.w	r3, r3, #4
 8001d6e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8001d72:	f7fe feed 	bl	8000b50 <HAL_GetTick>
 8001d76:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001d78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d80:	f013 0f08 	tst.w	r3, #8
 8001d84:	d106      	bne.n	8001d94 <HAL_RCC_OscConfig+0x314>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001d86:	f7fe fee3 	bl	8000b50 <HAL_GetTick>
 8001d8a:	1b40      	subs	r0, r0, r5
 8001d8c:	2803      	cmp	r0, #3
 8001d8e:	d9f3      	bls.n	8001d78 <HAL_RCC_OscConfig+0x2f8>
            return HAL_TIMEOUT;
 8001d90:	2003      	movs	r0, #3
 8001d92:	e1f5      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8001d94:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001d96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d9a:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001d9e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001da2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001da6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001daa:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001dae:	f023 0301 	bic.w	r3, r3, #1
 8001db2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8001db6:	f7fe fecb 	bl	8000b50 <HAL_GetTick>
 8001dba:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001dbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dc4:	f013 0f02 	tst.w	r3, #2
 8001dc8:	d06c      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001dca:	f7fe fec1 	bl	8000b50 <HAL_GetTick>
 8001dce:	1b40      	subs	r0, r0, r5
 8001dd0:	2802      	cmp	r0, #2
 8001dd2:	d9f3      	bls.n	8001dbc <HAL_RCC_OscConfig+0x33c>
            return HAL_TIMEOUT;
 8001dd4:	2003      	movs	r0, #3
 8001dd6:	e1d3      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001dd8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ddc:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001de0:	f043 0301 	orr.w	r3, r3, #1
 8001de4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8001de8:	f7fe feb2 	bl	8000b50 <HAL_GetTick>
 8001dec:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001dee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001df6:	f013 0f02 	tst.w	r3, #2
 8001dfa:	d106      	bne.n	8001e0a <HAL_RCC_OscConfig+0x38a>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001dfc:	f7fe fea8 	bl	8000b50 <HAL_GetTick>
 8001e00:	1b40      	subs	r0, r0, r5
 8001e02:	2802      	cmp	r0, #2
 8001e04:	d9f3      	bls.n	8001dee <HAL_RCC_OscConfig+0x36e>
            return HAL_TIMEOUT;
 8001e06:	2003      	movs	r0, #3
 8001e08:	e1ba      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001e0a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e0e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001e12:	f023 0304 	bic.w	r3, r3, #4
 8001e16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e22:	f013 0f08 	tst.w	r3, #8
 8001e26:	d03d      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001e28:	f7fe fe92 	bl	8000b50 <HAL_GetTick>
 8001e2c:	1b40      	subs	r0, r0, r5
 8001e2e:	2803      	cmp	r0, #3
 8001e30:	d9f3      	bls.n	8001e1a <HAL_RCC_OscConfig+0x39a>
            return HAL_TIMEOUT;
 8001e32:	2003      	movs	r0, #3
 8001e34:	e1a4      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001e36:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e3a:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001e3e:	f023 0304 	bic.w	r3, r3, #4
 8001e42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8001e46:	f7fe fe83 	bl	8000b50 <HAL_GetTick>
 8001e4a:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001e4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e54:	f013 0f08 	tst.w	r3, #8
 8001e58:	d118      	bne.n	8001e8c <HAL_RCC_OscConfig+0x40c>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001e5a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e5e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001e62:	f023 0301 	bic.w	r3, r3, #1
 8001e66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8001e6a:	f7fe fe71 	bl	8000b50 <HAL_GetTick>
 8001e6e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001e70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e78:	f013 0f02 	tst.w	r3, #2
 8001e7c:	d012      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x424>
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001e7e:	f7fe fe67 	bl	8000b50 <HAL_GetTick>
 8001e82:	1b40      	subs	r0, r0, r5
 8001e84:	2802      	cmp	r0, #2
 8001e86:	d9f3      	bls.n	8001e70 <HAL_RCC_OscConfig+0x3f0>
          return HAL_TIMEOUT;
 8001e88:	2003      	movs	r0, #3
 8001e8a:	e179      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001e8c:	f7fe fe60 	bl	8000b50 <HAL_GetTick>
 8001e90:	1b40      	subs	r0, r0, r5
 8001e92:	2803      	cmp	r0, #3
 8001e94:	d9da      	bls.n	8001e4c <HAL_RCC_OscConfig+0x3cc>
          return HAL_TIMEOUT;
 8001e96:	2003      	movs	r0, #3
 8001e98:	e172      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
 8001e9a:	bf00      	nop
 8001e9c:	20000010 	.word	0x20000010
 8001ea0:	2000000c 	.word	0x2000000c
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ea4:	6823      	ldr	r3, [r4, #0]
 8001ea6:	f013 0f04 	tst.w	r3, #4
 8001eaa:	d068      	beq.n	8001f7e <HAL_RCC_OscConfig+0x4fe>
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eac:	4bb7      	ldr	r3, [pc, #732]	@ (800218c <HAL_RCC_OscConfig+0x70c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001eb4:	d027      	beq.n	8001f06 <HAL_RCC_OscConfig+0x486>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eb6:	68a3      	ldr	r3, [r4, #8]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d035      	beq.n	8001f28 <HAL_RCC_OscConfig+0x4a8>
 8001ebc:	2b05      	cmp	r3, #5
 8001ebe:	d03c      	beq.n	8001f3a <HAL_RCC_OscConfig+0x4ba>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001ec0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ec4:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001ec8:	f022 0201 	bic.w	r2, r2, #1
 8001ecc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001ed0:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001ed4:	f022 0204 	bic.w	r2, r2, #4
 8001ed8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001edc:	68a3      	ldr	r3, [r4, #8]
 8001ede:	b3db      	cbz	r3, 8001f58 <HAL_RCC_OscConfig+0x4d8>
      tickstart = HAL_GetTick();
 8001ee0:	f7fe fe36 	bl	8000b50 <HAL_GetTick>
 8001ee4:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001ee6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eee:	f013 0f02 	tst.w	r3, #2
 8001ef2:	d144      	bne.n	8001f7e <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ef4:	f7fe fe2c 	bl	8000b50 <HAL_GetTick>
 8001ef8:	1b40      	subs	r0, r0, r5
 8001efa:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001efe:	4298      	cmp	r0, r3
 8001f00:	d9f1      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x466>
          return HAL_TIMEOUT;
 8001f02:	2003      	movs	r0, #3
 8001f04:	e13c      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
      HAL_PWR_EnableBkUpAccess();
 8001f06:	f7ff fcb5 	bl	8001874 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8001f0a:	f7fe fe21 	bl	8000b50 <HAL_GetTick>
 8001f0e:	4605      	mov	r5, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f10:	4b9e      	ldr	r3, [pc, #632]	@ (800218c <HAL_RCC_OscConfig+0x70c>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001f18:	d1cd      	bne.n	8001eb6 <HAL_RCC_OscConfig+0x436>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f1a:	f7fe fe19 	bl	8000b50 <HAL_GetTick>
 8001f1e:	1b40      	subs	r0, r0, r5
 8001f20:	2802      	cmp	r0, #2
 8001f22:	d9f5      	bls.n	8001f10 <HAL_RCC_OscConfig+0x490>
          return HAL_TIMEOUT;
 8001f24:	2003      	movs	r0, #3
 8001f26:	e12b      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001f28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f2c:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001f38:	e7d0      	b.n	8001edc <HAL_RCC_OscConfig+0x45c>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001f3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f3e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001f42:	f042 0204 	orr.w	r2, r2, #4
 8001f46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001f4a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001f4e:	f042 0201 	orr.w	r2, r2, #1
 8001f52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
}
 8001f56:	e7c1      	b.n	8001edc <HAL_RCC_OscConfig+0x45c>
      tickstart = HAL_GetTick();
 8001f58:	f7fe fdfa 	bl	8000b50 <HAL_GetTick>
 8001f5c:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001f5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f66:	f013 0f02 	tst.w	r3, #2
 8001f6a:	d008      	beq.n	8001f7e <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f6c:	f7fe fdf0 	bl	8000b50 <HAL_GetTick>
 8001f70:	1b40      	subs	r0, r0, r5
 8001f72:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001f76:	4298      	cmp	r0, r3
 8001f78:	d9f1      	bls.n	8001f5e <HAL_RCC_OscConfig+0x4de>
          return HAL_TIMEOUT;
 8001f7a:	2003      	movs	r0, #3
 8001f7c:	e100      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f7e:	6823      	ldr	r3, [r4, #0]
 8001f80:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8001f84:	d033      	beq.n	8001fee <HAL_RCC_OscConfig+0x56e>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001f86:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001f88:	b1c3      	cbz	r3, 8001fbc <HAL_RCC_OscConfig+0x53c>
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001f8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f8e:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8001f92:	f043 0301 	orr.w	r3, r3, #1
 8001f96:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8001f9a:	f7fe fdd9 	bl	8000b50 <HAL_GetTick>
 8001f9e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001fa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fa4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001fa8:	f013 0f02 	tst.w	r3, #2
 8001fac:	d11f      	bne.n	8001fee <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fae:	f7fe fdcf 	bl	8000b50 <HAL_GetTick>
 8001fb2:	1b40      	subs	r0, r0, r5
 8001fb4:	2802      	cmp	r0, #2
 8001fb6:	d9f3      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x520>
          return HAL_TIMEOUT;
 8001fb8:	2003      	movs	r0, #3
 8001fba:	e0e1      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001fbc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fc0:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8001fc4:	f023 0301 	bic.w	r3, r3, #1
 8001fc8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8001fcc:	f7fe fdc0 	bl	8000b50 <HAL_GetTick>
 8001fd0:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001fd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001fda:	f013 0f02 	tst.w	r3, #2
 8001fde:	d006      	beq.n	8001fee <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fe0:	f7fe fdb6 	bl	8000b50 <HAL_GetTick>
 8001fe4:	1b40      	subs	r0, r0, r5
 8001fe6:	2802      	cmp	r0, #2
 8001fe8:	d9f3      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x552>
          return HAL_TIMEOUT;
 8001fea:	2003      	movs	r0, #3
 8001fec:	e0c8      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001fee:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f000 80c4 	beq.w	800217e <HAL_RCC_OscConfig+0x6fe>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001ff6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ffa:	6891      	ldr	r1, [r2, #8]
 8001ffc:	f001 010c 	and.w	r1, r1, #12
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8002000:	68d2      	ldr	r2, [r2, #12]
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002002:	2b02      	cmp	r3, #2
 8002004:	d019      	beq.n	800203a <HAL_RCC_OscConfig+0x5ba>
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002006:	290c      	cmp	r1, #12
 8002008:	f000 80bd 	beq.w	8002186 <HAL_RCC_OscConfig+0x706>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800200c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002010:	6813      	ldr	r3, [r2, #0]
 8002012:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002016:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002018:	f7fe fd9a 	bl	8000b50 <HAL_GetTick>
 800201c:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800201e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002028:	f000 8097 	beq.w	800215a <HAL_RCC_OscConfig+0x6da>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800202c:	f7fe fd90 	bl	8000b50 <HAL_GetTick>
 8002030:	1b00      	subs	r0, r0, r4
 8002032:	2802      	cmp	r0, #2
 8002034:	d9f3      	bls.n	800201e <HAL_RCC_OscConfig+0x59e>
            return HAL_TIMEOUT;
 8002036:	2003      	movs	r0, #3
 8002038:	e0a2      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800203a:	f002 0303 	and.w	r3, r2, #3
 800203e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8002040:	4283      	cmp	r3, r0
 8002042:	d00a      	beq.n	800205a <HAL_RCC_OscConfig+0x5da>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002044:	290c      	cmp	r1, #12
 8002046:	f000 809c 	beq.w	8002182 <HAL_RCC_OscConfig+0x702>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800204a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 8002054:	d022      	beq.n	800209c <HAL_RCC_OscConfig+0x61c>
            return HAL_ERROR;
 8002056:	2001      	movs	r0, #1
 8002058:	e092      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800205a:	f002 0370 	and.w	r3, r2, #112	@ 0x70
 800205e:	6b60      	ldr	r0, [r4, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002060:	4283      	cmp	r3, r0
 8002062:	d1ef      	bne.n	8002044 <HAL_RCC_OscConfig+0x5c4>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002064:	f3c2 2306 	ubfx	r3, r2, #8, #7
 8002068:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800206a:	4283      	cmp	r3, r0
 800206c:	d1ea      	bne.n	8002044 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800206e:	f402 1378 	and.w	r3, r2, #4063232	@ 0x3e0000
 8002072:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002074:	4283      	cmp	r3, r0
 8002076:	d1e5      	bne.n	8002044 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002078:	f002 6360 	and.w	r3, r2, #234881024	@ 0xe000000
 800207c:	6c20      	ldr	r0, [r4, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800207e:	4283      	cmp	r3, r0
 8002080:	d1e0      	bne.n	8002044 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002082:	f002 4260 	and.w	r2, r2, #3758096384	@ 0xe0000000
 8002086:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002088:	429a      	cmp	r2, r3
 800208a:	d1db      	bne.n	8002044 <HAL_RCC_OscConfig+0x5c4>
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800208c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002096:	d044      	beq.n	8002122 <HAL_RCC_OscConfig+0x6a2>
  return HAL_OK;
 8002098:	2000      	movs	r0, #0
 800209a:	e071      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
 800209c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020a0:	6813      	ldr	r3, [r2, #0]
 80020a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020a6:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 80020a8:	f7fe fd52 	bl	8000b50 <HAL_GetTick>
 80020ac:	4605      	mov	r5, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80020b8:	d006      	beq.n	80020c8 <HAL_RCC_OscConfig+0x648>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ba:	f7fe fd49 	bl	8000b50 <HAL_GetTick>
 80020be:	1b40      	subs	r0, r0, r5
 80020c0:	2802      	cmp	r0, #2
 80020c2:	d9f4      	bls.n	80020ae <HAL_RCC_OscConfig+0x62e>
                return HAL_TIMEOUT;
 80020c4:	2003      	movs	r0, #3
 80020c6:	e05b      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020cc:	68d3      	ldr	r3, [r2, #12]
 80020ce:	4930      	ldr	r1, [pc, #192]	@ (8002190 <HAL_RCC_OscConfig+0x710>)
 80020d0:	4019      	ands	r1, r3
 80020d2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80020d4:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80020d6:	4303      	orrs	r3, r0
 80020d8:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80020da:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80020de:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80020e0:	4303      	orrs	r3, r0
 80020e2:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 80020e4:	4303      	orrs	r3, r0
 80020e6:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 80020e8:	4303      	orrs	r3, r0
 80020ea:	4319      	orrs	r1, r3
 80020ec:	60d1      	str	r1, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80020ee:	6813      	ldr	r3, [r2, #0]
 80020f0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020f4:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80020f6:	68d3      	ldr	r3, [r2, #12]
 80020f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020fc:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 80020fe:	f7fe fd27 	bl	8000b50 <HAL_GetTick>
 8002102:	4604      	mov	r4, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800210e:	d106      	bne.n	800211e <HAL_RCC_OscConfig+0x69e>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002110:	f7fe fd1e 	bl	8000b50 <HAL_GetTick>
 8002114:	1b00      	subs	r0, r0, r4
 8002116:	2802      	cmp	r0, #2
 8002118:	d9f4      	bls.n	8002104 <HAL_RCC_OscConfig+0x684>
                return HAL_TIMEOUT;
 800211a:	2003      	movs	r0, #3
 800211c:	e030      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 800211e:	2000      	movs	r0, #0
 8002120:	e02e      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
 8002122:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800212c:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800212e:	68da      	ldr	r2, [r3, #12]
 8002130:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002134:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 8002136:	f7fe fd0b 	bl	8000b50 <HAL_GetTick>
 800213a:	4604      	mov	r4, r0
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800213c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002146:	d106      	bne.n	8002156 <HAL_RCC_OscConfig+0x6d6>
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002148:	f7fe fd02 	bl	8000b50 <HAL_GetTick>
 800214c:	1b03      	subs	r3, r0, r4
 800214e:	2b02      	cmp	r3, #2
 8002150:	d9f4      	bls.n	800213c <HAL_RCC_OscConfig+0x6bc>
              return HAL_TIMEOUT;
 8002152:	2003      	movs	r0, #3
 8002154:	e014      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 8002156:	2000      	movs	r0, #0
 8002158:	e012      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800215a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800215e:	68d1      	ldr	r1, [r2, #12]
 8002160:	4b0c      	ldr	r3, [pc, #48]	@ (8002194 <HAL_RCC_OscConfig+0x714>)
 8002162:	400b      	ands	r3, r1
 8002164:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8002166:	2000      	movs	r0, #0
 8002168:	e00a      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
    return HAL_ERROR;
 800216a:	2001      	movs	r0, #1
}
 800216c:	4770      	bx	lr
        return HAL_ERROR;
 800216e:	2001      	movs	r0, #1
 8002170:	e006      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
            return HAL_ERROR;
 8002172:	2001      	movs	r0, #1
 8002174:	e004      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 8002176:	2001      	movs	r0, #1
 8002178:	e002      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 800217a:	2001      	movs	r0, #1
 800217c:	e000      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 800217e:	2000      	movs	r0, #0
}
 8002180:	bd38      	pop	{r3, r4, r5, pc}
          return HAL_ERROR;
 8002182:	2001      	movs	r0, #1
 8002184:	e7fc      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 8002186:	2001      	movs	r0, #1
 8002188:	e7fa      	b.n	8002180 <HAL_RCC_OscConfig+0x700>
 800218a:	bf00      	nop
 800218c:	58000400 	.word	0x58000400
 8002190:	11c1808c 	.word	0x11c1808c
 8002194:	eefefffc 	.word	0xeefefffc

08002198 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002198:	2800      	cmp	r0, #0
 800219a:	f000 8127 	beq.w	80023ec <HAL_RCC_ClockConfig+0x254>
{
 800219e:	b570      	push	{r4, r5, r6, lr}
 80021a0:	460c      	mov	r4, r1
 80021a2:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021a4:	4b93      	ldr	r3, [pc, #588]	@ (80023f4 <HAL_RCC_ClockConfig+0x25c>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0307 	and.w	r3, r3, #7
 80021ac:	428b      	cmp	r3, r1
 80021ae:	d32d      	bcc.n	800220c <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021b0:	682b      	ldr	r3, [r5, #0]
 80021b2:	f013 0f02 	tst.w	r3, #2
 80021b6:	d13f      	bne.n	8002238 <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80021b8:	682b      	ldr	r3, [r5, #0]
 80021ba:	f013 0f20 	tst.w	r3, #32
 80021be:	d153      	bne.n	8002268 <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80021c0:	682b      	ldr	r3, [r5, #0]
 80021c2:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80021c6:	d16a      	bne.n	800229e <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021c8:	682b      	ldr	r3, [r5, #0]
 80021ca:	f013 0f04 	tst.w	r3, #4
 80021ce:	f040 8083 	bne.w	80022d8 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d2:	682b      	ldr	r3, [r5, #0]
 80021d4:	f013 0f08 	tst.w	r3, #8
 80021d8:	f040 8097 	bne.w	800230a <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021dc:	682b      	ldr	r3, [r5, #0]
 80021de:	f013 0f01 	tst.w	r3, #1
 80021e2:	f000 80de 	beq.w	80023a2 <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021e6:	686b      	ldr	r3, [r5, #4]
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	f000 80a8 	beq.w	800233e <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021ee:	2b03      	cmp	r3, #3
 80021f0:	f000 80ad 	beq.w	800234e <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	f040 80b2 	bne.w	800235e <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80021fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021fe:	6812      	ldr	r2, [r2, #0]
 8002200:	f012 0f02 	tst.w	r2, #2
 8002204:	f040 80b1 	bne.w	800236a <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8002208:	2001      	movs	r0, #1
 800220a:	e0ee      	b.n	80023ea <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800220c:	4a79      	ldr	r2, [pc, #484]	@ (80023f4 <HAL_RCC_ClockConfig+0x25c>)
 800220e:	6813      	ldr	r3, [r2, #0]
 8002210:	f023 0307 	bic.w	r3, r3, #7
 8002214:	430b      	orrs	r3, r1
 8002216:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002218:	f7fe fc9a 	bl	8000b50 <HAL_GetTick>
 800221c:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800221e:	4b75      	ldr	r3, [pc, #468]	@ (80023f4 <HAL_RCC_ClockConfig+0x25c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0307 	and.w	r3, r3, #7
 8002226:	42a3      	cmp	r3, r4
 8002228:	d0c2      	beq.n	80021b0 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800222a:	f7fe fc91 	bl	8000b50 <HAL_GetTick>
 800222e:	1b80      	subs	r0, r0, r6
 8002230:	2802      	cmp	r0, #2
 8002232:	d9f4      	bls.n	800221e <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 8002234:	2003      	movs	r0, #3
 8002236:	e0d8      	b.n	80023ea <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002238:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800223a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800223e:	688a      	ldr	r2, [r1, #8]
 8002240:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8002244:	4313      	orrs	r3, r2
 8002246:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002248:	f7fe fc82 	bl	8000b50 <HAL_GetTick>
 800224c:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800224e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8002258:	d1ae      	bne.n	80021b8 <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800225a:	f7fe fc79 	bl	8000b50 <HAL_GetTick>
 800225e:	1b80      	subs	r0, r0, r6
 8002260:	2802      	cmp	r0, #2
 8002262:	d9f4      	bls.n	800224e <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 8002264:	2003      	movs	r0, #3
 8002266:	e0c0      	b.n	80023ea <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002268:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800226a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800226e:	f8d1 2108 	ldr.w	r2, [r1, #264]	@ 0x108
 8002272:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8002276:	4313      	orrs	r3, r2
 8002278:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
    tickstart = HAL_GetTick();
 800227c:	f7fe fc68 	bl	8000b50 <HAL_GetTick>
 8002280:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002282:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002286:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800228a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800228e:	d197      	bne.n	80021c0 <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002290:	f7fe fc5e 	bl	8000b50 <HAL_GetTick>
 8002294:	1b80      	subs	r0, r0, r6
 8002296:	2802      	cmp	r0, #2
 8002298:	d9f3      	bls.n	8002282 <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 800229a:	2003      	movs	r0, #3
 800229c:	e0a5      	b.n	80023ea <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800229e:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80022a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022a4:	f8d2 3108 	ldr.w	r3, [r2, #264]	@ 0x108
 80022a8:	f023 030f 	bic.w	r3, r3, #15
 80022ac:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 80022b0:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
    tickstart = HAL_GetTick();
 80022b4:	f7fe fc4c 	bl	8000b50 <HAL_GetTick>
 80022b8:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80022ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022be:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80022c2:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80022c6:	f47f af7f 	bne.w	80021c8 <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80022ca:	f7fe fc41 	bl	8000b50 <HAL_GetTick>
 80022ce:	1b80      	subs	r0, r0, r6
 80022d0:	2802      	cmp	r0, #2
 80022d2:	d9f2      	bls.n	80022ba <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 80022d4:	2003      	movs	r0, #3
 80022d6:	e088      	b.n	80023ea <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80022d8:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80022da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80022de:	688a      	ldr	r2, [r1, #8]
 80022e0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80022e4:	4313      	orrs	r3, r2
 80022e6:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80022e8:	f7fe fc32 	bl	8000b50 <HAL_GetTick>
 80022ec:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80022ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80022f8:	f47f af6b 	bne.w	80021d2 <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80022fc:	f7fe fc28 	bl	8000b50 <HAL_GetTick>
 8002300:	1b80      	subs	r0, r0, r6
 8002302:	2802      	cmp	r0, #2
 8002304:	d9f3      	bls.n	80022ee <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 8002306:	2003      	movs	r0, #3
 8002308:	e06f      	b.n	80023ea <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800230a:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800230c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002310:	6893      	ldr	r3, [r2, #8]
 8002312:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8002316:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800231a:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 800231c:	f7fe fc18 	bl	8000b50 <HAL_GetTick>
 8002320:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002322:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800232c:	f47f af56 	bne.w	80021dc <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002330:	f7fe fc0e 	bl	8000b50 <HAL_GetTick>
 8002334:	1b80      	subs	r0, r0, r6
 8002336:	2802      	cmp	r0, #2
 8002338:	d9f3      	bls.n	8002322 <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 800233a:	2003      	movs	r0, #3
 800233c:	e055      	b.n	80023ea <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800233e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002342:	6812      	ldr	r2, [r2, #0]
 8002344:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002348:	d10f      	bne.n	800236a <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 800234a:	2001      	movs	r0, #1
 800234c:	e04d      	b.n	80023ea <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800234e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002352:	6812      	ldr	r2, [r2, #0]
 8002354:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002358:	d107      	bne.n	800236a <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 800235a:	2001      	movs	r0, #1
 800235c:	e045      	b.n	80023ea <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800235e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002362:	6812      	ldr	r2, [r2, #0]
 8002364:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8002368:	d042      	beq.n	80023f0 <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800236a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800236e:	688a      	ldr	r2, [r1, #8]
 8002370:	f022 0203 	bic.w	r2, r2, #3
 8002374:	4313      	orrs	r3, r2
 8002376:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002378:	f7fe fbea 	bl	8000b50 <HAL_GetTick>
 800237c:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800237e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002388:	686a      	ldr	r2, [r5, #4]
 800238a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800238e:	d008      	beq.n	80023a2 <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002390:	f7fe fbde 	bl	8000b50 <HAL_GetTick>
 8002394:	1b80      	subs	r0, r0, r6
 8002396:	f241 3388 	movw	r3, #5000	@ 0x1388
 800239a:	4298      	cmp	r0, r3
 800239c:	d9ef      	bls.n	800237e <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 800239e:	2003      	movs	r0, #3
 80023a0:	e023      	b.n	80023ea <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023a2:	4b14      	ldr	r3, [pc, #80]	@ (80023f4 <HAL_RCC_ClockConfig+0x25c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0307 	and.w	r3, r3, #7
 80023aa:	42a3      	cmp	r3, r4
 80023ac:	d915      	bls.n	80023da <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ae:	4a11      	ldr	r2, [pc, #68]	@ (80023f4 <HAL_RCC_ClockConfig+0x25c>)
 80023b0:	6813      	ldr	r3, [r2, #0]
 80023b2:	f023 0307 	bic.w	r3, r3, #7
 80023b6:	4323      	orrs	r3, r4
 80023b8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80023ba:	f7fe fbc9 	bl	8000b50 <HAL_GetTick>
 80023be:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023c0:	4b0c      	ldr	r3, [pc, #48]	@ (80023f4 <HAL_RCC_ClockConfig+0x25c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0307 	and.w	r3, r3, #7
 80023c8:	42a3      	cmp	r3, r4
 80023ca:	d006      	beq.n	80023da <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80023cc:	f7fe fbc0 	bl	8000b50 <HAL_GetTick>
 80023d0:	1b40      	subs	r0, r0, r5
 80023d2:	2802      	cmp	r0, #2
 80023d4:	d9f4      	bls.n	80023c0 <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 80023d6:	2003      	movs	r0, #3
 80023d8:	e007      	b.n	80023ea <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80023da:	f7ff fb41 	bl	8001a60 <HAL_RCC_GetHCLKFreq>
 80023de:	4b06      	ldr	r3, [pc, #24]	@ (80023f8 <HAL_RCC_ClockConfig+0x260>)
 80023e0:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(HAL_GetTickPrio());
 80023e2:	f7fe fbbb 	bl	8000b5c <HAL_GetTickPrio>
 80023e6:	f7fe fb69 	bl	8000abc <HAL_InitTick>
}
 80023ea:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80023ec:	2001      	movs	r0, #1
}
 80023ee:	4770      	bx	lr
        return HAL_ERROR;
 80023f0:	2001      	movs	r0, #1
 80023f2:	e7fa      	b.n	80023ea <HAL_RCC_ClockConfig+0x252>
 80023f4:	58004000 	.word	0x58004000
 80023f8:	20000010 	.word	0x20000010

080023fc <HAL_RCC_GetPCLK1Freq>:
{
 80023fc:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80023fe:	f7ff fb2f 	bl	8001a60 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002402:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800240c:	4a03      	ldr	r2, [pc, #12]	@ (800241c <HAL_RCC_GetPCLK1Freq+0x20>)
 800240e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002412:	f003 031f 	and.w	r3, r3, #31
}
 8002416:	40d8      	lsrs	r0, r3
 8002418:	bd08      	pop	{r3, pc}
 800241a:	bf00      	nop
 800241c:	08003970 	.word	0x08003970

08002420 <HAL_RCC_GetPCLK2Freq>:
{
 8002420:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002422:	f7ff fb1d 	bl	8001a60 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002426:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002430:	4a03      	ldr	r2, [pc, #12]	@ (8002440 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002432:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002436:	f003 031f 	and.w	r3, r3, #31
}
 800243a:	40d8      	lsrs	r0, r3
 800243c:	bd08      	pop	{r3, pc}
 800243e:	bf00      	nop
 8002440:	08003970 	.word	0x08003970

08002444 <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002444:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002448:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 800244c:	0902      	lsrs	r2, r0, #4
 800244e:	f402 227f 	and.w	r2, r2, #1044480	@ 0xff000
 8002452:	ea23 0302 	bic.w	r3, r3, r2
 8002456:	0100      	lsls	r0, r0, #4
 8002458:	f400 207f 	and.w	r0, r0, #1044480	@ 0xff000
 800245c:	4303      	orrs	r3, r0
 800245e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8002462:	4770      	bx	lr

08002464 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002464:	b570      	push	{r4, r5, r6, lr}
 8002466:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002468:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800246c:	6813      	ldr	r3, [r2, #0]
 800246e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002472:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002474:	f7fe fb6c 	bl	8000b50 <HAL_GetTick>
 8002478:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800247a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002484:	d006      	beq.n	8002494 <RCCEx_PLLSAI1_ConfigNP+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002486:	f7fe fb63 	bl	8000b50 <HAL_GetTick>
 800248a:	1b00      	subs	r0, r0, r4
 800248c:	2802      	cmp	r0, #2
 800248e:	d9f4      	bls.n	800247a <RCCEx_PLLSAI1_ConfigNP+0x16>
    {
      status = HAL_TIMEOUT;
 8002490:	2403      	movs	r4, #3
 8002492:	e000      	b.n	8002496 <RCCEx_PLLSAI1_ConfigNP+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8002494:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8002496:	b10c      	cbz	r4, 800249c <RCCEx_PLLSAI1_ConfigNP+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8002498:	4620      	mov	r0, r4
 800249a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800249c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024a0:	691a      	ldr	r2, [r3, #16]
 80024a2:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 80024a6:	6829      	ldr	r1, [r5, #0]
 80024a8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80024ac:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80024ae:	691a      	ldr	r2, [r3, #16]
 80024b0:	f422 1278 	bic.w	r2, r2, #4063232	@ 0x3e0000
 80024b4:	6869      	ldr	r1, [r5, #4]
 80024b6:	430a      	orrs	r2, r1
 80024b8:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80024c0:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80024c2:	f7fe fb45 	bl	8000b50 <HAL_GetTick>
 80024c6:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80024c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80024d2:	d105      	bne.n	80024e0 <RCCEx_PLLSAI1_ConfigNP+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024d4:	f7fe fb3c 	bl	8000b50 <HAL_GetTick>
 80024d8:	1b80      	subs	r0, r0, r6
 80024da:	2802      	cmp	r0, #2
 80024dc:	d9f4      	bls.n	80024c8 <RCCEx_PLLSAI1_ConfigNP+0x64>
        status = HAL_TIMEOUT;
 80024de:	2403      	movs	r4, #3
    if (status == HAL_OK)
 80024e0:	2c00      	cmp	r4, #0
 80024e2:	d1d9      	bne.n	8002498 <RCCEx_PLLSAI1_ConfigNP+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80024e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80024e8:	6913      	ldr	r3, [r2, #16]
 80024ea:	6929      	ldr	r1, [r5, #16]
 80024ec:	430b      	orrs	r3, r1
 80024ee:	6113      	str	r3, [r2, #16]
 80024f0:	e7d2      	b.n	8002498 <RCCEx_PLLSAI1_ConfigNP+0x34>

080024f2 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80024f2:	b570      	push	{r4, r5, r6, lr}
 80024f4:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80024f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80024fa:	6813      	ldr	r3, [r2, #0]
 80024fc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002500:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002502:	f7fe fb25 	bl	8000b50 <HAL_GetTick>
 8002506:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002508:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002512:	d006      	beq.n	8002522 <RCCEx_PLLSAI1_ConfigNQ+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002514:	f7fe fb1c 	bl	8000b50 <HAL_GetTick>
 8002518:	1b00      	subs	r0, r0, r4
 800251a:	2802      	cmp	r0, #2
 800251c:	d9f4      	bls.n	8002508 <RCCEx_PLLSAI1_ConfigNQ+0x16>
    {
      status = HAL_TIMEOUT;
 800251e:	2403      	movs	r4, #3
 8002520:	e000      	b.n	8002524 <RCCEx_PLLSAI1_ConfigNQ+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8002522:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8002524:	b10c      	cbz	r4, 800252a <RCCEx_PLLSAI1_ConfigNQ+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8002526:	4620      	mov	r0, r4
 8002528:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800252a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800252e:	691a      	ldr	r2, [r3, #16]
 8002530:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8002534:	6829      	ldr	r1, [r5, #0]
 8002536:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800253a:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800253c:	691a      	ldr	r2, [r3, #16]
 800253e:	f022 6260 	bic.w	r2, r2, #234881024	@ 0xe000000
 8002542:	68a9      	ldr	r1, [r5, #8]
 8002544:	430a      	orrs	r2, r1
 8002546:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800254e:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002550:	f7fe fafe 	bl	8000b50 <HAL_GetTick>
 8002554:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002556:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002560:	d105      	bne.n	800256e <RCCEx_PLLSAI1_ConfigNQ+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002562:	f7fe faf5 	bl	8000b50 <HAL_GetTick>
 8002566:	1b80      	subs	r0, r0, r6
 8002568:	2802      	cmp	r0, #2
 800256a:	d9f4      	bls.n	8002556 <RCCEx_PLLSAI1_ConfigNQ+0x64>
        status = HAL_TIMEOUT;
 800256c:	2403      	movs	r4, #3
    if (status == HAL_OK)
 800256e:	2c00      	cmp	r4, #0
 8002570:	d1d9      	bne.n	8002526 <RCCEx_PLLSAI1_ConfigNQ+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002572:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002576:	6913      	ldr	r3, [r2, #16]
 8002578:	6929      	ldr	r1, [r5, #16]
 800257a:	430b      	orrs	r3, r1
 800257c:	6113      	str	r3, [r2, #16]
 800257e:	e7d2      	b.n	8002526 <RCCEx_PLLSAI1_ConfigNQ+0x34>

08002580 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002580:	b570      	push	{r4, r5, r6, lr}
 8002582:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002584:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002588:	6813      	ldr	r3, [r2, #0]
 800258a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800258e:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002590:	f7fe fade 	bl	8000b50 <HAL_GetTick>
 8002594:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002596:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80025a0:	d006      	beq.n	80025b0 <RCCEx_PLLSAI1_ConfigNR+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025a2:	f7fe fad5 	bl	8000b50 <HAL_GetTick>
 80025a6:	1b00      	subs	r0, r0, r4
 80025a8:	2802      	cmp	r0, #2
 80025aa:	d9f4      	bls.n	8002596 <RCCEx_PLLSAI1_ConfigNR+0x16>
    {
      status = HAL_TIMEOUT;
 80025ac:	2403      	movs	r4, #3
 80025ae:	e000      	b.n	80025b2 <RCCEx_PLLSAI1_ConfigNR+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 80025b0:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 80025b2:	b10c      	cbz	r4, 80025b8 <RCCEx_PLLSAI1_ConfigNR+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 80025b4:	4620      	mov	r0, r4
 80025b6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80025b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025bc:	691a      	ldr	r2, [r3, #16]
 80025be:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 80025c2:	6829      	ldr	r1, [r5, #0]
 80025c4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80025c8:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80025ca:	691a      	ldr	r2, [r3, #16]
 80025cc:	f022 4260 	bic.w	r2, r2, #3758096384	@ 0xe0000000
 80025d0:	68e9      	ldr	r1, [r5, #12]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80025dc:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80025de:	f7fe fab7 	bl	8000b50 <HAL_GetTick>
 80025e2:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80025e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80025ee:	d105      	bne.n	80025fc <RCCEx_PLLSAI1_ConfigNR+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025f0:	f7fe faae 	bl	8000b50 <HAL_GetTick>
 80025f4:	1b80      	subs	r0, r0, r6
 80025f6:	2802      	cmp	r0, #2
 80025f8:	d9f4      	bls.n	80025e4 <RCCEx_PLLSAI1_ConfigNR+0x64>
        status = HAL_TIMEOUT;
 80025fa:	2403      	movs	r4, #3
    if (status == HAL_OK)
 80025fc:	2c00      	cmp	r4, #0
 80025fe:	d1d9      	bne.n	80025b4 <RCCEx_PLLSAI1_ConfigNR+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002600:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002604:	6913      	ldr	r3, [r2, #16]
 8002606:	6929      	ldr	r1, [r5, #16]
 8002608:	430b      	orrs	r3, r1
 800260a:	6113      	str	r3, [r2, #16]
 800260c:	e7d2      	b.n	80025b4 <RCCEx_PLLSAI1_ConfigNR+0x34>

0800260e <HAL_RCCEx_PeriphCLKConfig>:
{
 800260e:	b570      	push	{r4, r5, r6, lr}
 8002610:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002612:	6803      	ldr	r3, [r0, #0]
 8002614:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002618:	d02f      	beq.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch (PeriphClkInit->Sai1ClockSelection)
 800261a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800261c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002620:	d014      	beq.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8002622:	d80a      	bhi.n	800263a <HAL_RCCEx_PeriphCLKConfig+0x2c>
 8002624:	b933      	cbnz	r3, 8002634 <HAL_RCCEx_PeriphCLKConfig+0x26>
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8002626:	3004      	adds	r0, #4
 8002628:	f7ff ff1c 	bl	8002464 <RCCEx_PLLSAI1_ConfigNP>
    if (ret == HAL_OK)
 800262c:	4606      	mov	r6, r0
 800262e:	b1a0      	cbz	r0, 800265a <HAL_RCCEx_PeriphCLKConfig+0x4c>
      status = ret;
 8002630:	4605      	mov	r5, r0
 8002632:	e024      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 8002634:	2501      	movs	r5, #1
 8002636:	462e      	mov	r6, r5
 8002638:	e021      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x70>
 800263a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800263e:	d018      	beq.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002640:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002644:	d017      	beq.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8002646:	2501      	movs	r5, #1
 8002648:	462e      	mov	r6, r5
 800264a:	e018      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x70>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800264c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002650:	68d3      	ldr	r3, [r2, #12]
 8002652:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002656:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002658:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800265a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800265c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002660:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002664:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8002668:	4313      	orrs	r3, r2
 800266a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800266e:	2500      	movs	r5, #0
}
 8002670:	e005      	b.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 8002672:	2600      	movs	r6, #0
 8002674:	e7f1      	b.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x4c>
 8002676:	2600      	movs	r6, #0
 8002678:	e7ef      	b.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x4c>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800267a:	2500      	movs	r5, #0
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800267c:	462e      	mov	r6, r5
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800267e:	6823      	ldr	r3, [r4, #0]
 8002680:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8002684:	d00a      	beq.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x8e>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002686:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800268a:	f8d3 5090 	ldr.w	r5, [r3, #144]	@ 0x90
 800268e:	f405 7540 	and.w	r5, r5, #768	@ 0x300
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002692:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002694:	42ab      	cmp	r3, r5
 8002696:	f040 80b7 	bne.w	8002808 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 800269a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800269c:	6823      	ldr	r3, [r4, #0]
 800269e:	f013 0f01 	tst.w	r3, #1
 80026a2:	d009      	beq.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026a4:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80026a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026aa:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80026ae:	f022 0203 	bic.w	r2, r2, #3
 80026b2:	4313      	orrs	r3, r2
 80026b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026b8:	6823      	ldr	r3, [r4, #0]
 80026ba:	f013 0f02 	tst.w	r3, #2
 80026be:	d009      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80026c0:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80026c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026c6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80026ca:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80026ce:	4313      	orrs	r3, r2
 80026d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80026d4:	6823      	ldr	r3, [r4, #0]
 80026d6:	f013 0f10 	tst.w	r3, #16
 80026da:	d00c      	beq.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026dc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80026de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026e2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80026e6:	0c08      	lsrs	r0, r1, #16
 80026e8:	0400      	lsls	r0, r0, #16
 80026ea:	ea23 0300 	bic.w	r3, r3, r0
 80026ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80026f2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80026f6:	6823      	ldr	r3, [r4, #0]
 80026f8:	f013 0f20 	tst.w	r3, #32
 80026fc:	d00c      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80026fe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002700:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002704:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002708:	0c08      	lsrs	r0, r1, #16
 800270a:	0400      	lsls	r0, r0, #16
 800270c:	ea23 0300 	bic.w	r3, r3, r0
 8002710:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002714:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002718:	6823      	ldr	r3, [r4, #0]
 800271a:	f013 0f04 	tst.w	r3, #4
 800271e:	f040 80b4 	bne.w	800288a <HAL_RCCEx_PeriphCLKConfig+0x27c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002722:	6823      	ldr	r3, [r4, #0]
 8002724:	f013 0f08 	tst.w	r3, #8
 8002728:	f040 80b3 	bne.w	8002892 <HAL_RCCEx_PeriphCLKConfig+0x284>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800272c:	6823      	ldr	r3, [r4, #0]
 800272e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002732:	d013      	beq.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002734:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002736:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800273a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800273e:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8002742:	4313      	orrs	r3, r2
 8002744:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002748:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800274a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800274e:	f000 80a4 	beq.w	800289a <HAL_RCCEx_PeriphCLKConfig+0x28c>
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002752:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002754:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002758:	f000 80a4 	beq.w	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x296>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800275c:	6823      	ldr	r3, [r4, #0]
 800275e:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8002762:	d017      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x186>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002764:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002766:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800276a:	d005      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 800276c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002770:	d002      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002772:	2b00      	cmp	r3, #0
 8002774:	f040 809e 	bne.w	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002778:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800277c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002780:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8002784:	4313      	orrs	r3, r2
 8002786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800278a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800278c:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002790:	f000 80a2 	beq.w	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002794:	6823      	ldr	r3, [r4, #0]
 8002796:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800279a:	d013      	beq.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800279c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800279e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80027a2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80027a6:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80027aa:	4313      	orrs	r3, r2
 80027ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80027b0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80027b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80027b6:	f000 8096 	beq.w	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80027ba:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80027bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80027c0:	f000 8096 	beq.w	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80027c4:	6823      	ldr	r3, [r4, #0]
 80027c6:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80027ca:	d009      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80027cc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80027ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80027d2:	f8d1 2094 	ldr.w	r2, [r1, #148]	@ 0x94
 80027d6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80027da:	4313      	orrs	r3, r2
 80027dc:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80027e0:	6823      	ldr	r3, [r4, #0]
 80027e2:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80027e6:	d00d      	beq.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80027e8:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80027ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027ee:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80027f0:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 80027f4:	430a      	orrs	r2, r1
 80027f6:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80027f8:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80027fa:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80027fc:	f021 0103 	bic.w	r1, r1, #3
 8002800:	430a      	orrs	r2, r1
 8002802:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002804:	4628      	mov	r0, r5
 8002806:	bd70      	pop	{r4, r5, r6, pc}
      HAL_PWR_EnableBkUpAccess();
 8002808:	f7ff f834 	bl	8001874 <HAL_PWR_EnableBkUpAccess>
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800280c:	b95d      	cbnz	r5, 8002826 <HAL_RCCEx_PeriphCLKConfig+0x218>
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800280e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002810:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002814:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002818:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800281c:	4313      	orrs	r3, r2
 800281e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002822:	4635      	mov	r5, r6
 8002824:	e73a      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x8e>
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8002826:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800282a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800282e:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 8002832:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8002836:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800283a:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 800283e:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8002842:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8002846:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800284a:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800284c:	430a      	orrs	r2, r1
        LL_RCC_WriteReg(BDCR, bdcr);
 800284e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002852:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002856:	f013 0f01 	tst.w	r3, #1
 800285a:	d012      	beq.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x274>
          tickstart = HAL_GetTick();
 800285c:	f7fe f978 	bl	8000b50 <HAL_GetTick>
 8002860:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002862:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800286a:	f013 0f02 	tst.w	r3, #2
 800286e:	d10a      	bne.n	8002886 <HAL_RCCEx_PeriphCLKConfig+0x278>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002870:	f7fe f96e 	bl	8000b50 <HAL_GetTick>
 8002874:	1b40      	subs	r0, r0, r5
 8002876:	f241 3388 	movw	r3, #5000	@ 0x1388
 800287a:	4298      	cmp	r0, r3
 800287c:	d9f1      	bls.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x254>
              ret = HAL_TIMEOUT;
 800287e:	2503      	movs	r5, #3
 8002880:	e70c      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8002882:	4635      	mov	r5, r6
 8002884:	e70a      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8002886:	4635      	mov	r5, r6
 8002888:	e708      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x8e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800288a:	6a20      	ldr	r0, [r4, #32]
 800288c:	f7ff fdda 	bl	8002444 <LL_RCC_SetI2CClockSource>
 8002890:	e747      	b.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x114>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002892:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002894:	f7ff fdd6 	bl	8002444 <LL_RCC_SetI2CClockSource>
 8002898:	e748      	b.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x11e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800289a:	68cb      	ldr	r3, [r1, #12]
 800289c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028a0:	60cb      	str	r3, [r1, #12]
 80028a2:	e756      	b.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x144>
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80028a4:	1d20      	adds	r0, r4, #4
 80028a6:	f7ff fe24 	bl	80024f2 <RCCEx_PLLSAI1_ConfigNQ>
      if (ret != HAL_OK)
 80028aa:	2800      	cmp	r0, #0
 80028ac:	f43f af56 	beq.w	800275c <HAL_RCCEx_PeriphCLKConfig+0x14e>
        status = ret;
 80028b0:	4605      	mov	r5, r0
 80028b2:	e753      	b.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80028b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80028b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028bc:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 80028c0:	f021 4140 	bic.w	r1, r1, #3221225472	@ 0xc0000000
 80028c4:	f8c2 1088 	str.w	r1, [r2, #136]	@ 0x88
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80028c8:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 80028cc:	f021 6140 	bic.w	r1, r1, #201326592	@ 0xc000000
 80028d0:	430b      	orrs	r3, r1
 80028d2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 80028d6:	e758      	b.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x17c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80028d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028dc:	68d3      	ldr	r3, [r2, #12]
 80028de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028e2:	60d3      	str	r3, [r2, #12]
 80028e4:	e756      	b.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x186>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80028e6:	68cb      	ldr	r3, [r1, #12]
 80028e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028ec:	60cb      	str	r3, [r1, #12]
 80028ee:	e764      	b.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x1ac>
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80028f0:	1d20      	adds	r0, r4, #4
 80028f2:	f7ff fe45 	bl	8002580 <RCCEx_PLLSAI1_ConfigNR>
      if (ret != HAL_OK)
 80028f6:	2800      	cmp	r0, #0
 80028f8:	f43f af64 	beq.w	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        status = ret;
 80028fc:	4605      	mov	r5, r0
 80028fe:	e761      	b.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0x1b6>

08002900 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002900:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002902:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002904:	6a04      	ldr	r4, [r0, #32]
 8002906:	f024 0401 	bic.w	r4, r4, #1
 800290a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800290c:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800290e:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002912:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002916:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800291a:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800291c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800291e:	6203      	str	r3, [r0, #32]
}
 8002920:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002924:	4770      	bx	lr

08002926 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002926:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002928:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800292a:	6a04      	ldr	r4, [r0, #32]
 800292c:	f024 0410 	bic.w	r4, r4, #16
 8002930:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002932:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002934:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002938:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800293c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002940:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002944:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002946:	6203      	str	r3, [r0, #32]
}
 8002948:	f85d 4b04 	ldr.w	r4, [sp], #4
 800294c:	4770      	bx	lr

0800294e <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800294e:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002950:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002954:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002958:	430b      	orrs	r3, r1
 800295a:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800295e:	6083      	str	r3, [r0, #8]
}
 8002960:	4770      	bx	lr
	...

08002964 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002964:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002968:	2b01      	cmp	r3, #1
 800296a:	d11d      	bne.n	80029a8 <HAL_TIM_Base_Start+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 800296c:	2302      	movs	r3, #2
 800296e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002972:	6803      	ldr	r3, [r0, #0]
 8002974:	4a0f      	ldr	r2, [pc, #60]	@ (80029b4 <HAL_TIM_Base_Start+0x50>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d008      	beq.n	800298c <HAL_TIM_Base_Start+0x28>
 800297a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800297e:	d005      	beq.n	800298c <HAL_TIM_Base_Start+0x28>
    __HAL_TIM_ENABLE(htim);
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	f042 0201 	orr.w	r2, r2, #1
 8002986:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002988:	2000      	movs	r0, #0
 800298a:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800298c:	6899      	ldr	r1, [r3, #8]
 800298e:	4a0a      	ldr	r2, [pc, #40]	@ (80029b8 <HAL_TIM_Base_Start+0x54>)
 8002990:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002992:	2a06      	cmp	r2, #6
 8002994:	d00a      	beq.n	80029ac <HAL_TIM_Base_Start+0x48>
 8002996:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800299a:	d009      	beq.n	80029b0 <HAL_TIM_Base_Start+0x4c>
      __HAL_TIM_ENABLE(htim);
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	f042 0201 	orr.w	r2, r2, #1
 80029a2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80029a4:	2000      	movs	r0, #0
 80029a6:	4770      	bx	lr
    return HAL_ERROR;
 80029a8:	2001      	movs	r0, #1
 80029aa:	4770      	bx	lr
  return HAL_OK;
 80029ac:	2000      	movs	r0, #0
 80029ae:	4770      	bx	lr
 80029b0:	2000      	movs	r0, #0
}
 80029b2:	4770      	bx	lr
 80029b4:	40012c00 	.word	0x40012c00
 80029b8:	00010007 	.word	0x00010007

080029bc <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80029bc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029be:	4a1c      	ldr	r2, [pc, #112]	@ (8002a30 <TIM_Base_SetConfig+0x74>)
 80029c0:	4290      	cmp	r0, r2
 80029c2:	d002      	beq.n	80029ca <TIM_Base_SetConfig+0xe>
 80029c4:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80029c8:	d103      	bne.n	80029d2 <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80029ce:	684a      	ldr	r2, [r1, #4]
 80029d0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029d2:	4a17      	ldr	r2, [pc, #92]	@ (8002a30 <TIM_Base_SetConfig+0x74>)
 80029d4:	4290      	cmp	r0, r2
 80029d6:	d00a      	beq.n	80029ee <TIM_Base_SetConfig+0x32>
 80029d8:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80029dc:	d007      	beq.n	80029ee <TIM_Base_SetConfig+0x32>
 80029de:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 80029e2:	4290      	cmp	r0, r2
 80029e4:	d003      	beq.n	80029ee <TIM_Base_SetConfig+0x32>
 80029e6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80029ea:	4290      	cmp	r0, r2
 80029ec:	d103      	bne.n	80029f6 <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80029ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029f2:	68ca      	ldr	r2, [r1, #12]
 80029f4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029fa:	694a      	ldr	r2, [r1, #20]
 80029fc:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029fe:	688a      	ldr	r2, [r1, #8]
 8002a00:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002a02:	680a      	ldr	r2, [r1, #0]
 8002a04:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a06:	4a0a      	ldr	r2, [pc, #40]	@ (8002a30 <TIM_Base_SetConfig+0x74>)
 8002a08:	4290      	cmp	r0, r2
 8002a0a:	d007      	beq.n	8002a1c <TIM_Base_SetConfig+0x60>
 8002a0c:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8002a10:	4290      	cmp	r0, r2
 8002a12:	d003      	beq.n	8002a1c <TIM_Base_SetConfig+0x60>
 8002a14:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a18:	4290      	cmp	r0, r2
 8002a1a:	d101      	bne.n	8002a20 <TIM_Base_SetConfig+0x64>
    TIMx->RCR = Structure->RepetitionCounter;
 8002a1c:	690a      	ldr	r2, [r1, #16]
 8002a1e:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002a20:	6802      	ldr	r2, [r0, #0]
 8002a22:	f042 0204 	orr.w	r2, r2, #4
 8002a26:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8002a28:	2201      	movs	r2, #1
 8002a2a:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8002a2c:	6003      	str	r3, [r0, #0]
}
 8002a2e:	4770      	bx	lr
 8002a30:	40012c00 	.word	0x40012c00

08002a34 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002a34:	b360      	cbz	r0, 8002a90 <HAL_TIM_Base_Init+0x5c>
{
 8002a36:	b510      	push	{r4, lr}
 8002a38:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002a3a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002a3e:	b313      	cbz	r3, 8002a86 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8002a40:	2302      	movs	r3, #2
 8002a42:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a46:	4621      	mov	r1, r4
 8002a48:	f851 0b04 	ldr.w	r0, [r1], #4
 8002a4c:	f7ff ffb6 	bl	80029bc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a50:	2301      	movs	r3, #1
 8002a52:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a56:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002a5a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002a5e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002a62:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8002a66:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002a6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a6e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002a72:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8002a76:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8002a7a:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8002a7e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002a82:	2000      	movs	r0, #0
}
 8002a84:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002a86:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002a8a:	f000 fc6d 	bl	8003368 <HAL_TIM_Base_MspInit>
 8002a8e:	e7d7      	b.n	8002a40 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002a90:	2001      	movs	r0, #1
}
 8002a92:	4770      	bx	lr

08002a94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a94:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a96:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a98:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a9c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002aa6:	6082      	str	r2, [r0, #8]
}
 8002aa8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002aac:	4770      	bx	lr
	...

08002ab0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002ab0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d076      	beq.n	8002ba6 <HAL_TIM_ConfigClockSource+0xf6>
{
 8002ab8:	b510      	push	{r4, lr}
 8002aba:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002abc:	2301      	movs	r3, #1
 8002abe:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002ac8:	6802      	ldr	r2, [r0, #0]
 8002aca:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002acc:	4b37      	ldr	r3, [pc, #220]	@ (8002bac <HAL_TIM_ConfigClockSource+0xfc>)
 8002ace:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8002ad0:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002ad2:	680b      	ldr	r3, [r1, #0]
 8002ad4:	2b60      	cmp	r3, #96	@ 0x60
 8002ad6:	d04c      	beq.n	8002b72 <HAL_TIM_ConfigClockSource+0xc2>
 8002ad8:	d823      	bhi.n	8002b22 <HAL_TIM_ConfigClockSource+0x72>
 8002ada:	2b40      	cmp	r3, #64	@ 0x40
 8002adc:	d054      	beq.n	8002b88 <HAL_TIM_ConfigClockSource+0xd8>
 8002ade:	d811      	bhi.n	8002b04 <HAL_TIM_ConfigClockSource+0x54>
 8002ae0:	2b20      	cmp	r3, #32
 8002ae2:	d003      	beq.n	8002aec <HAL_TIM_ConfigClockSource+0x3c>
 8002ae4:	d80a      	bhi.n	8002afc <HAL_TIM_ConfigClockSource+0x4c>
 8002ae6:	b10b      	cbz	r3, 8002aec <HAL_TIM_ConfigClockSource+0x3c>
 8002ae8:	2b10      	cmp	r3, #16
 8002aea:	d105      	bne.n	8002af8 <HAL_TIM_ConfigClockSource+0x48>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002aec:	4619      	mov	r1, r3
 8002aee:	6820      	ldr	r0, [r4, #0]
 8002af0:	f7ff ff2d 	bl	800294e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002af4:	2000      	movs	r0, #0
      break;
 8002af6:	e028      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 8002af8:	2001      	movs	r0, #1
 8002afa:	e026      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8002afc:	2b30      	cmp	r3, #48	@ 0x30
 8002afe:	d0f5      	beq.n	8002aec <HAL_TIM_ConfigClockSource+0x3c>
      status = HAL_ERROR;
 8002b00:	2001      	movs	r0, #1
 8002b02:	e022      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8002b04:	2b50      	cmp	r3, #80	@ 0x50
 8002b06:	d10a      	bne.n	8002b1e <HAL_TIM_ConfigClockSource+0x6e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b08:	68ca      	ldr	r2, [r1, #12]
 8002b0a:	6849      	ldr	r1, [r1, #4]
 8002b0c:	6820      	ldr	r0, [r4, #0]
 8002b0e:	f7ff fef7 	bl	8002900 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002b12:	2150      	movs	r1, #80	@ 0x50
 8002b14:	6820      	ldr	r0, [r4, #0]
 8002b16:	f7ff ff1a 	bl	800294e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002b1a:	2000      	movs	r0, #0
      break;
 8002b1c:	e015      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 8002b1e:	2001      	movs	r0, #1
 8002b20:	e013      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8002b22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b26:	d03a      	beq.n	8002b9e <HAL_TIM_ConfigClockSource+0xee>
 8002b28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b2c:	d014      	beq.n	8002b58 <HAL_TIM_ConfigClockSource+0xa8>
 8002b2e:	2b70      	cmp	r3, #112	@ 0x70
 8002b30:	d137      	bne.n	8002ba2 <HAL_TIM_ConfigClockSource+0xf2>
      TIM_ETR_SetConfig(htim->Instance,
 8002b32:	68cb      	ldr	r3, [r1, #12]
 8002b34:	684a      	ldr	r2, [r1, #4]
 8002b36:	6889      	ldr	r1, [r1, #8]
 8002b38:	6820      	ldr	r0, [r4, #0]
 8002b3a:	f7ff ffab 	bl	8002a94 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002b3e:	6822      	ldr	r2, [r4, #0]
 8002b40:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b42:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002b46:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002b48:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8002b50:	2300      	movs	r3, #0
 8002b52:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002b56:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8002b58:	68cb      	ldr	r3, [r1, #12]
 8002b5a:	684a      	ldr	r2, [r1, #4]
 8002b5c:	6889      	ldr	r1, [r1, #8]
 8002b5e:	6820      	ldr	r0, [r4, #0]
 8002b60:	f7ff ff98 	bl	8002a94 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b64:	6822      	ldr	r2, [r4, #0]
 8002b66:	6893      	ldr	r3, [r2, #8]
 8002b68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b6c:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002b6e:	2000      	movs	r0, #0
      break;
 8002b70:	e7eb      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b72:	68ca      	ldr	r2, [r1, #12]
 8002b74:	6849      	ldr	r1, [r1, #4]
 8002b76:	6820      	ldr	r0, [r4, #0]
 8002b78:	f7ff fed5 	bl	8002926 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b7c:	2160      	movs	r1, #96	@ 0x60
 8002b7e:	6820      	ldr	r0, [r4, #0]
 8002b80:	f7ff fee5 	bl	800294e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002b84:	2000      	movs	r0, #0
      break;
 8002b86:	e7e0      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b88:	68ca      	ldr	r2, [r1, #12]
 8002b8a:	6849      	ldr	r1, [r1, #4]
 8002b8c:	6820      	ldr	r0, [r4, #0]
 8002b8e:	f7ff feb7 	bl	8002900 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b92:	2140      	movs	r1, #64	@ 0x40
 8002b94:	6820      	ldr	r0, [r4, #0]
 8002b96:	f7ff feda 	bl	800294e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002b9a:	2000      	movs	r0, #0
      break;
 8002b9c:	e7d5      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8002b9e:	2000      	movs	r0, #0
 8002ba0:	e7d3      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 8002ba2:	2001      	movs	r0, #1
 8002ba4:	e7d1      	b.n	8002b4a <HAL_TIM_ConfigClockSource+0x9a>
  __HAL_LOCK(htim);
 8002ba6:	2002      	movs	r0, #2
}
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	ffce0088 	.word	0xffce0088

08002bb0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bb0:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002bb4:	2a01      	cmp	r2, #1
 8002bb6:	d02b      	beq.n	8002c10 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8002bb8:	b430      	push	{r4, r5}
 8002bba:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bc8:	6800      	ldr	r0, [r0, #0]
 8002bca:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002bcc:	6884      	ldr	r4, [r0, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002bce:	4d11      	ldr	r5, [pc, #68]	@ (8002c14 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8002bd0:	42a8      	cmp	r0, r5
 8002bd2:	d018      	beq.n	8002c06 <HAL_TIMEx_MasterConfigSynchronization+0x56>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bd4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002bd8:	680d      	ldr	r5, [r1, #0]
 8002bda:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002bdc:	6042      	str	r2, [r0, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	480c      	ldr	r0, [pc, #48]	@ (8002c14 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8002be2:	4282      	cmp	r2, r0
 8002be4:	d002      	beq.n	8002bec <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8002be6:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002bea:	d104      	bne.n	8002bf6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002bec:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bf0:	6889      	ldr	r1, [r1, #8]
 8002bf2:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002bf4:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002bfc:	2000      	movs	r0, #0
 8002bfe:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8002c02:	bc30      	pop	{r4, r5}
 8002c04:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002c06:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002c0a:	684d      	ldr	r5, [r1, #4]
 8002c0c:	432a      	orrs	r2, r5
 8002c0e:	e7e1      	b.n	8002bd4 <HAL_TIMEx_MasterConfigSynchronization+0x24>
  __HAL_LOCK(htim);
 8002c10:	2002      	movs	r0, #2
}
 8002c12:	4770      	bx	lr
 8002c14:	40012c00 	.word	0x40012c00

08002c18 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002c18:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c1a:	e852 3f00 	ldrex	r3, [r2]
 8002c1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c22:	e842 3100 	strex	r1, r3, [r2]
 8002c26:	2900      	cmp	r1, #0
 8002c28:	d1f6      	bne.n	8002c18 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002c2a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c2c:	f102 0308 	add.w	r3, r2, #8
 8002c30:	e853 3f00 	ldrex	r3, [r3]
 8002c34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c38:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c3c:	3208      	adds	r2, #8
 8002c3e:	e842 3100 	strex	r1, r3, [r2]
 8002c42:	2900      	cmp	r1, #0
 8002c44:	d1f1      	bne.n	8002c2a <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c46:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d006      	beq.n	8002c5a <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c4c:	2320      	movs	r3, #32
 8002c4e:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c52:	2300      	movs	r3, #0
 8002c54:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002c56:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8002c58:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c5a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c5c:	e852 3f00 	ldrex	r3, [r2]
 8002c60:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c64:	e842 3100 	strex	r1, r3, [r2]
 8002c68:	2900      	cmp	r1, #0
 8002c6a:	d1f6      	bne.n	8002c5a <UART_EndRxTransfer+0x42>
 8002c6c:	e7ee      	b.n	8002c4c <UART_EndRxTransfer+0x34>
	...

08002c70 <UART_SetConfig>:
{
 8002c70:	b570      	push	{r4, r5, r6, lr}
 8002c72:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c74:	6883      	ldr	r3, [r0, #8]
 8002c76:	6902      	ldr	r2, [r0, #16]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	6942      	ldr	r2, [r0, #20]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	69c2      	ldr	r2, [r0, #28]
 8002c80:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c82:	6801      	ldr	r1, [r0, #0]
 8002c84:	6808      	ldr	r0, [r1, #0]
 8002c86:	4a89      	ldr	r2, [pc, #548]	@ (8002eac <UART_SetConfig+0x23c>)
 8002c88:	4002      	ands	r2, r0
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c8e:	6822      	ldr	r2, [r4, #0]
 8002c90:	6853      	ldr	r3, [r2, #4]
 8002c92:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c96:	68e1      	ldr	r1, [r4, #12]
 8002c98:	430b      	orrs	r3, r1
 8002c9a:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c9c:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002c9e:	6822      	ldr	r2, [r4, #0]
 8002ca0:	4b83      	ldr	r3, [pc, #524]	@ (8002eb0 <UART_SetConfig+0x240>)
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d001      	beq.n	8002caa <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8002ca6:	6a23      	ldr	r3, [r4, #32]
 8002ca8:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002caa:	6893      	ldr	r3, [r2, #8]
 8002cac:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002cb0:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002cb4:	430b      	orrs	r3, r1
 8002cb6:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002cb8:	6822      	ldr	r2, [r4, #0]
 8002cba:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002cbc:	f023 030f 	bic.w	r3, r3, #15
 8002cc0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002cc2:	430b      	orrs	r3, r1
 8002cc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cc6:	6822      	ldr	r2, [r4, #0]
 8002cc8:	4b7a      	ldr	r3, [pc, #488]	@ (8002eb4 <UART_SetConfig+0x244>)
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d014      	beq.n	8002cf8 <UART_SetConfig+0x88>
 8002cce:	4b78      	ldr	r3, [pc, #480]	@ (8002eb0 <UART_SetConfig+0x240>)
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d025      	beq.n	8002d20 <UART_SetConfig+0xb0>
 8002cd4:	2310      	movs	r3, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8002cd6:	4976      	ldr	r1, [pc, #472]	@ (8002eb0 <UART_SetConfig+0x240>)
 8002cd8:	428a      	cmp	r2, r1
 8002cda:	d040      	beq.n	8002d5e <UART_SetConfig+0xee>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cdc:	69e0      	ldr	r0, [r4, #28]
 8002cde:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002ce2:	d07a      	beq.n	8002dda <UART_SetConfig+0x16a>
    switch (clocksource)
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	2b07      	cmp	r3, #7
 8002ce8:	f200 80d4 	bhi.w	8002e94 <UART_SetConfig+0x224>
 8002cec:	e8df f003 	tbb	[pc, r3]
 8002cf0:	abd2a4a6 	.word	0xabd2a4a6
 8002cf4:	aed2d2d2 	.word	0xaed2d2d2
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8002cf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d00:	f003 0303 	and.w	r3, r3, #3
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d04:	2b03      	cmp	r3, #3
 8002d06:	d809      	bhi.n	8002d1c <UART_SetConfig+0xac>
 8002d08:	e8df f003 	tbb	[pc, r3]
 8002d0c:	061f0402 	.word	0x061f0402
 8002d10:	2301      	movs	r3, #1
 8002d12:	e7e0      	b.n	8002cd6 <UART_SetConfig+0x66>
 8002d14:	2304      	movs	r3, #4
 8002d16:	e7de      	b.n	8002cd6 <UART_SetConfig+0x66>
 8002d18:	2308      	movs	r3, #8
 8002d1a:	e7dc      	b.n	8002cd6 <UART_SetConfig+0x66>
 8002d1c:	2310      	movs	r3, #16
 8002d1e:	e7da      	b.n	8002cd6 <UART_SetConfig+0x66>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8002d20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002d2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d30:	d00d      	beq.n	8002d4e <UART_SetConfig+0xde>
 8002d32:	d805      	bhi.n	8002d40 <UART_SetConfig+0xd0>
 8002d34:	b16b      	cbz	r3, 8002d52 <UART_SetConfig+0xe2>
 8002d36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d3a:	d10c      	bne.n	8002d56 <UART_SetConfig+0xe6>
 8002d3c:	2304      	movs	r3, #4
 8002d3e:	e7ca      	b.n	8002cd6 <UART_SetConfig+0x66>
 8002d40:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002d44:	d109      	bne.n	8002d5a <UART_SetConfig+0xea>
 8002d46:	2308      	movs	r3, #8
 8002d48:	e7c5      	b.n	8002cd6 <UART_SetConfig+0x66>
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	e7c3      	b.n	8002cd6 <UART_SetConfig+0x66>
 8002d4e:	2302      	movs	r3, #2
 8002d50:	e7c1      	b.n	8002cd6 <UART_SetConfig+0x66>
 8002d52:	2300      	movs	r3, #0
 8002d54:	e7bf      	b.n	8002cd6 <UART_SetConfig+0x66>
 8002d56:	2310      	movs	r3, #16
 8002d58:	e7bd      	b.n	8002cd6 <UART_SetConfig+0x66>
 8002d5a:	2310      	movs	r3, #16
 8002d5c:	e7bb      	b.n	8002cd6 <UART_SetConfig+0x66>
    switch (clocksource)
 8002d5e:	2b08      	cmp	r3, #8
 8002d60:	f200 808c 	bhi.w	8002e7c <UART_SetConfig+0x20c>
 8002d64:	e8df f003 	tbb	[pc, r3]
 8002d68:	8a108a08 	.word	0x8a108a08
 8002d6c:	8a8a8a0d 	.word	0x8a8a8a0d
 8002d70:	05          	.byte	0x05
 8002d71:	00          	.byte	0x00
 8002d72:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002d76:	e008      	b.n	8002d8a <UART_SetConfig+0x11a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d78:	f7ff fb40 	bl	80023fc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002d7c:	b928      	cbnz	r0, 8002d8a <UART_SetConfig+0x11a>
 8002d7e:	2000      	movs	r0, #0
 8002d80:	e089      	b.n	8002e96 <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 8002d82:	f7fe fe0d 	bl	80019a0 <HAL_RCC_GetSysClockFreq>
        break;
 8002d86:	e7f9      	b.n	8002d7c <UART_SetConfig+0x10c>
        pclk = (uint32_t) HSI_VALUE;
 8002d88:	484b      	ldr	r0, [pc, #300]	@ (8002eb8 <UART_SetConfig+0x248>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002d8a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002d8c:	4b4b      	ldr	r3, [pc, #300]	@ (8002ebc <UART_SetConfig+0x24c>)
 8002d8e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002d92:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002d96:	6865      	ldr	r5, [r4, #4]
 8002d98:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8002d9c:	4299      	cmp	r1, r3
 8002d9e:	d86f      	bhi.n	8002e80 <UART_SetConfig+0x210>
 8002da0:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8002da4:	d86e      	bhi.n	8002e84 <UART_SetConfig+0x214>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002da6:	2600      	movs	r6, #0
 8002da8:	4633      	mov	r3, r6
 8002daa:	4631      	mov	r1, r6
 8002dac:	f7fd f9c6 	bl	800013c <__aeabi_uldivmod>
 8002db0:	0209      	lsls	r1, r1, #8
 8002db2:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8002db6:	0200      	lsls	r0, r0, #8
 8002db8:	086b      	lsrs	r3, r5, #1
 8002dba:	18c0      	adds	r0, r0, r3
 8002dbc:	462a      	mov	r2, r5
 8002dbe:	4633      	mov	r3, r6
 8002dc0:	f141 0100 	adc.w	r1, r1, #0
 8002dc4:	f7fd f9ba 	bl	800013c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002dc8:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8002dcc:	4b3c      	ldr	r3, [pc, #240]	@ (8002ec0 <UART_SetConfig+0x250>)
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d85a      	bhi.n	8002e88 <UART_SetConfig+0x218>
          huart->Instance->BRR = usartdiv;
 8002dd2:	6823      	ldr	r3, [r4, #0]
 8002dd4:	60d8      	str	r0, [r3, #12]
 8002dd6:	4630      	mov	r0, r6
 8002dd8:	e05d      	b.n	8002e96 <UART_SetConfig+0x226>
    switch (clocksource)
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	2b07      	cmp	r3, #7
 8002dde:	d855      	bhi.n	8002e8c <UART_SetConfig+0x21c>
 8002de0:	e8df f003 	tbb	[pc, r3]
 8002de4:	27540421 	.word	0x27540421
 8002de8:	05545454 	.word	0x05545454
 8002dec:	4832      	ldr	r0, [pc, #200]	@ (8002eb8 <UART_SetConfig+0x248>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002dee:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002df0:	4b32      	ldr	r3, [pc, #200]	@ (8002ebc <UART_SetConfig+0x24c>)
 8002df2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002df6:	fbb0 f0f3 	udiv	r0, r0, r3
 8002dfa:	6862      	ldr	r2, [r4, #4]
 8002dfc:	0853      	lsrs	r3, r2, #1
 8002dfe:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8002e02:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e06:	f1a3 0110 	sub.w	r1, r3, #16
 8002e0a:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8002e0e:	4291      	cmp	r1, r2
 8002e10:	d83e      	bhi.n	8002e90 <UART_SetConfig+0x220>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e18:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8002e1c:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8002e1e:	6822      	ldr	r2, [r4, #0]
 8002e20:	60d3      	str	r3, [r2, #12]
 8002e22:	2000      	movs	r0, #0
 8002e24:	e037      	b.n	8002e96 <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e26:	f7ff fafb 	bl	8002420 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8002e2a:	2800      	cmp	r0, #0
 8002e2c:	d1df      	bne.n	8002dee <UART_SetConfig+0x17e>
 8002e2e:	2000      	movs	r0, #0
 8002e30:	e031      	b.n	8002e96 <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 8002e32:	f7fe fdb5 	bl	80019a0 <HAL_RCC_GetSysClockFreq>
        break;
 8002e36:	e7f8      	b.n	8002e2a <UART_SetConfig+0x1ba>
    switch (clocksource)
 8002e38:	481f      	ldr	r0, [pc, #124]	@ (8002eb8 <UART_SetConfig+0x248>)
 8002e3a:	e009      	b.n	8002e50 <UART_SetConfig+0x1e0>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e3c:	f7ff faf0 	bl	8002420 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8002e40:	b930      	cbnz	r0, 8002e50 <UART_SetConfig+0x1e0>
 8002e42:	2000      	movs	r0, #0
 8002e44:	e027      	b.n	8002e96 <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 8002e46:	f7fe fdab 	bl	80019a0 <HAL_RCC_GetSysClockFreq>
        break;
 8002e4a:	e7f9      	b.n	8002e40 <UART_SetConfig+0x1d0>
        pclk = (uint32_t) LSE_VALUE;
 8002e4c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e50:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002e52:	4b1a      	ldr	r3, [pc, #104]	@ (8002ebc <UART_SetConfig+0x24c>)
 8002e54:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002e58:	fbb0 f0f3 	udiv	r0, r0, r3
 8002e5c:	6863      	ldr	r3, [r4, #4]
 8002e5e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002e62:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e66:	f1a0 0210 	sub.w	r2, r0, #16
 8002e6a:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d81a      	bhi.n	8002ea8 <UART_SetConfig+0x238>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e72:	6823      	ldr	r3, [r4, #0]
 8002e74:	b280      	uxth	r0, r0
 8002e76:	60d8      	str	r0, [r3, #12]
 8002e78:	2000      	movs	r0, #0
 8002e7a:	e00c      	b.n	8002e96 <UART_SetConfig+0x226>
    switch (clocksource)
 8002e7c:	2001      	movs	r0, #1
 8002e7e:	e00a      	b.n	8002e96 <UART_SetConfig+0x226>
        ret = HAL_ERROR;
 8002e80:	2001      	movs	r0, #1
 8002e82:	e008      	b.n	8002e96 <UART_SetConfig+0x226>
 8002e84:	2001      	movs	r0, #1
 8002e86:	e006      	b.n	8002e96 <UART_SetConfig+0x226>
          ret = HAL_ERROR;
 8002e88:	2001      	movs	r0, #1
 8002e8a:	e004      	b.n	8002e96 <UART_SetConfig+0x226>
    switch (clocksource)
 8002e8c:	2001      	movs	r0, #1
 8002e8e:	e002      	b.n	8002e96 <UART_SetConfig+0x226>
        ret = HAL_ERROR;
 8002e90:	2001      	movs	r0, #1
 8002e92:	e000      	b.n	8002e96 <UART_SetConfig+0x226>
    switch (clocksource)
 8002e94:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8002e96:	2301      	movs	r3, #1
 8002e98:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002e9c:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8002ea4:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8002ea6:	bd70      	pop	{r4, r5, r6, pc}
        ret = HAL_ERROR;
 8002ea8:	2001      	movs	r0, #1
 8002eaa:	e7f4      	b.n	8002e96 <UART_SetConfig+0x226>
 8002eac:	cfff69f3 	.word	0xcfff69f3
 8002eb0:	40008000 	.word	0x40008000
 8002eb4:	40013800 	.word	0x40013800
 8002eb8:	00f42400 	.word	0x00f42400
 8002ebc:	08003908 	.word	0x08003908
 8002ec0:	000ffcff 	.word	0x000ffcff

08002ec4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ec4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002ec6:	f013 0f08 	tst.w	r3, #8
 8002eca:	d006      	beq.n	8002eda <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ecc:	6802      	ldr	r2, [r0, #0]
 8002ece:	6853      	ldr	r3, [r2, #4]
 8002ed0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002ed4:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8002ed6:	430b      	orrs	r3, r1
 8002ed8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002eda:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002edc:	f013 0f01 	tst.w	r3, #1
 8002ee0:	d006      	beq.n	8002ef0 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ee2:	6802      	ldr	r2, [r0, #0]
 8002ee4:	6853      	ldr	r3, [r2, #4]
 8002ee6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002eea:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8002eec:	430b      	orrs	r3, r1
 8002eee:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ef0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002ef2:	f013 0f02 	tst.w	r3, #2
 8002ef6:	d006      	beq.n	8002f06 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ef8:	6802      	ldr	r2, [r0, #0]
 8002efa:	6853      	ldr	r3, [r2, #4]
 8002efc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f00:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8002f02:	430b      	orrs	r3, r1
 8002f04:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002f06:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002f08:	f013 0f04 	tst.w	r3, #4
 8002f0c:	d006      	beq.n	8002f1c <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f0e:	6802      	ldr	r2, [r0, #0]
 8002f10:	6853      	ldr	r3, [r2, #4]
 8002f12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f16:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f1c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002f1e:	f013 0f10 	tst.w	r3, #16
 8002f22:	d006      	beq.n	8002f32 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f24:	6802      	ldr	r2, [r0, #0]
 8002f26:	6893      	ldr	r3, [r2, #8]
 8002f28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002f2c:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8002f2e:	430b      	orrs	r3, r1
 8002f30:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f32:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002f34:	f013 0f20 	tst.w	r3, #32
 8002f38:	d006      	beq.n	8002f48 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f3a:	6802      	ldr	r2, [r0, #0]
 8002f3c:	6893      	ldr	r3, [r2, #8]
 8002f3e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002f42:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8002f44:	430b      	orrs	r3, r1
 8002f46:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f48:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002f4a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002f4e:	d00a      	beq.n	8002f66 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f50:	6802      	ldr	r2, [r0, #0]
 8002f52:	6853      	ldr	r3, [r2, #4]
 8002f54:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002f58:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8002f5a:	430b      	orrs	r3, r1
 8002f5c:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f5e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8002f60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f64:	d00b      	beq.n	8002f7e <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f66:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002f68:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002f6c:	d006      	beq.n	8002f7c <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f6e:	6802      	ldr	r2, [r0, #0]
 8002f70:	6853      	ldr	r3, [r2, #4]
 8002f72:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8002f76:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8002f78:	430b      	orrs	r3, r1
 8002f7a:	6053      	str	r3, [r2, #4]
}
 8002f7c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f7e:	6802      	ldr	r2, [r0, #0]
 8002f80:	6853      	ldr	r3, [r2, #4]
 8002f82:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002f86:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8002f88:	430b      	orrs	r3, r1
 8002f8a:	6053      	str	r3, [r2, #4]
 8002f8c:	e7eb      	b.n	8002f66 <UART_AdvFeatureConfig+0xa2>

08002f8e <UART_WaitOnFlagUntilTimeout>:
{
 8002f8e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f92:	4605      	mov	r5, r0
 8002f94:	460e      	mov	r6, r1
 8002f96:	4617      	mov	r7, r2
 8002f98:	4699      	mov	r9, r3
 8002f9a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f9e:	682b      	ldr	r3, [r5, #0]
 8002fa0:	69dc      	ldr	r4, [r3, #28]
 8002fa2:	ea36 0404 	bics.w	r4, r6, r4
 8002fa6:	bf0c      	ite	eq
 8002fa8:	2401      	moveq	r4, #1
 8002faa:	2400      	movne	r4, #0
 8002fac:	42bc      	cmp	r4, r7
 8002fae:	d136      	bne.n	800301e <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 8002fb0:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002fb4:	d0f3      	beq.n	8002f9e <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fb6:	f7fd fdcb 	bl	8000b50 <HAL_GetTick>
 8002fba:	eba0 0009 	sub.w	r0, r0, r9
 8002fbe:	4540      	cmp	r0, r8
 8002fc0:	d830      	bhi.n	8003024 <UART_WaitOnFlagUntilTimeout+0x96>
 8002fc2:	f1b8 0f00 	cmp.w	r8, #0
 8002fc6:	d02f      	beq.n	8003028 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002fc8:	682b      	ldr	r3, [r5, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	f012 0f04 	tst.w	r2, #4
 8002fd0:	d0e5      	beq.n	8002f9e <UART_WaitOnFlagUntilTimeout+0x10>
 8002fd2:	2e80      	cmp	r6, #128	@ 0x80
 8002fd4:	d0e3      	beq.n	8002f9e <UART_WaitOnFlagUntilTimeout+0x10>
 8002fd6:	2e40      	cmp	r6, #64	@ 0x40
 8002fd8:	d0e1      	beq.n	8002f9e <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002fda:	69da      	ldr	r2, [r3, #28]
 8002fdc:	f012 0f08 	tst.w	r2, #8
 8002fe0:	d111      	bne.n	8003006 <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002fe2:	69da      	ldr	r2, [r3, #28]
 8002fe4:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8002fe8:	d0d9      	beq.n	8002f9e <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002fea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002fee:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8002ff0:	4628      	mov	r0, r5
 8002ff2:	f7ff fe11 	bl	8002c18 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002ff6:	2320      	movs	r3, #32
 8002ff8:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8003002:	2003      	movs	r0, #3
 8003004:	e00c      	b.n	8003020 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003006:	2408      	movs	r4, #8
 8003008:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 800300a:	4628      	mov	r0, r5
 800300c:	f7ff fe04 	bl	8002c18 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003010:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8003014:	2300      	movs	r3, #0
 8003016:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 800301a:	2001      	movs	r0, #1
 800301c:	e000      	b.n	8003020 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 800301e:	2000      	movs	r0, #0
}
 8003020:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8003024:	2003      	movs	r0, #3
 8003026:	e7fb      	b.n	8003020 <UART_WaitOnFlagUntilTimeout+0x92>
 8003028:	2003      	movs	r0, #3
 800302a:	e7f9      	b.n	8003020 <UART_WaitOnFlagUntilTimeout+0x92>

0800302c <UART_CheckIdleState>:
{
 800302c:	b530      	push	{r4, r5, lr}
 800302e:	b083      	sub	sp, #12
 8003030:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003032:	2300      	movs	r3, #0
 8003034:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8003038:	f7fd fd8a 	bl	8000b50 <HAL_GetTick>
 800303c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800303e:	6822      	ldr	r2, [r4, #0]
 8003040:	6812      	ldr	r2, [r2, #0]
 8003042:	f012 0f08 	tst.w	r2, #8
 8003046:	d110      	bne.n	800306a <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003048:	6823      	ldr	r3, [r4, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f013 0f04 	tst.w	r3, #4
 8003050:	d128      	bne.n	80030a4 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 8003052:	2320      	movs	r3, #32
 8003054:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003058:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800305c:	2000      	movs	r0, #0
 800305e:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003060:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8003062:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8003066:	b003      	add	sp, #12
 8003068:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800306a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800306e:	9300      	str	r3, [sp, #0]
 8003070:	4603      	mov	r3, r0
 8003072:	2200      	movs	r2, #0
 8003074:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003078:	4620      	mov	r0, r4
 800307a:	f7ff ff88 	bl	8002f8e <UART_WaitOnFlagUntilTimeout>
 800307e:	2800      	cmp	r0, #0
 8003080:	d0e2      	beq.n	8003048 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003082:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003084:	e852 3f00 	ldrex	r3, [r2]
 8003088:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800308c:	e842 3100 	strex	r1, r3, [r2]
 8003090:	2900      	cmp	r1, #0
 8003092:	d1f6      	bne.n	8003082 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8003094:	2320      	movs	r3, #32
 8003096:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 800309a:	2300      	movs	r3, #0
 800309c:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 80030a0:	2003      	movs	r0, #3
 80030a2:	e7e0      	b.n	8003066 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	462b      	mov	r3, r5
 80030ac:	2200      	movs	r2, #0
 80030ae:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80030b2:	4620      	mov	r0, r4
 80030b4:	f7ff ff6b 	bl	8002f8e <UART_WaitOnFlagUntilTimeout>
 80030b8:	2800      	cmp	r0, #0
 80030ba:	d0ca      	beq.n	8003052 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80030bc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030be:	e852 3f00 	ldrex	r3, [r2]
 80030c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c6:	e842 3100 	strex	r1, r3, [r2]
 80030ca:	2900      	cmp	r1, #0
 80030cc:	d1f6      	bne.n	80030bc <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030ce:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030d0:	f102 0308 	add.w	r3, r2, #8
 80030d4:	e853 3f00 	ldrex	r3, [r3]
 80030d8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030dc:	3208      	adds	r2, #8
 80030de:	e842 3100 	strex	r1, r3, [r2]
 80030e2:	2900      	cmp	r1, #0
 80030e4:	d1f3      	bne.n	80030ce <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 80030e6:	2320      	movs	r3, #32
 80030e8:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 80030ec:	2300      	movs	r3, #0
 80030ee:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 80030f2:	2003      	movs	r0, #3
 80030f4:	e7b7      	b.n	8003066 <UART_CheckIdleState+0x3a>

080030f6 <HAL_UART_Init>:
  if (huart == NULL)
 80030f6:	b378      	cbz	r0, 8003158 <HAL_UART_Init+0x62>
{
 80030f8:	b510      	push	{r4, lr}
 80030fa:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80030fc:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8003100:	b30b      	cbz	r3, 8003146 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8003102:	2324      	movs	r3, #36	@ 0x24
 8003104:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8003108:	6822      	ldr	r2, [r4, #0]
 800310a:	6813      	ldr	r3, [r2, #0]
 800310c:	f023 0301 	bic.w	r3, r3, #1
 8003110:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003112:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003114:	b9e3      	cbnz	r3, 8003150 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003116:	4620      	mov	r0, r4
 8003118:	f7ff fdaa 	bl	8002c70 <UART_SetConfig>
 800311c:	2801      	cmp	r0, #1
 800311e:	d011      	beq.n	8003144 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003120:	6822      	ldr	r2, [r4, #0]
 8003122:	6853      	ldr	r3, [r2, #4]
 8003124:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8003128:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800312a:	6822      	ldr	r2, [r4, #0]
 800312c:	6893      	ldr	r3, [r2, #8]
 800312e:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8003132:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003134:	6822      	ldr	r2, [r4, #0]
 8003136:	6813      	ldr	r3, [r2, #0]
 8003138:	f043 0301 	orr.w	r3, r3, #1
 800313c:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800313e:	4620      	mov	r0, r4
 8003140:	f7ff ff74 	bl	800302c <UART_CheckIdleState>
}
 8003144:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003146:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 800314a:	f000 f955 	bl	80033f8 <HAL_UART_MspInit>
 800314e:	e7d8      	b.n	8003102 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8003150:	4620      	mov	r0, r4
 8003152:	f7ff feb7 	bl	8002ec4 <UART_AdvFeatureConfig>
 8003156:	e7de      	b.n	8003116 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8003158:	2001      	movs	r0, #1
}
 800315a:	4770      	bx	lr

0800315c <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800315c:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800315e:	b92b      	cbnz	r3, 800316c <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8003160:	2301      	movs	r3, #1
 8003162:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003166:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 800316a:	4770      	bx	lr
{
 800316c:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800316e:	6803      	ldr	r3, [r0, #0]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003176:	6899      	ldr	r1, [r3, #8]
 8003178:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800317a:	4d09      	ldr	r5, [pc, #36]	@ (80031a0 <UARTEx_SetNbDataToProcess+0x44>)
 800317c:	5c6b      	ldrb	r3, [r5, r1]
 800317e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003180:	4c08      	ldr	r4, [pc, #32]	@ (80031a4 <UARTEx_SetNbDataToProcess+0x48>)
 8003182:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003184:	fb93 f3f1 	sdiv	r3, r3, r1
 8003188:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800318c:	5cab      	ldrb	r3, [r5, r2]
 800318e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003190:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003192:	fb93 f3f2 	sdiv	r3, r3, r2
 8003196:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 800319a:	bc30      	pop	{r4, r5}
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	08003928 	.word	0x08003928
 80031a4:	08003920 	.word	0x08003920

080031a8 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 80031a8:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d018      	beq.n	80031e2 <HAL_UARTEx_DisableFifoMode+0x3a>
 80031b0:	2301      	movs	r3, #1
 80031b2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80031b6:	2324      	movs	r3, #36	@ 0x24
 80031b8:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80031bc:	6803      	ldr	r3, [r0, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80031c0:	6819      	ldr	r1, [r3, #0]
 80031c2:	f021 0101 	bic.w	r1, r1, #1
 80031c6:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80031c8:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80031cc:	2300      	movs	r3, #0
 80031ce:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80031d0:	6801      	ldr	r1, [r0, #0]
 80031d2:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 80031d4:	2220      	movs	r2, #32
 80031d6:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80031da:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 80031de:	4618      	mov	r0, r3
 80031e0:	4770      	bx	lr
  __HAL_LOCK(huart);
 80031e2:	2002      	movs	r0, #2
}
 80031e4:	4770      	bx	lr

080031e6 <HAL_UARTEx_SetTxFifoThreshold>:
{
 80031e6:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80031e8:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d01d      	beq.n	800322c <HAL_UARTEx_SetTxFifoThreshold+0x46>
 80031f0:	4604      	mov	r4, r0
 80031f2:	2301      	movs	r3, #1
 80031f4:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80031f8:	2324      	movs	r3, #36	@ 0x24
 80031fa:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80031fe:	6803      	ldr	r3, [r0, #0]
 8003200:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	f022 0201 	bic.w	r2, r2, #1
 8003208:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800320a:	6802      	ldr	r2, [r0, #0]
 800320c:	6893      	ldr	r3, [r2, #8]
 800320e:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8003212:	4319      	orrs	r1, r3
 8003214:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003216:	f7ff ffa1 	bl	800315c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800321a:	6823      	ldr	r3, [r4, #0]
 800321c:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800321e:	2320      	movs	r3, #32
 8003220:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8003224:	2000      	movs	r0, #0
 8003226:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800322a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800322c:	2002      	movs	r0, #2
 800322e:	e7fc      	b.n	800322a <HAL_UARTEx_SetTxFifoThreshold+0x44>

08003230 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8003230:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8003232:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8003236:	2b01      	cmp	r3, #1
 8003238:	d01d      	beq.n	8003276 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 800323a:	4604      	mov	r4, r0
 800323c:	2301      	movs	r3, #1
 800323e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8003242:	2324      	movs	r3, #36	@ 0x24
 8003244:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003248:	6803      	ldr	r3, [r0, #0]
 800324a:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	f022 0201 	bic.w	r2, r2, #1
 8003252:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003254:	6802      	ldr	r2, [r0, #0]
 8003256:	6893      	ldr	r3, [r2, #8]
 8003258:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 800325c:	4319      	orrs	r1, r3
 800325e:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003260:	f7ff ff7c 	bl	800315c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003264:	6823      	ldr	r3, [r4, #0]
 8003266:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003268:	2320      	movs	r3, #32
 800326a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800326e:	2000      	movs	r0, #0
 8003270:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8003274:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8003276:	2002      	movs	r0, #2
 8003278:	e7fc      	b.n	8003274 <HAL_UARTEx_SetRxFifoThreshold+0x44>

0800327a <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800327a:	e7fe      	b.n	800327a <NMI_Handler>

0800327c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800327c:	e7fe      	b.n	800327c <HardFault_Handler>

0800327e <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800327e:	e7fe      	b.n	800327e <MemManage_Handler>

08003280 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003280:	e7fe      	b.n	8003280 <BusFault_Handler>

08003282 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003282:	e7fe      	b.n	8003282 <UsageFault_Handler>

08003284 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003284:	4770      	bx	lr

08003286 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003286:	4770      	bx	lr

08003288 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003288:	4770      	bx	lr

0800328a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800328a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800328c:	f7fd fc54 	bl	8000b38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003290:	bd08      	pop	{r3, pc}
	...

08003294 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8003294:	4a16      	ldr	r2, [pc, #88]	@ (80032f0 <SystemInit+0x5c>)
 8003296:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800329a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800329e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80032a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	f042 0201 	orr.w	r2, r2, #1
 80032ac:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80032ae:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80032b2:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80032b4:	6819      	ldr	r1, [r3, #0]
 80032b6:	f1a2 62a2 	sub.w	r2, r2, #84934656	@ 0x5100000
 80032ba:	f2a2 1205 	subw	r2, r2, #261	@ 0x105
 80032be:	400a      	ands	r2, r1
 80032c0:	601a      	str	r2, [r3, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80032c2:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80032c6:	f022 0205 	bic.w	r2, r2, #5
 80032ca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80032ce:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80032d2:	f022 0201 	bic.w	r2, r2, #1
 80032d6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80032da:	4a06      	ldr	r2, [pc, #24]	@ (80032f4 <SystemInit+0x60>)
 80032dc:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80032de:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80032e6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80032e8:	2200      	movs	r2, #0
 80032ea:	619a      	str	r2, [r3, #24]
}
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	e000ed00 	.word	0xe000ed00
 80032f4:	22041000 	.word	0x22041000

080032f8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80032f8:	b500      	push	{lr}
 80032fa:	b089      	sub	sp, #36	@ 0x24

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032fc:	2300      	movs	r3, #0
 80032fe:	9304      	str	r3, [sp, #16]
 8003300:	9305      	str	r3, [sp, #20]
 8003302:	9306      	str	r3, [sp, #24]
 8003304:	9307      	str	r3, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003306:	9301      	str	r3, [sp, #4]
 8003308:	9302      	str	r3, [sp, #8]
 800330a:	9303      	str	r3, [sp, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800330c:	4814      	ldr	r0, [pc, #80]	@ (8003360 <MX_TIM2_Init+0x68>)
 800330e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003312:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 31;
 8003314:	221f      	movs	r2, #31
 8003316:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003318:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 100000;
 800331a:	4a12      	ldr	r2, [pc, #72]	@ (8003364 <MX_TIM2_Init+0x6c>)
 800331c:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800331e:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003320:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003322:	f7ff fb87 	bl	8002a34 <HAL_TIM_Base_Init>
 8003326:	b990      	cbnz	r0, 800334e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003328:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800332c:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800332e:	a904      	add	r1, sp, #16
 8003330:	480b      	ldr	r0, [pc, #44]	@ (8003360 <MX_TIM2_Init+0x68>)
 8003332:	f7ff fbbd 	bl	8002ab0 <HAL_TIM_ConfigClockSource>
 8003336:	b968      	cbnz	r0, 8003354 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003338:	2300      	movs	r3, #0
 800333a:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800333c:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800333e:	a901      	add	r1, sp, #4
 8003340:	4807      	ldr	r0, [pc, #28]	@ (8003360 <MX_TIM2_Init+0x68>)
 8003342:	f7ff fc35 	bl	8002bb0 <HAL_TIMEx_MasterConfigSynchronization>
 8003346:	b940      	cbnz	r0, 800335a <MX_TIM2_Init+0x62>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003348:	b009      	add	sp, #36	@ 0x24
 800334a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800334e:	f7fd fb15 	bl	800097c <Error_Handler>
 8003352:	e7e9      	b.n	8003328 <MX_TIM2_Init+0x30>
    Error_Handler();
 8003354:	f7fd fb12 	bl	800097c <Error_Handler>
 8003358:	e7ee      	b.n	8003338 <MX_TIM2_Init+0x40>
    Error_Handler();
 800335a:	f7fd fb0f 	bl	800097c <Error_Handler>
}
 800335e:	e7f3      	b.n	8003348 <MX_TIM2_Init+0x50>
 8003360:	200000e4 	.word	0x200000e4
 8003364:	000186a0 	.word	0x000186a0

08003368 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 8003368:	6803      	ldr	r3, [r0, #0]
 800336a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800336e:	d000      	beq.n	8003372 <HAL_TIM_Base_MspInit+0xa>
 8003370:	4770      	bx	lr
{
 8003372:	b082      	sub	sp, #8
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003374:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003378:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800337a:	f042 0201 	orr.w	r2, r2, #1
 800337e:	659a      	str	r2, [r3, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003388:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800338a:	b002      	add	sp, #8
 800338c:	4770      	bx	lr
	...

08003390 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003390:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003392:	4817      	ldr	r0, [pc, #92]	@ (80033f0 <MX_USART1_UART_Init+0x60>)
 8003394:	4b17      	ldr	r3, [pc, #92]	@ (80033f4 <MX_USART1_UART_Init+0x64>)
 8003396:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8003398:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 800339c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800339e:	2300      	movs	r3, #0
 80033a0:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80033a2:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80033a4:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80033a6:	220c      	movs	r2, #12
 80033a8:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033aa:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80033ac:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80033ae:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80033b0:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80033b2:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80033b4:	f7ff fe9f 	bl	80030f6 <HAL_UART_Init>
 80033b8:	b970      	cbnz	r0, 80033d8 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80033ba:	2100      	movs	r1, #0
 80033bc:	480c      	ldr	r0, [pc, #48]	@ (80033f0 <MX_USART1_UART_Init+0x60>)
 80033be:	f7ff ff12 	bl	80031e6 <HAL_UARTEx_SetTxFifoThreshold>
 80033c2:	b960      	cbnz	r0, 80033de <MX_USART1_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80033c4:	2100      	movs	r1, #0
 80033c6:	480a      	ldr	r0, [pc, #40]	@ (80033f0 <MX_USART1_UART_Init+0x60>)
 80033c8:	f7ff ff32 	bl	8003230 <HAL_UARTEx_SetRxFifoThreshold>
 80033cc:	b950      	cbnz	r0, 80033e4 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80033ce:	4808      	ldr	r0, [pc, #32]	@ (80033f0 <MX_USART1_UART_Init+0x60>)
 80033d0:	f7ff feea 	bl	80031a8 <HAL_UARTEx_DisableFifoMode>
 80033d4:	b948      	cbnz	r0, 80033ea <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80033d6:	bd08      	pop	{r3, pc}
    Error_Handler();
 80033d8:	f7fd fad0 	bl	800097c <Error_Handler>
 80033dc:	e7ed      	b.n	80033ba <MX_USART1_UART_Init+0x2a>
    Error_Handler();
 80033de:	f7fd facd 	bl	800097c <Error_Handler>
 80033e2:	e7ef      	b.n	80033c4 <MX_USART1_UART_Init+0x34>
    Error_Handler();
 80033e4:	f7fd faca 	bl	800097c <Error_Handler>
 80033e8:	e7f1      	b.n	80033ce <MX_USART1_UART_Init+0x3e>
    Error_Handler();
 80033ea:	f7fd fac7 	bl	800097c <Error_Handler>
}
 80033ee:	e7f2      	b.n	80033d6 <MX_USART1_UART_Init+0x46>
 80033f0:	20000130 	.word	0x20000130
 80033f4:	40013800 	.word	0x40013800

080033f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80033f8:	b510      	push	{r4, lr}
 80033fa:	b09c      	sub	sp, #112	@ 0x70
 80033fc:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033fe:	2100      	movs	r1, #0
 8003400:	9117      	str	r1, [sp, #92]	@ 0x5c
 8003402:	9118      	str	r1, [sp, #96]	@ 0x60
 8003404:	9119      	str	r1, [sp, #100]	@ 0x64
 8003406:	911a      	str	r1, [sp, #104]	@ 0x68
 8003408:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800340a:	2250      	movs	r2, #80	@ 0x50
 800340c:	a803      	add	r0, sp, #12
 800340e:	f000 f86e 	bl	80034ee <memset>
  if(uartHandle->Instance==USART1)
 8003412:	6822      	ldr	r2, [r4, #0]
 8003414:	4b17      	ldr	r3, [pc, #92]	@ (8003474 <HAL_UART_MspInit+0x7c>)
 8003416:	429a      	cmp	r2, r3
 8003418:	d001      	beq.n	800341e <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800341a:	b01c      	add	sp, #112	@ 0x70
 800341c:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800341e:	2301      	movs	r3, #1
 8003420:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003422:	a803      	add	r0, sp, #12
 8003424:	f7ff f8f3 	bl	800260e <HAL_RCCEx_PeriphCLKConfig>
 8003428:	bb08      	cbnz	r0, 800346e <HAL_UART_MspInit+0x76>
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800342a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800342e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003430:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003434:	661a      	str	r2, [r3, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003436:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003438:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800343c:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 800343e:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003440:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003442:	f042 0202 	orr.w	r2, r2, #2
 8003446:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003450:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8003452:	23c0      	movs	r3, #192	@ 0xc0
 8003454:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003456:	2302      	movs	r3, #2
 8003458:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345a:	2300      	movs	r3, #0
 800345c:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345e:	931a      	str	r3, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003460:	2307      	movs	r3, #7
 8003462:	931b      	str	r3, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003464:	a917      	add	r1, sp, #92	@ 0x5c
 8003466:	4804      	ldr	r0, [pc, #16]	@ (8003478 <HAL_UART_MspInit+0x80>)
 8003468:	f7fe f91c 	bl	80016a4 <HAL_GPIO_Init>
}
 800346c:	e7d5      	b.n	800341a <HAL_UART_MspInit+0x22>
      Error_Handler();
 800346e:	f7fd fa85 	bl	800097c <Error_Handler>
 8003472:	e7da      	b.n	800342a <HAL_UART_MspInit+0x32>
 8003474:	40013800 	.word	0x40013800
 8003478:	48000400 	.word	0x48000400

0800347c <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800347c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800347e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003480:	3304      	adds	r3, #4

08003482 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003482:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003484:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8003486:	d3f9      	bcc.n	800347c <CopyDataInit>
  bx lr
 8003488:	4770      	bx	lr

0800348a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800348a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800348c:	3004      	adds	r0, #4

0800348e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800348e:	4288      	cmp	r0, r1
  bcc FillZerobss
 8003490:	d3fb      	bcc.n	800348a <FillZerobss>
  bx lr
 8003492:	4770      	bx	lr

08003494 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003494:	480c      	ldr	r0, [pc, #48]	@ (80034c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003496:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003498:	f7ff fefc 	bl	8003294 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800349c:	480b      	ldr	r0, [pc, #44]	@ (80034cc <LoopForever+0x6>)
 800349e:	490c      	ldr	r1, [pc, #48]	@ (80034d0 <LoopForever+0xa>)
 80034a0:	4a0c      	ldr	r2, [pc, #48]	@ (80034d4 <LoopForever+0xe>)
 80034a2:	2300      	movs	r3, #0
 80034a4:	f7ff ffed 	bl	8003482 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80034a8:	480b      	ldr	r0, [pc, #44]	@ (80034d8 <LoopForever+0x12>)
 80034aa:	490c      	ldr	r1, [pc, #48]	@ (80034dc <LoopForever+0x16>)
 80034ac:	4a0c      	ldr	r2, [pc, #48]	@ (80034e0 <LoopForever+0x1a>)
 80034ae:	2300      	movs	r3, #0
 80034b0:	f7ff ffe7 	bl	8003482 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80034b4:	480b      	ldr	r0, [pc, #44]	@ (80034e4 <LoopForever+0x1e>)
 80034b6:	490c      	ldr	r1, [pc, #48]	@ (80034e8 <LoopForever+0x22>)
 80034b8:	2300      	movs	r3, #0
 80034ba:	f7ff ffe8 	bl	800348e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80034be:	f000 f81f 	bl	8003500 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80034c2:	f7fd fac1 	bl	8000a48 <main>

080034c6 <LoopForever>:

LoopForever:
  b LoopForever
 80034c6:	e7fe      	b.n	80034c6 <LoopForever>
  ldr   r0, =_estack
 80034c8:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80034cc:	20000008 	.word	0x20000008
 80034d0:	20000014 	.word	0x20000014
 80034d4:	080039e0 	.word	0x080039e0
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80034d8:	20030000 	.word	0x20030000
 80034dc:	20030000 	.word	0x20030000
 80034e0:	080039ec 	.word	0x080039ec
  INIT_BSS _sbss, _ebss
 80034e4:	20000014 	.word	0x20000014
 80034e8:	200001c4 	.word	0x200001c4

080034ec <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80034ec:	e7fe      	b.n	80034ec <ADC1_IRQHandler>

080034ee <memset>:
 80034ee:	4402      	add	r2, r0
 80034f0:	4603      	mov	r3, r0
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d100      	bne.n	80034f8 <memset+0xa>
 80034f6:	4770      	bx	lr
 80034f8:	f803 1b01 	strb.w	r1, [r3], #1
 80034fc:	e7f9      	b.n	80034f2 <memset+0x4>
	...

08003500 <__libc_init_array>:
 8003500:	b570      	push	{r4, r5, r6, lr}
 8003502:	4b0d      	ldr	r3, [pc, #52]	@ (8003538 <__libc_init_array+0x38>)
 8003504:	4d0d      	ldr	r5, [pc, #52]	@ (800353c <__libc_init_array+0x3c>)
 8003506:	1b5b      	subs	r3, r3, r5
 8003508:	109c      	asrs	r4, r3, #2
 800350a:	2600      	movs	r6, #0
 800350c:	42a6      	cmp	r6, r4
 800350e:	d109      	bne.n	8003524 <__libc_init_array+0x24>
 8003510:	f000 f996 	bl	8003840 <_init>
 8003514:	4d0a      	ldr	r5, [pc, #40]	@ (8003540 <__libc_init_array+0x40>)
 8003516:	4b0b      	ldr	r3, [pc, #44]	@ (8003544 <__libc_init_array+0x44>)
 8003518:	1b5b      	subs	r3, r3, r5
 800351a:	109c      	asrs	r4, r3, #2
 800351c:	2600      	movs	r6, #0
 800351e:	42a6      	cmp	r6, r4
 8003520:	d105      	bne.n	800352e <__libc_init_array+0x2e>
 8003522:	bd70      	pop	{r4, r5, r6, pc}
 8003524:	f855 3b04 	ldr.w	r3, [r5], #4
 8003528:	4798      	blx	r3
 800352a:	3601      	adds	r6, #1
 800352c:	e7ee      	b.n	800350c <__libc_init_array+0xc>
 800352e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003532:	4798      	blx	r3
 8003534:	3601      	adds	r6, #1
 8003536:	e7f2      	b.n	800351e <__libc_init_array+0x1e>
 8003538:	080039d8 	.word	0x080039d8
 800353c:	080039d8 	.word	0x080039d8
 8003540:	080039d8 	.word	0x080039d8
 8003544:	080039dc 	.word	0x080039dc

08003548 <__udivmoddi4>:
 8003548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800354c:	9d08      	ldr	r5, [sp, #32]
 800354e:	460f      	mov	r7, r1
 8003550:	4604      	mov	r4, r0
 8003552:	468c      	mov	ip, r1
 8003554:	2b00      	cmp	r3, #0
 8003556:	d148      	bne.n	80035ea <__udivmoddi4+0xa2>
 8003558:	428a      	cmp	r2, r1
 800355a:	4616      	mov	r6, r2
 800355c:	d961      	bls.n	8003622 <__udivmoddi4+0xda>
 800355e:	fab2 f382 	clz	r3, r2
 8003562:	b14b      	cbz	r3, 8003578 <__udivmoddi4+0x30>
 8003564:	f1c3 0220 	rsb	r2, r3, #32
 8003568:	fa01 fc03 	lsl.w	ip, r1, r3
 800356c:	fa20 f202 	lsr.w	r2, r0, r2
 8003570:	409e      	lsls	r6, r3
 8003572:	ea42 0c0c 	orr.w	ip, r2, ip
 8003576:	409c      	lsls	r4, r3
 8003578:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800357c:	b2b7      	uxth	r7, r6
 800357e:	fbbc f1fe 	udiv	r1, ip, lr
 8003582:	0c22      	lsrs	r2, r4, #16
 8003584:	fb0e cc11 	mls	ip, lr, r1, ip
 8003588:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800358c:	fb01 f007 	mul.w	r0, r1, r7
 8003590:	4290      	cmp	r0, r2
 8003592:	d909      	bls.n	80035a8 <__udivmoddi4+0x60>
 8003594:	18b2      	adds	r2, r6, r2
 8003596:	f101 3cff 	add.w	ip, r1, #4294967295
 800359a:	f080 80ee 	bcs.w	800377a <__udivmoddi4+0x232>
 800359e:	4290      	cmp	r0, r2
 80035a0:	f240 80eb 	bls.w	800377a <__udivmoddi4+0x232>
 80035a4:	3902      	subs	r1, #2
 80035a6:	4432      	add	r2, r6
 80035a8:	1a12      	subs	r2, r2, r0
 80035aa:	b2a4      	uxth	r4, r4
 80035ac:	fbb2 f0fe 	udiv	r0, r2, lr
 80035b0:	fb0e 2210 	mls	r2, lr, r0, r2
 80035b4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80035b8:	fb00 f707 	mul.w	r7, r0, r7
 80035bc:	42a7      	cmp	r7, r4
 80035be:	d909      	bls.n	80035d4 <__udivmoddi4+0x8c>
 80035c0:	1934      	adds	r4, r6, r4
 80035c2:	f100 32ff 	add.w	r2, r0, #4294967295
 80035c6:	f080 80da 	bcs.w	800377e <__udivmoddi4+0x236>
 80035ca:	42a7      	cmp	r7, r4
 80035cc:	f240 80d7 	bls.w	800377e <__udivmoddi4+0x236>
 80035d0:	4434      	add	r4, r6
 80035d2:	3802      	subs	r0, #2
 80035d4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80035d8:	1be4      	subs	r4, r4, r7
 80035da:	2100      	movs	r1, #0
 80035dc:	b11d      	cbz	r5, 80035e6 <__udivmoddi4+0x9e>
 80035de:	40dc      	lsrs	r4, r3
 80035e0:	2300      	movs	r3, #0
 80035e2:	e9c5 4300 	strd	r4, r3, [r5]
 80035e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035ea:	428b      	cmp	r3, r1
 80035ec:	d906      	bls.n	80035fc <__udivmoddi4+0xb4>
 80035ee:	b10d      	cbz	r5, 80035f4 <__udivmoddi4+0xac>
 80035f0:	e9c5 0100 	strd	r0, r1, [r5]
 80035f4:	2100      	movs	r1, #0
 80035f6:	4608      	mov	r0, r1
 80035f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035fc:	fab3 f183 	clz	r1, r3
 8003600:	2900      	cmp	r1, #0
 8003602:	d148      	bne.n	8003696 <__udivmoddi4+0x14e>
 8003604:	42bb      	cmp	r3, r7
 8003606:	d302      	bcc.n	800360e <__udivmoddi4+0xc6>
 8003608:	4282      	cmp	r2, r0
 800360a:	f200 8107 	bhi.w	800381c <__udivmoddi4+0x2d4>
 800360e:	1a84      	subs	r4, r0, r2
 8003610:	eb67 0203 	sbc.w	r2, r7, r3
 8003614:	2001      	movs	r0, #1
 8003616:	4694      	mov	ip, r2
 8003618:	2d00      	cmp	r5, #0
 800361a:	d0e4      	beq.n	80035e6 <__udivmoddi4+0x9e>
 800361c:	e9c5 4c00 	strd	r4, ip, [r5]
 8003620:	e7e1      	b.n	80035e6 <__udivmoddi4+0x9e>
 8003622:	2a00      	cmp	r2, #0
 8003624:	f000 8092 	beq.w	800374c <__udivmoddi4+0x204>
 8003628:	fab2 f382 	clz	r3, r2
 800362c:	2b00      	cmp	r3, #0
 800362e:	f040 80a8 	bne.w	8003782 <__udivmoddi4+0x23a>
 8003632:	1a8a      	subs	r2, r1, r2
 8003634:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8003638:	fa1f fc86 	uxth.w	ip, r6
 800363c:	2101      	movs	r1, #1
 800363e:	0c20      	lsrs	r0, r4, #16
 8003640:	fbb2 f7fe 	udiv	r7, r2, lr
 8003644:	fb0e 2217 	mls	r2, lr, r7, r2
 8003648:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 800364c:	fb0c f007 	mul.w	r0, ip, r7
 8003650:	4290      	cmp	r0, r2
 8003652:	d907      	bls.n	8003664 <__udivmoddi4+0x11c>
 8003654:	18b2      	adds	r2, r6, r2
 8003656:	f107 38ff 	add.w	r8, r7, #4294967295
 800365a:	d202      	bcs.n	8003662 <__udivmoddi4+0x11a>
 800365c:	4290      	cmp	r0, r2
 800365e:	f200 80e2 	bhi.w	8003826 <__udivmoddi4+0x2de>
 8003662:	4647      	mov	r7, r8
 8003664:	1a12      	subs	r2, r2, r0
 8003666:	b2a4      	uxth	r4, r4
 8003668:	fbb2 f0fe 	udiv	r0, r2, lr
 800366c:	fb0e 2210 	mls	r2, lr, r0, r2
 8003670:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8003674:	fb0c fc00 	mul.w	ip, ip, r0
 8003678:	45a4      	cmp	ip, r4
 800367a:	d907      	bls.n	800368c <__udivmoddi4+0x144>
 800367c:	1934      	adds	r4, r6, r4
 800367e:	f100 32ff 	add.w	r2, r0, #4294967295
 8003682:	d202      	bcs.n	800368a <__udivmoddi4+0x142>
 8003684:	45a4      	cmp	ip, r4
 8003686:	f200 80cb 	bhi.w	8003820 <__udivmoddi4+0x2d8>
 800368a:	4610      	mov	r0, r2
 800368c:	eba4 040c 	sub.w	r4, r4, ip
 8003690:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8003694:	e7a2      	b.n	80035dc <__udivmoddi4+0x94>
 8003696:	f1c1 0620 	rsb	r6, r1, #32
 800369a:	408b      	lsls	r3, r1
 800369c:	fa22 fc06 	lsr.w	ip, r2, r6
 80036a0:	ea4c 0c03 	orr.w	ip, ip, r3
 80036a4:	fa07 f401 	lsl.w	r4, r7, r1
 80036a8:	fa20 f306 	lsr.w	r3, r0, r6
 80036ac:	40f7      	lsrs	r7, r6
 80036ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80036b2:	4323      	orrs	r3, r4
 80036b4:	fa00 f801 	lsl.w	r8, r0, r1
 80036b8:	fa1f fe8c 	uxth.w	lr, ip
 80036bc:	fbb7 f0f9 	udiv	r0, r7, r9
 80036c0:	0c1c      	lsrs	r4, r3, #16
 80036c2:	fb09 7710 	mls	r7, r9, r0, r7
 80036c6:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 80036ca:	fb00 f70e 	mul.w	r7, r0, lr
 80036ce:	42a7      	cmp	r7, r4
 80036d0:	fa02 f201 	lsl.w	r2, r2, r1
 80036d4:	d90a      	bls.n	80036ec <__udivmoddi4+0x1a4>
 80036d6:	eb1c 0404 	adds.w	r4, ip, r4
 80036da:	f100 3aff 	add.w	sl, r0, #4294967295
 80036de:	f080 809b 	bcs.w	8003818 <__udivmoddi4+0x2d0>
 80036e2:	42a7      	cmp	r7, r4
 80036e4:	f240 8098 	bls.w	8003818 <__udivmoddi4+0x2d0>
 80036e8:	3802      	subs	r0, #2
 80036ea:	4464      	add	r4, ip
 80036ec:	1be4      	subs	r4, r4, r7
 80036ee:	b29f      	uxth	r7, r3
 80036f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80036f4:	fb09 4413 	mls	r4, r9, r3, r4
 80036f8:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 80036fc:	fb03 fe0e 	mul.w	lr, r3, lr
 8003700:	45a6      	cmp	lr, r4
 8003702:	d909      	bls.n	8003718 <__udivmoddi4+0x1d0>
 8003704:	eb1c 0404 	adds.w	r4, ip, r4
 8003708:	f103 37ff 	add.w	r7, r3, #4294967295
 800370c:	f080 8082 	bcs.w	8003814 <__udivmoddi4+0x2cc>
 8003710:	45a6      	cmp	lr, r4
 8003712:	d97f      	bls.n	8003814 <__udivmoddi4+0x2cc>
 8003714:	3b02      	subs	r3, #2
 8003716:	4464      	add	r4, ip
 8003718:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800371c:	eba4 040e 	sub.w	r4, r4, lr
 8003720:	fba0 e702 	umull	lr, r7, r0, r2
 8003724:	42bc      	cmp	r4, r7
 8003726:	4673      	mov	r3, lr
 8003728:	46b9      	mov	r9, r7
 800372a:	d363      	bcc.n	80037f4 <__udivmoddi4+0x2ac>
 800372c:	d060      	beq.n	80037f0 <__udivmoddi4+0x2a8>
 800372e:	b15d      	cbz	r5, 8003748 <__udivmoddi4+0x200>
 8003730:	ebb8 0203 	subs.w	r2, r8, r3
 8003734:	eb64 0409 	sbc.w	r4, r4, r9
 8003738:	fa04 f606 	lsl.w	r6, r4, r6
 800373c:	fa22 f301 	lsr.w	r3, r2, r1
 8003740:	431e      	orrs	r6, r3
 8003742:	40cc      	lsrs	r4, r1
 8003744:	e9c5 6400 	strd	r6, r4, [r5]
 8003748:	2100      	movs	r1, #0
 800374a:	e74c      	b.n	80035e6 <__udivmoddi4+0x9e>
 800374c:	0862      	lsrs	r2, r4, #1
 800374e:	0848      	lsrs	r0, r1, #1
 8003750:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8003754:	0c0b      	lsrs	r3, r1, #16
 8003756:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800375a:	b28a      	uxth	r2, r1
 800375c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003760:	fbb3 f1f6 	udiv	r1, r3, r6
 8003764:	07e4      	lsls	r4, r4, #31
 8003766:	46b4      	mov	ip, r6
 8003768:	4637      	mov	r7, r6
 800376a:	46b6      	mov	lr, r6
 800376c:	231f      	movs	r3, #31
 800376e:	fbb0 f0f6 	udiv	r0, r0, r6
 8003772:	1bd2      	subs	r2, r2, r7
 8003774:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8003778:	e761      	b.n	800363e <__udivmoddi4+0xf6>
 800377a:	4661      	mov	r1, ip
 800377c:	e714      	b.n	80035a8 <__udivmoddi4+0x60>
 800377e:	4610      	mov	r0, r2
 8003780:	e728      	b.n	80035d4 <__udivmoddi4+0x8c>
 8003782:	f1c3 0120 	rsb	r1, r3, #32
 8003786:	fa20 f201 	lsr.w	r2, r0, r1
 800378a:	409e      	lsls	r6, r3
 800378c:	fa27 f101 	lsr.w	r1, r7, r1
 8003790:	409f      	lsls	r7, r3
 8003792:	433a      	orrs	r2, r7
 8003794:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8003798:	fa1f fc86 	uxth.w	ip, r6
 800379c:	fbb1 f7fe 	udiv	r7, r1, lr
 80037a0:	fb0e 1017 	mls	r0, lr, r7, r1
 80037a4:	0c11      	lsrs	r1, r2, #16
 80037a6:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80037aa:	fb07 f80c 	mul.w	r8, r7, ip
 80037ae:	4588      	cmp	r8, r1
 80037b0:	fa04 f403 	lsl.w	r4, r4, r3
 80037b4:	d93a      	bls.n	800382c <__udivmoddi4+0x2e4>
 80037b6:	1871      	adds	r1, r6, r1
 80037b8:	f107 30ff 	add.w	r0, r7, #4294967295
 80037bc:	d201      	bcs.n	80037c2 <__udivmoddi4+0x27a>
 80037be:	4588      	cmp	r8, r1
 80037c0:	d81f      	bhi.n	8003802 <__udivmoddi4+0x2ba>
 80037c2:	eba1 0108 	sub.w	r1, r1, r8
 80037c6:	fbb1 f8fe 	udiv	r8, r1, lr
 80037ca:	fb08 f70c 	mul.w	r7, r8, ip
 80037ce:	fb0e 1118 	mls	r1, lr, r8, r1
 80037d2:	b292      	uxth	r2, r2
 80037d4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80037d8:	42ba      	cmp	r2, r7
 80037da:	d22f      	bcs.n	800383c <__udivmoddi4+0x2f4>
 80037dc:	18b2      	adds	r2, r6, r2
 80037de:	f108 31ff 	add.w	r1, r8, #4294967295
 80037e2:	d2c6      	bcs.n	8003772 <__udivmoddi4+0x22a>
 80037e4:	42ba      	cmp	r2, r7
 80037e6:	d2c4      	bcs.n	8003772 <__udivmoddi4+0x22a>
 80037e8:	f1a8 0102 	sub.w	r1, r8, #2
 80037ec:	4432      	add	r2, r6
 80037ee:	e7c0      	b.n	8003772 <__udivmoddi4+0x22a>
 80037f0:	45f0      	cmp	r8, lr
 80037f2:	d29c      	bcs.n	800372e <__udivmoddi4+0x1e6>
 80037f4:	ebbe 0302 	subs.w	r3, lr, r2
 80037f8:	eb67 070c 	sbc.w	r7, r7, ip
 80037fc:	3801      	subs	r0, #1
 80037fe:	46b9      	mov	r9, r7
 8003800:	e795      	b.n	800372e <__udivmoddi4+0x1e6>
 8003802:	eba6 0808 	sub.w	r8, r6, r8
 8003806:	4441      	add	r1, r8
 8003808:	1eb8      	subs	r0, r7, #2
 800380a:	fbb1 f8fe 	udiv	r8, r1, lr
 800380e:	fb08 f70c 	mul.w	r7, r8, ip
 8003812:	e7dc      	b.n	80037ce <__udivmoddi4+0x286>
 8003814:	463b      	mov	r3, r7
 8003816:	e77f      	b.n	8003718 <__udivmoddi4+0x1d0>
 8003818:	4650      	mov	r0, sl
 800381a:	e767      	b.n	80036ec <__udivmoddi4+0x1a4>
 800381c:	4608      	mov	r0, r1
 800381e:	e6fb      	b.n	8003618 <__udivmoddi4+0xd0>
 8003820:	4434      	add	r4, r6
 8003822:	3802      	subs	r0, #2
 8003824:	e732      	b.n	800368c <__udivmoddi4+0x144>
 8003826:	3f02      	subs	r7, #2
 8003828:	4432      	add	r2, r6
 800382a:	e71b      	b.n	8003664 <__udivmoddi4+0x11c>
 800382c:	eba1 0108 	sub.w	r1, r1, r8
 8003830:	4638      	mov	r0, r7
 8003832:	fbb1 f8fe 	udiv	r8, r1, lr
 8003836:	fb08 f70c 	mul.w	r7, r8, ip
 800383a:	e7c8      	b.n	80037ce <__udivmoddi4+0x286>
 800383c:	4641      	mov	r1, r8
 800383e:	e798      	b.n	8003772 <__udivmoddi4+0x22a>

08003840 <_init>:
 8003840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003842:	bf00      	nop
 8003844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003846:	bc08      	pop	{r3}
 8003848:	469e      	mov	lr, r3
 800384a:	4770      	bx	lr

0800384c <_fini>:
 800384c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800384e:	bf00      	nop
 8003850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003852:	bc08      	pop	{r3}
 8003854:	469e      	mov	lr, r3
 8003856:	4770      	bx	lr
