#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 12 19:40:53 2021
# Process ID: 7144
# Current directory: F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8764 F:\项目\6 CPU--2020\计算机组成与设计 软硬件接口 第5版\计组 ZJU--RISCV版本\实验\实验2021.02_V1\Lab02 CPU实验环境搭建（学生版）\OExp02-IP2SOC\OExp02-IP2SOC.xpr
# Log file: F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/vivado.log
# Journal file: F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC'
INFO: [Project 1-313] Project file moved from 'C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/OExp02-IP2SOC' since last save.
WARNING: [Project 1-312] File not found as 'F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/I_mem.coe'; using path 'C:/Users/ASUS/Desktop/I_mem.coe' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/I_mem.coe'; using path 'C:/Users/ASUS/Desktop/I_mem.coe' instead.
WARNING: [Project 1-312] File not found as 'F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/I_mem.coe'; using path 'C:/Users/ASUS/Desktop/I_mem.coe' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 851.727 ; gain = 98.629
update_compile_order -fileset sources_1
reset_target all [get_files  {{F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}}]
export_ip_user_files -of_objects  [get_files  {{F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}}] -sync -no_script -force -quiet
export_ip_user_files -of_objects  [get_files {{F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v}}
reset_target all [get_files  {{F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}}]
export_ip_user_files -of_objects  [get_files  {{F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}}] -sync -no_script -force -quiet
open_bd_design {F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Adding cell -- xilinx.com:user:SAnti_jitter:1.0 - U9
Adding cell -- xilinx.com:ip:xlslice:1.0 - BTN_OK0
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw2
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw8
Adding cell -- xilinx.com:user:clk_div:1.0 - U8
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - U2
Adding cell -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - div6
Adding cell -- xilinx.com:ip:xlslice:1.0 - div9
Adding cell -- xilinx.com:ip:xlslice:1.0 - div11
Adding cell -- xilinx.com:user:SCPU:1.0 - U1
Adding cell -- xilinx.com:user:MIO_BUS:1.0 - U4
Adding cell -- xilinx.com:user:Multi_8CH32:1.0 - U5
Adding cell -- xilinx.com:user:SPIO:1.0 - U7
Adding cell -- xilinx.com:ip:xlconstant:1.1 - b64_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw7_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - div20
Adding cell -- xilinx.com:ip:xlconcat:2.1 - div31_31
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - b2_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - div1
Adding cell -- xilinx.com:ip:xlslice:1.0 - sw0
Adding cell -- xilinx.com:ip:xlslice:1.0 - div25
Adding cell -- xilinx.com:user:Counter_x:1.0 - U10
Adding cell -- xilinx.com:user:SSeg7_Dev:1.0 - U6
Adding cell -- xilinx.com:user:VGA:1.0 - U11
Adding cell -- xilinx.com:user:RAM_B:1.0 - U3
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_100mhz(clk) and /U11/clk_100m(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /U8/Clk_CPU(undef) and /U1/clk(clk)
Successfully read diagram <CSSTE> from BD file <F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 946.465 ; gain = 77.957
export_ip_user_files -of_objects  [get_files {{F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}}] -no_script -reset -force -quiet
remove_files  {{F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}}
close_project
open_project {F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC'
CRITICAL WARNING: [Project 1-19] Could not find the file 'F:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_RAM_B_0_0/RAM_B.srcs/D_mem.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/项目/6 CPU--2020/计算机组成与设计 软硬件接口 第5版/计组 ZJU--RISCV版本/实验/实验2021.02_V1/Lab02 CPU实验环境搭建（学生版）/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1
reset_run synth_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 12 19:45:02 2021...
