

================================================================
== Vivado HLS Report for 'convert_to_gray'
================================================================
* Date:           Fri Oct 11 11:16:07 2013

* Version:        2013.1 (build date: Thu Mar 21 12:53:03 PM 2013)
* Project:        cvt_prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      4.21|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: cols_read [1/1] 0.00ns
entry:15  %cols_read = call i32 @_ssdm_op_WireRead.i32(i32 %cols) ; <i32> [#uses=2]

ST_1: rows_read [1/1] 0.00ns
entry:16  %rows_read = call i32 @_ssdm_op_WireRead.i32(i32 %rows) ; <i32> [#uses=2]

ST_1: img_0_data_stream_0_V [1/1] 0.00ns
entry:17  %img_0_data_stream_0_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_0_data_stream_1_V [1/1] 0.00ns
entry:20  %img_0_data_stream_1_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_0_data_stream_2_V [1/1] 0.00ns
entry:23  %img_0_data_stream_2_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_1_data_stream_0_V [1/1] 0.00ns
entry:26  %img_1_data_stream_0_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_1_data_stream_1_V [1/1] 0.00ns
entry:29  %img_1_data_stream_1_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_1_data_stream_2_V [1/1] 0.00ns
entry:32  %img_1_data_stream_2_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: call_ret [1/1] 0.00ns
entry:42  %call_ret = call fastcc %"hls::Mat<1080, 1920, 16>::init_ret" @init(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 16>::init_ret"> [#uses=4]

ST_1: img_0_rows_V [1/1] 0.00ns
entry:43  %img_0_rows_V = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret, 0 ; <i12> [#uses=1]

ST_1: img_0_rows_V_channel [1/1] 0.00ns
entry:44  %img_0_rows_V_channel = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret, 1 ; <i12> [#uses=1]

ST_1: img_0_cols_V [1/1] 0.00ns
entry:45  %img_0_cols_V = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret, 2 ; <i12> [#uses=1]

ST_1: img_0_cols_V_channel [1/1] 0.00ns
entry:46  %img_0_cols_V_channel = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret, 3 ; <i12> [#uses=1]

ST_1: call_ret1 [1/1] 0.00ns
entry:47  %call_ret1 = call fastcc %"hls::Mat<1080, 1920, 16>::init.1_ret" @init.1(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 16>::init.1_ret"> [#uses=2]

ST_1: img_1_rows_V [1/1] 0.00ns
entry:48  %img_1_rows_V = extractvalue %"hls::Mat<1080, 1920, 16>::init.1_ret" %call_ret1, 0 ; <i12> [#uses=1]

ST_1: img_1_cols_V [1/1] 0.00ns
entry:49  %img_1_cols_V = extractvalue %"hls::Mat<1080, 1920, 16>::init.1_ret" %call_ret1, 1 ; <i12> [#uses=1]

ST_1: stg_23 [2/2] 0.00ns
entry:50  call fastcc void @"AXIvideo2Mat<32,1080,1920,16>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %img_0_rows_V, i12 %img_0_cols_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 2>: 0.00ns
ST_2: stg_24 [1/2] 0.00ns
entry:50  call fastcc void @"AXIvideo2Mat<32,1080,1920,16>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %img_0_rows_V, i12 %img_0_cols_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: stg_25 [2/2] 0.00ns
entry:51  call fastcc void @"CvtColor<0,16,16,1080,1920>"(i12 %img_0_rows_V_channel, i12 %img_0_cols_V_channel, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 4>: 0.00ns
ST_4: stg_26 [1/2] 0.00ns
entry:51  call fastcc void @"CvtColor<0,16,16,1080,1920>"(i12 %img_0_rows_V_channel, i12 %img_0_cols_V_channel, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 5>: 1.89ns
ST_5: stg_27 [2/2] 1.89ns
entry:52  call fastcc void @"Mat2AXIvideo<32,1080,1920,16>"(i12 %img_1_rows_V, i12 %img_1_cols_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)


 <State 6>: 0.00ns
ST_6: stg_28 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str20) nounwind

ST_6: empty [1/1] 0.00ns
entry:1  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_dest_V, [8 x i8]* @str52, i32 0, i32 0, [8 x i8]* @str52) ; <i32> [#uses=0]

ST_6: empty_24 [1/1] 0.00ns
entry:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_id_V, [8 x i8]* @str51, i32 0, i32 0, [8 x i8]* @str51) ; <i32> [#uses=0]

ST_6: empty_25 [1/1] 0.00ns
entry:3  %empty_25 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_last_V, [8 x i8]* @str50, i32 0, i32 0, [8 x i8]* @str50) ; <i32> [#uses=0]

ST_6: empty_26 [1/1] 0.00ns
entry:4  %empty_26 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_user_V, [8 x i8]* @str49, i32 0, i32 0, [8 x i8]* @str49) ; <i32> [#uses=0]

ST_6: empty_27 [1/1] 0.00ns
entry:5  %empty_27 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_strb_V, [8 x i8]* @str48, i32 0, i32 0, [8 x i8]* @str48) ; <i32> [#uses=0]

ST_6: empty_28 [1/1] 0.00ns
entry:6  %empty_28 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_keep_V, [8 x i8]* @str47, i32 0, i32 0, [8 x i8]* @str47) ; <i32> [#uses=0]

ST_6: empty_29 [1/1] 0.00ns
entry:7  %empty_29 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %output_V_data_V, [8 x i8]* @str46, i32 0, i32 0, [8 x i8]* @str46) ; <i32> [#uses=0]

ST_6: empty_30 [1/1] 0.00ns
entry:8  %empty_30 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_dest_V, [8 x i8]* @str45, i32 0, i32 0, [8 x i8]* @str45) ; <i32> [#uses=0]

ST_6: empty_31 [1/1] 0.00ns
entry:9  %empty_31 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_id_V, [8 x i8]* @str44, i32 0, i32 0, [8 x i8]* @str44) ; <i32> [#uses=0]

ST_6: empty_32 [1/1] 0.00ns
entry:10  %empty_32 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_last_V, [8 x i8]* @str43, i32 0, i32 0, [8 x i8]* @str43) ; <i32> [#uses=0]

ST_6: empty_33 [1/1] 0.00ns
entry:11  %empty_33 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_user_V, [8 x i8]* @str42, i32 0, i32 0, [8 x i8]* @str42) ; <i32> [#uses=0]

ST_6: empty_34 [1/1] 0.00ns
entry:12  %empty_34 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_strb_V, [8 x i8]* @str41, i32 0, i32 0, [8 x i8]* @str41) ; <i32> [#uses=0]

ST_6: empty_35 [1/1] 0.00ns
entry:13  %empty_35 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_keep_V, [8 x i8]* @str40, i32 0, i32 0, [8 x i8]* @str40) ; <i32> [#uses=0]

ST_6: empty_36 [1/1] 0.00ns
entry:14  %empty_36 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %input_V_data_V, [8 x i8]* @str, i32 0, i32 0, [8 x i8]* @str) ; <i32> [#uses=0]

ST_6: empty_37 [1/1] 0.00ns
entry:18  %empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str61, i32 1, [1 x i8]* @str62, [1 x i8]* @str62, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V) ; <i32> [#uses=0]

ST_6: empty_38 [1/1] 0.00ns
entry:19  %empty_38 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_0_V, [8 x i8]* @str63, i32 0, i32 0, [8 x i8]* @str63) ; <i32> [#uses=0]

ST_6: empty_39 [1/1] 0.00ns
entry:21  %empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str64, i32 1, [1 x i8]* @str65, [1 x i8]* @str65, i32 1, i32 1, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_1_V) ; <i32> [#uses=0]

ST_6: empty_40 [1/1] 0.00ns
entry:22  %empty_40 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_1_V, [8 x i8]* @str66, i32 0, i32 0, [8 x i8]* @str66) ; <i32> [#uses=0]

ST_6: empty_41 [1/1] 0.00ns
entry:24  %empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str67, i32 1, [1 x i8]* @str68, [1 x i8]* @str68, i32 1, i32 1, i8* %img_0_data_stream_2_V, i8* %img_0_data_stream_2_V) ; <i32> [#uses=0]

ST_6: empty_42 [1/1] 0.00ns
entry:25  %empty_42 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_2_V, [8 x i8]* @str69, i32 0, i32 0, [8 x i8]* @str69) ; <i32> [#uses=0]

ST_6: empty_43 [1/1] 0.00ns
entry:27  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str70, i32 1, [1 x i8]* @str71, [1 x i8]* @str71, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V) ; <i32> [#uses=0]

ST_6: empty_44 [1/1] 0.00ns
entry:28  %empty_44 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_0_V, [8 x i8]* @str72, i32 0, i32 0, [8 x i8]* @str72) ; <i32> [#uses=0]

ST_6: empty_45 [1/1] 0.00ns
entry:30  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str73, i32 1, [1 x i8]* @str74, [1 x i8]* @str74, i32 1, i32 1, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_1_V) ; <i32> [#uses=0]

ST_6: empty_46 [1/1] 0.00ns
entry:31  %empty_46 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_1_V, [8 x i8]* @str75, i32 0, i32 0, [8 x i8]* @str75) ; <i32> [#uses=0]

ST_6: empty_47 [1/1] 0.00ns
entry:33  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str76, i32 1, [1 x i8]* @str77, [1 x i8]* @str77, i32 1, i32 1, i8* %img_1_data_stream_2_V, i8* %img_1_data_stream_2_V) ; <i32> [#uses=0]

ST_6: empty_48 [1/1] 0.00ns
entry:34  %empty_48 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_2_V, [8 x i8]* @str78, i32 0, i32 0, [8 x i8]* @str78) ; <i32> [#uses=0]

ST_6: stg_55 [1/1] 0.00ns
entry:35  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str34, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [25 x i8]* @p_str35)

ST_6: stg_56 [1/1] 0.00ns
entry:36  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str34, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [26 x i8]* @p_str36)

ST_6: stg_57 [1/1] 0.00ns
entry:37  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str20, [10 x i8]* @p_str37, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [24 x i8]* @p_str38)

ST_6: stg_58 [1/1] 0.00ns
entry:38  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str20, [10 x i8]* @p_str37, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [24 x i8]* @p_str38)

ST_6: stg_59 [1/1] 0.00ns
entry:39  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str20, [10 x i8]* @p_str37, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [24 x i8]* @p_str38)

ST_6: stg_60 [1/1] 0.00ns
entry:40  call void (...)* @_ssdm_op_SpecWire(i32 %rows, [10 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str20) nounwind

ST_6: stg_61 [1/1] 0.00ns
entry:41  call void (...)* @_ssdm_op_SpecWire(i32 %cols, [10 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str20) nounwind

ST_6: stg_62 [1/2] 0.00ns
entry:52  call fastcc void @"Mat2AXIvideo<32,1080,1920,16>"(i12 %img_1_rows_V, i12 %img_1_cols_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)

ST_6: stg_63 [1/1] 0.00ns
entry:53  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x449df10; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_keep_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x43c2190; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_strb_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x56a5200; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_user_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x4c173b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_last_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x58c76f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_id_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x56a48e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_dest_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x4db16e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x4dfa6e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x577cd80; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x4cc5170; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x4dd30e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x4ea5870; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x4caf2c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x4dd1af0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4de8c60; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4eab810; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read             (wireread            ) [ 0000000]
rows_read             (wireread            ) [ 0000000]
img_0_data_stream_0_V (alloca              ) [ 0111111]
img_0_data_stream_1_V (alloca              ) [ 0111111]
img_0_data_stream_2_V (alloca              ) [ 0111111]
img_1_data_stream_0_V (alloca              ) [ 0011111]
img_1_data_stream_1_V (alloca              ) [ 0011111]
img_1_data_stream_2_V (alloca              ) [ 0011111]
call_ret              (call                ) [ 0000000]
img_0_rows_V          (extractvalue        ) [ 0010000]
img_0_rows_V_channel  (extractvalue        ) [ 0011100]
img_0_cols_V          (extractvalue        ) [ 0010000]
img_0_cols_V_channel  (extractvalue        ) [ 0011100]
call_ret1             (call                ) [ 0000000]
img_1_rows_V          (extractvalue        ) [ 0011111]
img_1_cols_V          (extractvalue        ) [ 0011111]
stg_24                (call                ) [ 0000000]
stg_26                (call                ) [ 0000000]
stg_28                (specdataflowpipeline) [ 0000000]
empty                 (specfifo            ) [ 0000000]
empty_24              (specfifo            ) [ 0000000]
empty_25              (specfifo            ) [ 0000000]
empty_26              (specfifo            ) [ 0000000]
empty_27              (specfifo            ) [ 0000000]
empty_28              (specfifo            ) [ 0000000]
empty_29              (specfifo            ) [ 0000000]
empty_30              (specfifo            ) [ 0000000]
empty_31              (specfifo            ) [ 0000000]
empty_32              (specfifo            ) [ 0000000]
empty_33              (specfifo            ) [ 0000000]
empty_34              (specfifo            ) [ 0000000]
empty_35              (specfifo            ) [ 0000000]
empty_36              (specfifo            ) [ 0000000]
empty_37              (specchannel         ) [ 0000000]
empty_38              (specfifo            ) [ 0000000]
empty_39              (specchannel         ) [ 0000000]
empty_40              (specfifo            ) [ 0000000]
empty_41              (specchannel         ) [ 0000000]
empty_42              (specfifo            ) [ 0000000]
empty_43              (specchannel         ) [ 0000000]
empty_44              (specfifo            ) [ 0000000]
empty_45              (specchannel         ) [ 0000000]
empty_46              (specfifo            ) [ 0000000]
empty_47              (specchannel         ) [ 0000000]
empty_48              (specfifo            ) [ 0000000]
stg_55                (specifcore          ) [ 0000000]
stg_56                (specifcore          ) [ 0000000]
stg_57                (specifcore          ) [ 0000000]
stg_58                (specifcore          ) [ 0000000]
stg_59                (specifcore          ) [ 0000000]
stg_60                (specwire            ) [ 0000000]
stg_61                (specwire            ) [ 0000000]
stg_62                (call                ) [ 0000000]
stg_63                (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat<32,1080,1920,16>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CvtColor<0,16,16,1080,1920>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo<32,1080,1920,16>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str52"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str51"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str50"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str49"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str48"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str47"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str46"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str45"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str44"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str43"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str42"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str41"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str40"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str61"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str62"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str63"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str64"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str65"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str66"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str67"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str68"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str69"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str70"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str71"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str72"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str73"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str74"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str75"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str76"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str77"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str78"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="img_0_data_stream_0_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="img_0_data_stream_1_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="img_0_data_stream_2_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="img_1_data_stream_0_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="img_1_data_stream_1_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="img_1_data_stream_2_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="cols_read_wireread_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="rows_read_wireread_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_CvtColor_0_16_16_1080_1920_s_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="12" slack="2"/>
<pin id="178" dir="0" index="2" bw="12" slack="2"/>
<pin id="179" dir="0" index="3" bw="8" slack="2"/>
<pin id="180" dir="0" index="4" bw="8" slack="2"/>
<pin id="181" dir="0" index="5" bw="8" slack="2"/>
<pin id="182" dir="0" index="6" bw="8" slack="2"/>
<pin id="183" dir="0" index="7" bw="8" slack="2"/>
<pin id="184" dir="0" index="8" bw="8" slack="2"/>
<pin id="185" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_25/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_AXIvideo2Mat_32_1080_1920_16_s_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="0" index="3" bw="4" slack="0"/>
<pin id="192" dir="0" index="4" bw="1" slack="0"/>
<pin id="193" dir="0" index="5" bw="1" slack="0"/>
<pin id="194" dir="0" index="6" bw="1" slack="0"/>
<pin id="195" dir="0" index="7" bw="1" slack="0"/>
<pin id="196" dir="0" index="8" bw="12" slack="0"/>
<pin id="197" dir="0" index="9" bw="12" slack="0"/>
<pin id="198" dir="0" index="10" bw="8" slack="0"/>
<pin id="199" dir="0" index="11" bw="8" slack="0"/>
<pin id="200" dir="0" index="12" bw="8" slack="0"/>
<pin id="201" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_23/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_Mat2AXIvideo_32_1080_1920_16_s_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="12" slack="4"/>
<pin id="213" dir="0" index="2" bw="12" slack="4"/>
<pin id="214" dir="0" index="3" bw="8" slack="4"/>
<pin id="215" dir="0" index="4" bw="8" slack="4"/>
<pin id="216" dir="0" index="5" bw="8" slack="4"/>
<pin id="217" dir="0" index="6" bw="32" slack="0"/>
<pin id="218" dir="0" index="7" bw="4" slack="0"/>
<pin id="219" dir="0" index="8" bw="4" slack="0"/>
<pin id="220" dir="0" index="9" bw="1" slack="0"/>
<pin id="221" dir="0" index="10" bw="1" slack="0"/>
<pin id="222" dir="0" index="11" bw="1" slack="0"/>
<pin id="223" dir="0" index="12" bw="1" slack="0"/>
<pin id="224" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_27/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="call_ret_init_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="48" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="call_ret1_init_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="24" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="img_0_rows_V_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="48" slack="0"/>
<pin id="251" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_0_rows_V/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="img_0_rows_V_channel_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="48" slack="0"/>
<pin id="256" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_0_rows_V_channel/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="img_0_cols_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="48" slack="0"/>
<pin id="260" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_0_cols_V/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="img_0_cols_V_channel_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="48" slack="0"/>
<pin id="265" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_0_cols_V_channel/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="img_1_rows_V_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="24" slack="0"/>
<pin id="269" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_1_rows_V/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="img_1_cols_V_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="0"/>
<pin id="273" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_1_cols_V/1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="img_0_data_stream_0_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_0_V "/>
</bind>
</comp>

<comp id="281" class="1005" name="img_0_data_stream_1_V_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_1_V "/>
</bind>
</comp>

<comp id="287" class="1005" name="img_0_data_stream_2_V_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_2_V "/>
</bind>
</comp>

<comp id="293" class="1005" name="img_1_data_stream_0_V_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="2"/>
<pin id="295" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_1_data_stream_0_V "/>
</bind>
</comp>

<comp id="299" class="1005" name="img_1_data_stream_1_V_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="2"/>
<pin id="301" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_1_data_stream_1_V "/>
</bind>
</comp>

<comp id="305" class="1005" name="img_1_data_stream_2_V_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="2"/>
<pin id="307" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_1_data_stream_2_V "/>
</bind>
</comp>

<comp id="311" class="1005" name="img_0_rows_V_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="1"/>
<pin id="313" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_rows_V "/>
</bind>
</comp>

<comp id="316" class="1005" name="img_0_rows_V_channel_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="2"/>
<pin id="318" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_0_rows_V_channel "/>
</bind>
</comp>

<comp id="321" class="1005" name="img_0_cols_V_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="1"/>
<pin id="323" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_cols_V "/>
</bind>
</comp>

<comp id="326" class="1005" name="img_0_cols_V_channel_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="12" slack="2"/>
<pin id="328" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_0_cols_V_channel "/>
</bind>
</comp>

<comp id="331" class="1005" name="img_1_rows_V_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="4"/>
<pin id="333" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_1_rows_V "/>
</bind>
</comp>

<comp id="336" class="1005" name="img_1_cols_V_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="4"/>
<pin id="338" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_1_cols_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="187" pin=4"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="187" pin=5"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="187" pin=6"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="187" pin=7"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="210" pin=6"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="210" pin=7"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="210" pin=8"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="210" pin=9"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="210" pin=10"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="210" pin=11"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="210" pin=12"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="168" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="162" pin="2"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="168" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="162" pin="2"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="233" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="187" pin=8"/></net>

<net id="257"><net_src comp="233" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="233" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="187" pin=9"/></net>

<net id="266"><net_src comp="233" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="241" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="241" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="138" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="187" pin=10"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="175" pin=3"/></net>

<net id="284"><net_src comp="142" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="187" pin=11"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="175" pin=4"/></net>

<net id="290"><net_src comp="146" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="187" pin=12"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="175" pin=5"/></net>

<net id="296"><net_src comp="150" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="175" pin=6"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="210" pin=3"/></net>

<net id="302"><net_src comp="154" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="175" pin=7"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="308"><net_src comp="158" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="175" pin=8"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="210" pin=5"/></net>

<net id="314"><net_src comp="249" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="187" pin=8"/></net>

<net id="319"><net_src comp="254" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="324"><net_src comp="258" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="187" pin=9"/></net>

<net id="329"><net_src comp="263" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="334"><net_src comp="267" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="339"><net_src comp="271" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="210" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_data_V | {5 6 }
	Port: output_V_keep_V | {5 6 }
	Port: output_V_strb_V | {5 6 }
	Port: output_V_user_V | {5 6 }
	Port: output_V_last_V | {5 6 }
	Port: output_V_id_V | {5 6 }
	Port: output_V_dest_V | {5 6 }
  - Chain level:
	State 1
		img_0_rows_V : 1
		img_0_rows_V_channel : 1
		img_0_cols_V : 1
		img_0_cols_V_channel : 1
		img_1_rows_V : 1
		img_1_cols_V : 1
		stg_23 : 2
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |  grp_CvtColor_0_16_16_1080_1920_s_fu_175  |    3    |  4.182  |   362   |   164   |
|          | grp_AXIvideo2Mat_32_1080_1920_16_s_fu_187 |    0    |  4.169  |   279   |    86   |
|   call   | grp_Mat2AXIvideo_32_1080_1920_16_s_fu_210 |    0    |    0    |    88   |    80   |
|          |            call_ret_init_fu_233           |    0    |    0    |    0    |    0    |
|          |          call_ret1_init_1_fu_241          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
| wireread |         cols_read_wireread_fu_162         |    0    |    0    |    0    |    0    |
|          |         rows_read_wireread_fu_168         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |            img_0_rows_V_fu_249            |    0    |    0    |    0    |    0    |
|          |        img_0_rows_V_channel_fu_254        |    0    |    0    |    0    |    0    |
|extractvalue|            img_0_cols_V_fu_258            |    0    |    0    |    0    |    0    |
|          |        img_0_cols_V_channel_fu_263        |    0    |    0    |    0    |    0    |
|          |            img_1_rows_V_fu_267            |    0    |    0    |    0    |    0    |
|          |            img_1_cols_V_fu_271            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    3    |  8.351  |   729   |   330   |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| img_0_cols_V_channel_reg_326|   12   |
|     img_0_cols_V_reg_321    |   12   |
|img_0_data_stream_0_V_reg_275|    8   |
|img_0_data_stream_1_V_reg_281|    8   |
|img_0_data_stream_2_V_reg_287|    8   |
| img_0_rows_V_channel_reg_316|   12   |
|     img_0_rows_V_reg_311    |   12   |
|     img_1_cols_V_reg_336    |   12   |
|img_1_data_stream_0_V_reg_293|    8   |
|img_1_data_stream_1_V_reg_299|    8   |
|img_1_data_stream_2_V_reg_305|    8   |
|     img_1_rows_V_reg_331    |   12   |
+-----------------------------+--------+
|            Total            |   120  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
| grp_AXIvideo2Mat_32_1080_1920_16_s_fu_187 |  p8  |   2  |  12  |   24   ||    12   |
| grp_AXIvideo2Mat_32_1080_1920_16_s_fu_187 |  p9  |   2  |  12  |   24   ||    12   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   48   ||  2.784  ||    24   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    8   |   729  |   330  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   24   |
|  Register |    -   |    -   |   120  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   11   |   849  |   354  |
+-----------+--------+--------+--------+--------+
