Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 21 10:39:11 2023
| Host         : ZephyrusM16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uP16_BASYS3_top_timing_summary_routed.rpt -pb uP16_BASYS3_top_timing_summary_routed.pb -rpx uP16_BASYS3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uP16_BASYS3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    244         
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (244)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (651)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (244)
--------------------------
 There are 244 register/latch pins with no clock driven by root clock pin: Imp2/counter_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (651)
--------------------------------------------------
 There are 651 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.824        0.000                      0                   46        0.252        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.824        0.000                      0                   46        0.252        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.968ns (29.792%)  route 2.281ns (70.208%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.564     5.085    Imp2/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  Imp2/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  Imp2/counter_reg[25]/Q
                         net (fo=1, routed)           0.558     6.161    sClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.257 r  sClk_BUFG_inst/O
                         net (fo=245, routed)         1.723     7.980    Imp2/sClk_BUFG
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     8.334 r  Imp2/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.334    Imp2/counter_reg[24]_i_1_n_6
    SLICE_X34Y46         FDRE                                         r  Imp2/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.444    14.785    Imp2/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  Imp2/counter_reg[25]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.159    Imp2/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562     5.083    Imp2/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.142    Imp2/counter_reg_n_0_[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.799 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  Imp2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    Imp2/counter_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  Imp2/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    Imp2/counter_reg[20]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.603 r  Imp2/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.603    Imp2/counter_reg[24]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  Imp2/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.444    14.785    Imp2/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  Imp2/counter_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    Imp2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  7.531    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562     5.083    Imp2/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.142    Imp2/counter_reg_n_0_[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.799 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  Imp2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    Imp2/counter_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.590 r  Imp2/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.590    Imp2/counter_reg[20]_i_1_n_6
    SLICE_X34Y45         FDRE                                         r  Imp2/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.444    14.785    Imp2/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  Imp2/counter_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    Imp2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562     5.083    Imp2/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.142    Imp2/counter_reg_n_0_[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.799 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  Imp2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    Imp2/counter_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.582 r  Imp2/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.582    Imp2/counter_reg[20]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  Imp2/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.444    14.785    Imp2/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  Imp2/counter_reg[23]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    Imp2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562     5.083    Imp2/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.142    Imp2/counter_reg_n_0_[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.799 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  Imp2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    Imp2/counter_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.506 r  Imp2/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.506    Imp2/counter_reg[20]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  Imp2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.444    14.785    Imp2/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  Imp2/counter_reg[22]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    Imp2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562     5.083    Imp2/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.142    Imp2/counter_reg_n_0_[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.799 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  Imp2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    Imp2/counter_reg[16]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.486 r  Imp2/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.486    Imp2/counter_reg[20]_i_1_n_7
    SLICE_X34Y45         FDRE                                         r  Imp2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.444    14.785    Imp2/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  Imp2/counter_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    Imp2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562     5.083    Imp2/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.142    Imp2/counter_reg_n_0_[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.799 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.473 r  Imp2/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.473    Imp2/counter_reg[16]_i_1_n_6
    SLICE_X34Y44         FDRE                                         r  Imp2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.444    14.785    Imp2/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Imp2/counter_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    Imp2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 Imp2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.562     5.083    Imp2/clk_IBUF_BUFG
    SLICE_X34Y40         FDRE                                         r  Imp2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  Imp2/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.142    Imp2/counter_reg_n_0_[1]
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.799 r  Imp2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.799    Imp2/counter_reg[0]_i_1_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  Imp2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.916    Imp2/counter_reg[4]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  Imp2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    Imp2/counter_reg[8]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  Imp2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    Imp2/counter_reg[12]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.465 r  Imp2/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.465    Imp2/counter_reg[16]_i_1_n_4
    SLICE_X34Y44         FDRE                                         r  Imp2/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.444    14.785    Imp2/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Imp2/counter_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    Imp2/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.696ns  (required time - arrival time)
  Source:                 Imp3/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.806ns (78.676%)  route 0.489ns (21.324%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.553     5.074    Imp3/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Imp3/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.011    Imp3/count_reg_n_0_[1]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.685 r  Imp3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    Imp3/count_reg[0]_i_1_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  Imp3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.808    Imp3/count_reg[4]_i_1_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  Imp3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    Imp3/count_reg[8]_i_1_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Imp3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    Imp3/count_reg[12]_i_1_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.370 r  Imp3/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.370    Imp3/count_reg[16]_i_1_n_6
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.438    14.779    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[17]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y27         FDRE (Setup_fdre_C_D)        0.062    15.066    Imp3/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  7.696    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 Imp3/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 1.785ns (78.479%)  route 0.489ns (21.521%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.553     5.074    Imp3/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  Imp3/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.011    Imp3/count_reg_n_0_[1]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.685 r  Imp3/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    Imp3/count_reg[0]_i_1_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  Imp3/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.808    Imp3/count_reg[4]_i_1_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  Imp3/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.922    Imp3/count_reg[8]_i_1_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  Imp3/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    Imp3/count_reg[12]_i_1_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.349 r  Imp3/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.349    Imp3/count_reg[16]_i_1_n_4
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.438    14.779    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y27         FDRE (Setup_fdre_C_D)        0.062    15.066    Imp3/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  7.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Imp3/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.554     1.437    Imp3/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Imp3/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.686    Imp3/count_reg_n_0_[15]
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  Imp3/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    Imp3/count_reg[12]_i_1_n_4
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.822     1.949    Imp3/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[15]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    Imp3/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Imp3/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.554     1.437    Imp3/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Imp3/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.686    Imp3/count_reg_n_0_[3]
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  Imp3/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    Imp3/count_reg[0]_i_1_n_4
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.822     1.949    Imp3/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    Imp3/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Imp3/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.553     1.436    Imp3/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  Imp3/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Imp3/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.685    Imp3/count_reg_n_0_[11]
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  Imp3/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    Imp3/count_reg[8]_i_1_n_4
    SLICE_X55Y25         FDRE                                         r  Imp3/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.821     1.948    Imp3/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  Imp3/count_reg[11]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    Imp3/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Imp3/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.553     1.436    Imp3/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  Imp3/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Imp3/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.685    Imp3/count_reg_n_0_[7]
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  Imp3/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    Imp3/count_reg[4]_i_1_n_4
    SLICE_X55Y24         FDRE                                         r  Imp3/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.821     1.948    Imp3/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  Imp3/count_reg[7]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    Imp3/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Imp2/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    Imp2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  Imp2/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Imp2/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.724    Imp2/counter_reg_n_0_[14]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  Imp2/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    Imp2/counter_reg[12]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  Imp2/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    Imp2/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  Imp2/counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    Imp2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Imp2/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    Imp2/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Imp2/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Imp2/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.724    Imp2/counter_reg_n_0_[18]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  Imp2/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    Imp2/counter_reg[16]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  Imp2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    Imp2/clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  Imp2/counter_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    Imp2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Imp2/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    Imp2/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  Imp2/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Imp2/counter_reg[22]/Q
                         net (fo=1, routed)           0.114     1.724    Imp2/counter_reg_n_0_[22]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  Imp2/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    Imp2/counter_reg[20]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  Imp2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    Imp2/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  Imp2/counter_reg[22]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    Imp2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Imp2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.561     1.444    Imp2/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  Imp2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Imp2/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.723    Imp2/counter_reg_n_0_[10]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  Imp2/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    Imp2/counter_reg[8]_i_1_n_5
    SLICE_X34Y42         FDRE                                         r  Imp2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.957    Imp2/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  Imp2/counter_reg[10]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    Imp2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Imp2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp2/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.561     1.444    Imp2/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  Imp2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Imp2/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.723    Imp2/counter_reg_n_0_[6]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  Imp2/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    Imp2/counter_reg[4]_i_1_n_5
    SLICE_X34Y41         FDRE                                         r  Imp2/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.830     1.957    Imp2/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  Imp2/counter_reg[6]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    Imp2/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Imp3/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Imp3/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.554     1.437    Imp3/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Imp3/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.683    Imp3/count_reg_n_0_[12]
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.798 r  Imp3/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    Imp3/count_reg[12]_i_1_n_7
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.822     1.949    Imp3/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[12]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X55Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    Imp3/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y40   Imp2/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   Imp2/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   Imp2/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   Imp2/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   Imp2/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   Imp2/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   Imp2/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   Imp2/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   Imp2/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y40   Imp2/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y40   Imp2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Imp2/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Imp2/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Imp2/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Imp2/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   Imp2/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   Imp2/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   Imp2/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   Imp2/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y40   Imp2/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y40   Imp2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Imp2/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Imp2/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Imp2/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Imp2/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   Imp2/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   Imp2/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   Imp2/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   Imp2/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           661 Endpoints
Min Delay           661 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.205ns  (logic 5.484ns (44.932%)  route 6.721ns (55.068%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sel_IBUF_inst/O
                         net (fo=4, routed)           3.181     4.633    Imp1/T1/sel_IBUF
    SLICE_X51Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.757 r  Imp1/T1/seg_L_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.033     5.791    Imp1/T1/sel0[1]
    SLICE_X56Y26         LUT4 (Prop_lut4_I3_O)        0.152     5.943 r  Imp1/T1/seg_L_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.507     8.449    seg_L_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    12.205 r  seg_L_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.205    seg_L[6]
    U7                                                                r  seg_L[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.013ns  (logic 5.462ns (45.467%)  route 6.551ns (54.533%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sel_IBUF_inst/O
                         net (fo=4, routed)           3.176     4.628    Imp1/T1/sel_IBUF
    SLICE_X51Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.752 r  Imp1/T1/seg_L_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.217     5.969    Imp1/T1/sel0[2]
    SLICE_X56Y26         LUT4 (Prop_lut4_I1_O)        0.146     6.115 r  Imp1/T1/seg_L_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.159     8.274    seg_L_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    12.013 r  seg_L_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.013    seg_L[3]
    V8                                                                r  seg_L[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.761ns  (logic 5.230ns (44.464%)  route 6.532ns (55.536%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sel_IBUF_inst/O
                         net (fo=4, routed)           3.176     4.628    Imp1/T1/sel_IBUF
    SLICE_X51Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.752 r  Imp1/T1/seg_L_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.217     5.969    Imp1/T1/sel0[2]
    SLICE_X56Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.093 r  Imp1/T1/seg_L_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.139     8.232    seg_L_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.761 r  seg_L_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.761    seg_L[1]
    W6                                                                r  seg_L[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.754ns  (logic 5.205ns (44.281%)  route 6.549ns (55.719%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sel_IBUF_inst/O
                         net (fo=4, routed)           3.008     4.460    Imp1/T1/sel_IBUF
    SLICE_X51Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.584 r  Imp1/T1/seg_L_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.206     5.790    Imp1/T1/sel0[3]
    SLICE_X56Y26         LUT4 (Prop_lut4_I0_O)        0.124     5.914 r  Imp1/T1/seg_L_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.336     8.250    seg_L_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.754 r  seg_L_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.754    seg_L[5]
    V5                                                                r  seg_L[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.748ns  (logic 5.447ns (46.368%)  route 6.300ns (53.632%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sel_IBUF_inst/O
                         net (fo=4, routed)           3.008     4.460    Imp1/T1/sel_IBUF
    SLICE_X51Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.584 r  Imp1/T1/seg_L_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.206     5.790    Imp1/T1/sel0[3]
    SLICE_X56Y26         LUT4 (Prop_lut4_I0_O)        0.153     5.943 r  Imp1/T1/seg_L_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.087     8.030    seg_L_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    11.748 r  seg_L_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.748    seg_L[0]
    W7                                                                r  seg_L[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.640ns  (logic 5.220ns (44.848%)  route 6.420ns (55.152%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sel_IBUF_inst/O
                         net (fo=4, routed)           3.176     4.628    Imp1/T1/sel_IBUF
    SLICE_X51Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.752 r  Imp1/T1/seg_L_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.024     5.776    Imp1/T1/sel0[2]
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.124     5.900 r  Imp1/T1/seg_L_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.220     8.120    seg_L_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.640 r  seg_L_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.640    seg_L[4]
    U5                                                                r  seg_L[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.584ns  (logic 5.236ns (45.196%)  route 6.349ns (54.804%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sel_IBUF_inst/O
                         net (fo=4, routed)           3.181     4.633    Imp1/T1/sel_IBUF
    SLICE_X51Y27         LUT5 (Prop_lut5_I0_O)        0.124     4.757 r  Imp1/T1/seg_L_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.033     5.791    Imp1/T1/sel0[1]
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.124     5.915 r  Imp1/T1/seg_L_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.134     8.049    seg_L_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.584 r  seg_L_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.584    seg_L[2]
    U8                                                                r  seg_L[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp1/T2/inst_o_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Imp1/T1/IF_1/BRAM_SINGLE_MACRO_inst0/genblk3_0.bram18_single_bl.bram18_single_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 1.974ns (19.030%)  route 8.399ns (80.970%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE                         0.000     0.000 r  Imp1/T2/inst_o_reg[11]/C
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Imp1/T2/inst_o_reg[11]/Q
                         net (fo=33, routed)          3.165     3.621    Imp1/T3/EX_1/Q[3]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.745 r  Imp1/T3/EX_1/readData1_o[1]_i_3/O
                         net (fo=1, routed)           0.000     3.745    Imp1/T3/EX_1/readData1_o[1]_i_3_n_0
    SLICE_X59Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     3.962 r  Imp1/T3/EX_1/readData1_o_reg[1]_i_1/O
                         net (fo=7, routed)           1.558     5.521    Imp1/T3/EX_1/inst_o_reg[13]_0
    SLICE_X60Y33         LUT4 (Prop_lut4_I3_O)        0.299     5.820 r  Imp1/T3/EX_1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.820    Imp1/T3/EX_3/S[0]
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.333 r  Imp1/T3/EX_3/PC_select0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.333    Imp1/T3/EX_3/PC_select0_inferred__1/i__carry_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.450 r  Imp1/T3/EX_3/PC_select0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.101     7.551    Imp1/T3/EX_1/genblk3_0.bram18_single_bl.bram18_single_bl[0]
    SLICE_X59Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.675 r  Imp1/T3/EX_1/genblk3_0.bram18_single_bl.bram18_single_bl_i_11/O
                         net (fo=21, routed)          1.782     9.456    Imp1/T3/EX_1/inst_o_reg[15]
    SLICE_X51Y28         LUT5 (Prop_lut5_I0_O)        0.124     9.580 r  Imp1/T3/EX_1/genblk3_0.bram18_single_bl.bram18_single_bl_i_10__0/O
                         net (fo=1, routed)           0.793    10.373    Imp1/T1/IF_1/BRAM_SINGLE_MACRO_inst0/ADDRARDADDR[0]
    RAMB18_X1Y12         RAMB18E1                                     r  Imp1/T1/IF_1/BRAM_SINGLE_MACRO_inst0/genblk3_0.bram18_single_bl.bram18_single_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp1/T2/inst_o_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Imp1/T1/currPC_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.344ns  (logic 2.794ns (27.011%)  route 7.550ns (72.989%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE                         0.000     0.000 r  Imp1/T2/inst_o_reg[11]/C
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Imp1/T2/inst_o_reg[11]/Q
                         net (fo=33, routed)          3.165     3.621    Imp1/T3/EX_1/Q[3]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.745 r  Imp1/T3/EX_1/readData1_o[1]_i_3/O
                         net (fo=1, routed)           0.000     3.745    Imp1/T3/EX_1/readData1_o[1]_i_3_n_0
    SLICE_X59Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     3.962 r  Imp1/T3/EX_1/readData1_o_reg[1]_i_1/O
                         net (fo=7, routed)           1.558     5.521    Imp1/T3/EX_1/inst_o_reg[13]_0
    SLICE_X60Y33         LUT4 (Prop_lut4_I3_O)        0.299     5.820 r  Imp1/T3/EX_1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.820    Imp1/T3/EX_3/S[0]
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.333 r  Imp1/T3/EX_3/PC_select0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.333    Imp1/T3/EX_3/PC_select0_inferred__1/i__carry_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.450 r  Imp1/T3/EX_3/PC_select0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.101     7.551    Imp1/T3/EX_1/genblk3_0.bram18_single_bl.bram18_single_bl[0]
    SLICE_X59Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.675 r  Imp1/T3/EX_1/genblk3_0.bram18_single_bl.bram18_single_bl_i_11/O
                         net (fo=21, routed)          1.725     9.400    Imp1/T3/EX_1/inst_o_reg[15]
    SLICE_X50Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.524 r  Imp1/T3/EX_1/currPC[0]_i_4/O
                         net (fo=1, routed)           0.000     9.524    Imp1/T3/EX_1/currPC[0]_i_4_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.904 r  Imp1/T3/EX_1/currPC_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    Imp1/T3/EX_1/currPC_reg[0]_i_1_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.021 r  Imp1/T3/EX_1/currPC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.021    Imp1/T2/CO[0]
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.344 r  Imp1/T2/currPC_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.344    Imp1/T1/currPC_reg[9]_1[1]
    SLICE_X50Y29         FDSE                                         r  Imp1/T1/currPC_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp1/T2/inst_o_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Imp1/T1/currPC_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.240ns  (logic 2.690ns (26.270%)  route 7.550ns (73.730%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE                         0.000     0.000 r  Imp1/T2/inst_o_reg[11]/C
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Imp1/T2/inst_o_reg[11]/Q
                         net (fo=33, routed)          3.165     3.621    Imp1/T3/EX_1/Q[3]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.745 r  Imp1/T3/EX_1/readData1_o[1]_i_3/O
                         net (fo=1, routed)           0.000     3.745    Imp1/T3/EX_1/readData1_o[1]_i_3_n_0
    SLICE_X59Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     3.962 r  Imp1/T3/EX_1/readData1_o_reg[1]_i_1/O
                         net (fo=7, routed)           1.558     5.521    Imp1/T3/EX_1/inst_o_reg[13]_0
    SLICE_X60Y33         LUT4 (Prop_lut4_I3_O)        0.299     5.820 r  Imp1/T3/EX_1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.820    Imp1/T3/EX_3/S[0]
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.333 r  Imp1/T3/EX_3/PC_select0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.333    Imp1/T3/EX_3/PC_select0_inferred__1/i__carry_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.450 r  Imp1/T3/EX_3/PC_select0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           1.101     7.551    Imp1/T3/EX_1/genblk3_0.bram18_single_bl.bram18_single_bl[0]
    SLICE_X59Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.675 r  Imp1/T3/EX_1/genblk3_0.bram18_single_bl.bram18_single_bl_i_11/O
                         net (fo=21, routed)          1.725     9.400    Imp1/T3/EX_1/inst_o_reg[15]
    SLICE_X50Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.524 r  Imp1/T3/EX_1/currPC[0]_i_4/O
                         net (fo=1, routed)           0.000     9.524    Imp1/T3/EX_1/currPC[0]_i_4_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.904 r  Imp1/T3/EX_1/currPC_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.904    Imp1/T3/EX_1/currPC_reg[0]_i_1_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.021 r  Imp1/T3/EX_1/currPC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.021    Imp1/T2/CO[0]
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.240 r  Imp1/T2/currPC_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.240    Imp1/T1/currPC_reg[9]_1[0]
    SLICE_X50Y29         FDSE                                         r  Imp1/T1/currPC_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Imp1/T4/sel_mem2RF_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Imp1/T6/sel_mem2Reg_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE                         0.000     0.000 r  Imp1/T4/sel_mem2RF_o_reg/C
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Imp1/T4/sel_mem2RF_o_reg/Q
                         net (fo=1, routed)           0.056     0.220    Imp1/T6/sel_mem2RF_o
    SLICE_X54Y29         FDRE                                         r  Imp1/T6/sel_mem2Reg_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp1/T4/WB_dest_rd_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Imp1/T6/RFdest_rd_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE                         0.000     0.000 r  Imp1/T4/WB_dest_rd_o_reg[2]/C
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Imp1/T4/WB_dest_rd_o_reg[2]/Q
                         net (fo=1, routed)           0.144     0.285    Imp1/T6/RFdest_rd_o_reg[2]_2[2]
    SLICE_X61Y37         FDRE                                         r  Imp1/T6/RFdest_rd_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp1/T4/WB_dest_rd_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Imp1/T6/RFdest_rd_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE                         0.000     0.000 r  Imp1/T4/WB_dest_rd_o_reg[0]/C
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Imp1/T4/WB_dest_rd_o_reg[0]/Q
                         net (fo=1, routed)           0.170     0.311    Imp1/T6/RFdest_rd_o_reg[2]_2[0]
    SLICE_X61Y37         FDRE                                         r  Imp1/T6/RFdest_rd_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp1/T4/WB_dest_rd_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Imp1/T6/RFdest_rd_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE                         0.000     0.000 r  Imp1/T4/WB_dest_rd_o_reg[1]/C
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Imp1/T4/WB_dest_rd_o_reg[1]/Q
                         net (fo=1, routed)           0.170     0.311    Imp1/T6/RFdest_rd_o_reg[2]_2[1]
    SLICE_X61Y38         FDRE                                         r  Imp1/T6/RFdest_rd_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp1/T2/inst_o_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Imp1/T4/signE_8immed_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (44.996%)  route 0.172ns (55.004%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE                         0.000     0.000 r  Imp1/T2/inst_o_reg[6]/C
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Imp1/T2/inst_o_reg[6]/Q
                         net (fo=2, routed)           0.172     0.313    Imp1/T4/WB_dest_rd_o_reg[2]_1[6]
    SLICE_X52Y31         FDRE                                         r  Imp1/T4/signE_8immed_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp1/T1/currPC_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Imp1/T2/PCplus1_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDSE                         0.000     0.000 r  Imp1/T1/currPC_reg[0]/C
    SLICE_X50Y27         FDSE (Prop_fdse_C_Q)         0.164     0.164 f  Imp1/T1/currPC_reg[0]/Q
                         net (fo=6, routed)           0.105     0.269    Imp1/T1/currPC_reg[0]
    SLICE_X51Y27         LUT1 (Prop_lut1_I0_O)        0.048     0.317 r  Imp1/T1/PCplus1_o[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    Imp1/T2/PCplus1_o_reg[9]_0[0]
    SLICE_X51Y27         FDRE                                         r  Imp1/T2/PCplus1_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp1/T4/RFwriteEnab_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Imp1/T6/RFwriteEnab_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.148ns (46.003%)  route 0.174ns (53.997%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE                         0.000     0.000 r  Imp1/T4/RFwriteEnab_o_reg/C
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Imp1/T4/RFwriteEnab_o_reg/Q
                         net (fo=1, routed)           0.174     0.322    Imp1/T6/RFwriteEnab_o_reg_0
    SLICE_X55Y30         FDRE                                         r  Imp1/T6/RFwriteEnab_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp1/T4/readData1_o_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Imp1/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/DIADI[15]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.116%)  route 0.186ns (56.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE                         0.000     0.000 r  Imp1/T4/readData1_o_reg[15]/C
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Imp1/T4/readData1_o_reg[15]/Q
                         net (fo=3, routed)           0.186     0.327    Imp1/T7/DM_1/BRAM_SINGLE_MACRO_inst1/Q[15]
    RAMB18_X2Y12         RAMB18E1                                     r  Imp1/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/DIADI[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp1/T2/inst_o_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Imp1/T4/signE_8immed_o_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.080%)  route 0.194ns (57.920%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE                         0.000     0.000 r  Imp1/T2/inst_o_reg[7]/C
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Imp1/T2/inst_o_reg[7]/Q
                         net (fo=5, routed)           0.194     0.335    Imp1/T4/WB_dest_rd_o_reg[2]_1[7]
    SLICE_X52Y32         FDRE                                         r  Imp1/T4/signE_8immed_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp1/T4/readData1_o_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Imp1/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/DIADI[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.653%)  route 0.188ns (53.347%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE                         0.000     0.000 r  Imp1/T4/readData1_o_reg[12]/C
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Imp1/T4/readData1_o_reg[12]/Q
                         net (fo=3, routed)           0.188     0.352    Imp1/T7/DM_1/BRAM_SINGLE_MACRO_inst1/Q[12]
    RAMB18_X2Y12         RAMB18E1                                     r  Imp1/T7/DM_1/BRAM_SINGLE_MACRO_inst1/genblk3_0.bram18_single_bl.bram18_single_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Imp3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.039ns  (logic 4.487ns (49.644%)  route 4.552ns (50.356%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Imp3/count_reg[18]/Q
                         net (fo=7, routed)           1.012     6.543    Imp1/T1/seg7_clk[0]
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.667 r  Imp1/T1/seg_L_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.033     7.700    Imp1/T1/sel0[1]
    SLICE_X56Y26         LUT4 (Prop_lut4_I3_O)        0.152     7.852 r  Imp1/T1/seg_L_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.507    10.359    seg_L_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    14.115 r  seg_L_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.115    seg_L[6]
    U7                                                                r  seg_L[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.851ns  (logic 4.466ns (50.455%)  route 4.385ns (49.545%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Imp3/count_reg[18]/Q
                         net (fo=7, routed)           1.010     6.541    Imp1/T1/seg7_clk[0]
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.665 r  Imp1/T1/seg_L_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.217     7.882    Imp1/T1/sel0[2]
    SLICE_X56Y26         LUT4 (Prop_lut4_I1_O)        0.146     8.028 r  Imp1/T1/seg_L_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.159    10.186    seg_L_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    13.926 r  seg_L_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.926    seg_L[3]
    V8                                                                r  seg_L[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 4.208ns (48.050%)  route 4.550ns (51.950%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Imp3/count_reg[18]/Q
                         net (fo=7, routed)           1.009     6.540    Imp1/T1/seg7_clk[0]
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.664 r  Imp1/T1/seg_L_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.206     7.870    Imp1/T1/sel0[3]
    SLICE_X56Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.994 r  Imp1/T1/seg_L_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.336    10.329    seg_L_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.834 r  seg_L_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.834    seg_L[5]
    V5                                                                r  seg_L[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.752ns  (logic 4.451ns (50.853%)  route 4.301ns (49.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Imp3/count_reg[18]/Q
                         net (fo=7, routed)           1.009     6.540    Imp1/T1/seg7_clk[0]
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.664 r  Imp1/T1/seg_L_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.206     7.870    Imp1/T1/sel0[3]
    SLICE_X56Y26         LUT4 (Prop_lut4_I0_O)        0.153     8.023 r  Imp1/T1/seg_L_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.087    10.110    seg_L_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718    13.827 r  seg_L_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.827    seg_L[0]
    W7                                                                r  seg_L[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 4.233ns (49.229%)  route 4.366ns (50.771%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Imp3/count_reg[18]/Q
                         net (fo=7, routed)           1.010     6.541    Imp1/T1/seg7_clk[0]
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.665 r  Imp1/T1/seg_L_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.217     7.882    Imp1/T1/sel0[2]
    SLICE_X56Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.006 r  Imp1/T1/seg_L_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.139    10.145    seg_L_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.674 r  seg_L_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.674    seg_L[1]
    W6                                                                r  seg_L[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.504ns  (logic 4.224ns (49.672%)  route 4.280ns (50.328%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Imp3/count_reg[18]/Q
                         net (fo=7, routed)           1.010     6.541    Imp1/T1/seg7_clk[0]
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.665 r  Imp1/T1/seg_L_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.050     7.715    Imp1/T1/sel0[0]
    SLICE_X56Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.839 r  Imp1/T1/seg_L_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.220    10.059    seg_L_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.579 r  seg_L_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.579    seg_L[4]
    U5                                                                r  seg_L[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.419ns  (logic 4.239ns (50.354%)  route 4.179ns (49.646%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Imp3/count_reg[18]/Q
                         net (fo=7, routed)           1.012     6.543    Imp1/T1/seg7_clk[0]
    SLICE_X51Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.667 r  Imp1/T1/seg_L_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.033     7.700    Imp1/T1/sel0[1]
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.824 r  Imp1/T1/seg_L_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.134     9.959    seg_L_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.494 r  seg_L_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.494    seg_L[2]
    U8                                                                r  seg_L[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_L[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.309ns (60.618%)  route 2.799ns (39.382%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Imp3/count_reg[18]/Q
                         net (fo=7, routed)           0.830     6.361    Imp3/seg7_clk[0]
    SLICE_X56Y27         LUT2 (Prop_lut2_I0_O)        0.146     6.507 r  Imp3/anode_L_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.969     8.477    anode_L_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.183 r  anode_L_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.183    anode_L[0]
    U2                                                                r  anode_L[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_L[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 4.079ns (58.476%)  route 2.897ns (41.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.554     5.075    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  Imp3/count_reg[18]/Q
                         net (fo=7, routed)           0.830     6.361    Imp3/seg7_clk[0]
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.485 r  Imp3/anode_L_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.066     8.552    anode_L_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.051 r  anode_L_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.051    anode_L[1]
    U4                                                                r  anode_L[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Imp3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_L[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.386ns (63.335%)  route 0.803ns (36.665%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Imp3/count_reg[19]/Q
                         net (fo=7, routed)           0.278     1.858    Imp3/seg7_clk[1]
    SLICE_X56Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.903 r  Imp3/anode_L_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.428    anode_L_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.628 r  anode_L_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.628    anode_L[1]
    U4                                                                r  anode_L[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_L[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.457ns (65.097%)  route 0.781ns (34.903%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Imp3/count_reg[19]/Q
                         net (fo=7, routed)           0.278     1.858    Imp3/seg7_clk[1]
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.046     1.904 r  Imp3/anode_L_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.407    anode_L_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.677 r  anode_L_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.677    anode_L[0]
    U2                                                                r  anode_L[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.452ns (57.542%)  route 1.071ns (42.458%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Imp3/count_reg[19]/Q
                         net (fo=7, routed)           0.213     1.793    Imp1/T1/seg7_clk[1]
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.838 f  Imp1/T1/seg_L_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.218     2.056    Imp1/T1/sel0[3]
    SLICE_X56Y26         LUT4 (Prop_lut4_I0_O)        0.045     2.101 r  Imp1/T1/seg_L_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.640     2.741    seg_L_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.962 r  seg_L_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.962    seg_L[4]
    U5                                                                r  seg_L[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.461ns (56.907%)  route 1.106ns (43.093%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  Imp3/count_reg[19]/Q
                         net (fo=7, routed)           0.213     1.793    Imp1/T1/seg7_clk[1]
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  Imp1/T1/seg_L_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.306     2.144    Imp1/T1/sel0[3]
    SLICE_X56Y26         LUT4 (Prop_lut4_I0_O)        0.045     2.189 r  Imp1/T1/seg_L_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.587     2.777    seg_L_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.007 r  seg_L_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.007    seg_L[1]
    W6                                                                r  seg_L[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.616ns  (logic 1.467ns (56.083%)  route 1.149ns (43.917%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  Imp3/count_reg[19]/Q
                         net (fo=7, routed)           0.245     1.825    Imp1/T1/seg7_clk[1]
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.870 r  Imp1/T1/seg_L_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.323     2.192    Imp1/T1/sel0[2]
    SLICE_X56Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.237 r  Imp1/T1/seg_L_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.581     2.819    seg_L_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.055 r  seg_L_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.055    seg_L[2]
    U8                                                                r  seg_L[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.515ns (57.835%)  route 1.104ns (42.165%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  Imp3/count_reg[19]/Q
                         net (fo=7, routed)           0.245     1.825    Imp1/T1/seg7_clk[1]
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.870 r  Imp1/T1/seg_L_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.298     2.168    Imp1/T1/sel0[2]
    SLICE_X56Y26         LUT4 (Prop_lut4_I1_O)        0.049     2.217 r  Imp1/T1/seg_L_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.562     2.779    seg_L_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     4.058 r  seg_L_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.058    seg_L[0]
    W7                                                                r  seg_L[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.534ns (58.119%)  route 1.106ns (41.881%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  Imp3/count_reg[19]/Q
                         net (fo=7, routed)           0.213     1.793    Imp1/T1/seg7_clk[1]
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  Imp1/T1/seg_L_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.306     2.144    Imp1/T1/sel0[3]
    SLICE_X56Y26         LUT4 (Prop_lut4_I0_O)        0.046     2.190 r  Imp1/T1/seg_L_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.587     2.777    seg_L_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     4.079 r  seg_L_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.079    seg_L[3]
    V8                                                                r  seg_L[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.652ns  (logic 1.437ns (54.176%)  route 1.215ns (45.824%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  Imp3/count_reg[19]/Q
                         net (fo=7, routed)           0.245     1.825    Imp1/T1/seg7_clk[1]
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.870 r  Imp1/T1/seg_L_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.298     2.168    Imp1/T1/sel0[2]
    SLICE_X56Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.213 r  Imp1/T1/seg_L_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.885    seg_L_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.091 r  seg_L_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.091    seg_L[5]
    V5                                                                r  seg_L[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Imp3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.539ns (54.041%)  route 1.309ns (45.959%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  Imp3/count_reg[19]/Q
                         net (fo=7, routed)           0.245     1.825    Imp1/T1/seg7_clk[1]
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.870 r  Imp1/T1/seg_L_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.323     2.192    Imp1/T1/sel0[2]
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.048     2.240 r  Imp1/T1/seg_L_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.742     2.982    seg_L_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.305     4.288 r  seg_L_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.288    seg_L[6]
    U7                                                                r  seg_L[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 1.454ns (23.759%)  route 4.665ns (76.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=262, routed)         4.665     6.119    Imp3/SR[0]
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437     4.778    Imp3/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 1.454ns (23.759%)  route 4.665ns (76.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=262, routed)         4.665     6.119    Imp3/SR[0]
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437     4.778    Imp3/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 1.454ns (23.759%)  route 4.665ns (76.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=262, routed)         4.665     6.119    Imp3/SR[0]
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437     4.778    Imp3/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 1.454ns (23.759%)  route 4.665ns (76.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=262, routed)         4.665     6.119    Imp3/SR[0]
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.437     4.778    Imp3/clk_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  Imp3/count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.454ns (24.318%)  route 4.524ns (75.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=262, routed)         4.524     5.978    Imp3/SR[0]
    SLICE_X55Y24         FDRE                                         r  Imp3/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.435     4.776    Imp3/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  Imp3/count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.454ns (24.318%)  route 4.524ns (75.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=262, routed)         4.524     5.978    Imp3/SR[0]
    SLICE_X55Y24         FDRE                                         r  Imp3/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.435     4.776    Imp3/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  Imp3/count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.454ns (24.318%)  route 4.524ns (75.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=262, routed)         4.524     5.978    Imp3/SR[0]
    SLICE_X55Y24         FDRE                                         r  Imp3/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.435     4.776    Imp3/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  Imp3/count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.978ns  (logic 1.454ns (24.318%)  route 4.524ns (75.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=262, routed)         4.524     5.978    Imp3/SR[0]
    SLICE_X55Y24         FDRE                                         r  Imp3/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.435     4.776    Imp3/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  Imp3/count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.799ns  (logic 1.454ns (25.070%)  route 4.345ns (74.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=262, routed)         4.345     5.799    Imp3/SR[0]
    SLICE_X55Y25         FDRE                                         r  Imp3/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.435     4.776    Imp3/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  Imp3/count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.799ns  (logic 1.454ns (25.070%)  route 4.345ns (74.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=262, routed)         4.345     5.799    Imp3/SR[0]
    SLICE_X55Y25         FDRE                                         r  Imp3/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.435     4.776    Imp3/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  Imp3/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.060ns  (logic 0.222ns (10.773%)  route 1.838ns (89.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=262, routed)         1.838     2.060    Imp3/SR[0]
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.824     1.951    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.060ns  (logic 0.222ns (10.773%)  route 1.838ns (89.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=262, routed)         1.838     2.060    Imp3/SR[0]
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.824     1.951    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.060ns  (logic 0.222ns (10.773%)  route 1.838ns (89.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=262, routed)         1.838     2.060    Imp3/SR[0]
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.824     1.951    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.060ns  (logic 0.222ns (10.773%)  route 1.838ns (89.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=262, routed)         1.838     2.060    Imp3/SR[0]
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.824     1.951    Imp3/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  Imp3/count_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.222ns (10.450%)  route 1.901ns (89.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=262, routed)         1.901     2.123    Imp3/SR[0]
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.822     1.949    Imp3/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.222ns (10.450%)  route 1.901ns (89.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=262, routed)         1.901     2.123    Imp3/SR[0]
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.822     1.949    Imp3/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.222ns (10.450%)  route 1.901ns (89.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=262, routed)         1.901     2.123    Imp3/SR[0]
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.822     1.949    Imp3/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.222ns (10.450%)  route 1.901ns (89.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=262, routed)         1.901     2.123    Imp3/SR[0]
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.822     1.949    Imp3/clk_IBUF_BUFG
    SLICE_X55Y26         FDRE                                         r  Imp3/count_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.187ns  (logic 0.222ns (10.145%)  route 1.965ns (89.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=262, routed)         1.965     2.187    Imp3/SR[0]
    SLICE_X55Y25         FDRE                                         r  Imp3/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.821     1.948    Imp3/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  Imp3/count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Imp3/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.187ns  (logic 0.222ns (10.145%)  route 1.965ns (89.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=262, routed)         1.965     2.187    Imp3/SR[0]
    SLICE_X55Y25         FDRE                                         r  Imp3/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.821     1.948    Imp3/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  Imp3/count_reg[11]/C





