Running: G:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/CE2/ECE281_CPX2_Celiano/ECE281_CPX2_Celiano_HA_ECE281_CPX2_Celiano_HA_sch_tb_isim_beh.exe -prj C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/CE2/ECE281_CPX2_Celiano/ECE281_CPX2_Celiano_HA_ECE281_CPX2_Celiano_HA_sch_tb_beh.prj work.ECE281_CPX2_Celiano_HA_ECE281_CPX2_Celiano_HA_sch_tb 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/CE2/ECE281_CPX2_Celiano/ECE281_CPX2_Celiano_HA.vhf" into library work
Parsing VHDL file "C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/CE2/ECE281_CPX2_Celiano/ECE281_CPX2_Celiano_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture behavioral of entity ECE281_CPX2_Celiano_HA [ece281_cpx2_celiano_ha_default]
Compiling architecture behavioral of entity ece281_cpx2_celiano_ha_ece281_cp...
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/C17Dominic.Celiano/Documents/Cadet Life/Academics/ECE 281/myGitLab/CE2/ECE281_CPX2_Celiano/ECE281_CPX2_Celiano_HA_ECE281_CPX2_Celiano_HA_sch_tb_isim_beh.exe
Fuse Memory Usage: 45648 KB
Fuse CPU Usage: 1668 ms
