
*** Running vivado
    with args -log SystemTop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source SystemTop.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Apr 14 12:19:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source SystemTop.tcl -notrace
Command: link_design -top SystemTop -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_1.dcp' for cell 'pipeline_ila'
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1567.180 ; gain = 0.000 ; free physical = 5217 ; free virtual = 11233
INFO: [Netlist 29-17] Analyzing 3298 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: pipeline_ila UUID: ba8a70df-3512-536f-954b-5bdf97281cbf 
Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'pipeline_ila/inst'
Finished Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'pipeline_ila/inst'
Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'pipeline_ila/inst'
Finished Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.gen/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'pipeline_ila/inst'
Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.srcs/constrs_1/new/blackboard.xdc]
Finished Parsing XDC File [/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.srcs/constrs_1/new/blackboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.457 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11113
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1888 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1856 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1840.457 ; gain = 362.621 ; free physical = 5111 ; free virtual = 11113
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1972.543 ; gain = 132.086 ; free physical = 5020 ; free virtual = 11023

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f33d4b2e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2373.465 ; gain = 400.922 ; free physical = 4618 ; free virtual = 10621

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 7a59bbb3751b591b.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2746.105 ; gain = 0.000 ; free physical = 4182 ; free virtual = 10188
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2746.105 ; gain = 0.000 ; free physical = 4186 ; free virtual = 10192
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 198bde1fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2746.105 ; gain = 24.781 ; free physical = 4186 ; free virtual = 10192
Phase 1.1 Core Generation And Design Setup | Checksum: 198bde1fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2746.105 ; gain = 24.781 ; free physical = 4186 ; free virtual = 10192

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 198bde1fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2746.105 ; gain = 24.781 ; free physical = 4186 ; free virtual = 10192
Phase 1 Initialization | Checksum: 198bde1fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2746.105 ; gain = 24.781 ; free physical = 4186 ; free virtual = 10192

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 198bde1fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2746.105 ; gain = 24.781 ; free physical = 4186 ; free virtual = 10192

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 198bde1fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2746.105 ; gain = 24.781 ; free physical = 4178 ; free virtual = 10184
Phase 2 Timer Update And Timing Data Collection | Checksum: 198bde1fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2746.105 ; gain = 24.781 ; free physical = 4178 ; free virtual = 10184

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 29 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 25241c73e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2746.105 ; gain = 24.781 ; free physical = 4184 ; free virtual = 10190
Retarget | Checksum: 25241c73e
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 19 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2a8a006d9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2746.105 ; gain = 24.781 ; free physical = 4184 ; free virtual = 10190
Constant propagation | Checksum: 2a8a006d9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2746.105 ; gain = 0.000 ; free physical = 4183 ; free virtual = 10189
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2746.105 ; gain = 0.000 ; free physical = 4183 ; free virtual = 10189
Phase 5 Sweep | Checksum: 222d99e84

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2746.105 ; gain = 24.781 ; free physical = 4183 ; free virtual = 10189
Sweep | Checksum: 222d99e84
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 1553 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 222d99e84

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2778.121 ; gain = 56.797 ; free physical = 4182 ; free virtual = 10189
BUFG optimization | Checksum: 222d99e84
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 222d99e84

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2778.121 ; gain = 56.797 ; free physical = 4182 ; free virtual = 10189
Shift Register Optimization | Checksum: 222d99e84
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 222d99e84

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2778.121 ; gain = 56.797 ; free physical = 4182 ; free virtual = 10189
Post Processing Netlist | Checksum: 222d99e84
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 26390bf33

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2778.121 ; gain = 56.797 ; free physical = 4182 ; free virtual = 10189

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2778.121 ; gain = 0.000 ; free physical = 4182 ; free virtual = 10189
Phase 9.2 Verifying Netlist Connectivity | Checksum: 26390bf33

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2778.121 ; gain = 56.797 ; free physical = 4182 ; free virtual = 10189
Phase 9 Finalization | Checksum: 26390bf33

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2778.121 ; gain = 56.797 ; free physical = 4182 ; free virtual = 10189
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              19  |                                             66  |
|  Constant propagation         |               0  |              16  |                                             81  |
|  Sweep                        |               0  |              46  |                                           1553  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             58  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 26390bf33

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2778.121 ; gain = 56.797 ; free physical = 4182 ; free virtual = 10189

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 21 newly gated: 0 Total Ports: 74
Ending PowerOpt Patch Enables Task | Checksum: 1c2667dc4

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4003 ; free virtual = 10009
Ending Power Optimization Task | Checksum: 1c2667dc4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3068.965 ; gain = 290.844 ; free physical = 4003 ; free virtual = 10009

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c2667dc4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4003 ; free virtual = 10009

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4003 ; free virtual = 10009
Ending Netlist Obfuscation Task | Checksum: 1d7116743

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4003 ; free virtual = 10009
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3068.965 ; gain = 1228.508 ; free physical = 4003 ; free virtual = 10009
INFO: [Vivado 12-24828] Executing command : report_drc -file SystemTop_drc_opted.rpt -pb SystemTop_drc_opted.pb -rpx SystemTop_drc_opted.rpx
Command: report_drc -file SystemTop_drc_opted.rpt -pb SystemTop_drc_opted.pb -rpx SystemTop_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4001 ; free virtual = 10007
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4001 ; free virtual = 10007
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4001 ; free virtual = 10010
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4001 ; free virtual = 10010
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4001 ; free virtual = 10010
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4001 ; free virtual = 10011
Write Physdb Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4001 ; free virtual = 10011
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3984 ; free virtual = 9995
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19a04a56c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3984 ; free virtual = 9995
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3984 ; free virtual = 9995

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17d8bff79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3984 ; free virtual = 9995

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a4ca8f9c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3985 ; free virtual = 9996

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a4ca8f9c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3985 ; free virtual = 9996
Phase 1 Placer Initialization | Checksum: 1a4ca8f9c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3985 ; free virtual = 9996

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 198076f36

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4023 ; free virtual = 10034

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1de3d2456

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4023 ; free virtual = 10034

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 269de7f6a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4023 ; free virtual = 10034

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 21f6089b3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4028 ; free virtual = 10041

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1e177492d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:12 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4027 ; free virtual = 10040

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 114 LUTNM shape to break, 480 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 111, total 114, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 338 nets or LUTs. Breaked 114 LUTs, combined 224 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 32 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4027 ; free virtual = 10040
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4027 ; free virtual = 10040

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          114  |            224  |                   338  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           20  |              0  |                    10  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          134  |            224  |                   348  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 12ca16218

Time (s): cpu = 00:00:45 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4027 ; free virtual = 10040
Phase 2.5 Global Place Phase2 | Checksum: 152b02b03

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4026 ; free virtual = 10039
Phase 2 Global Placement | Checksum: 152b02b03

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4026 ; free virtual = 10039

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17992a641

Time (s): cpu = 00:00:48 ; elapsed = 00:00:14 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4025 ; free virtual = 10038

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19774f989

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4026 ; free virtual = 10039

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ade74033

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4026 ; free virtual = 10039

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 167041681

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4026 ; free virtual = 10039

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18cbb8db3

Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4030 ; free virtual = 10043

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 244570e35

Time (s): cpu = 00:01:03 ; elapsed = 00:00:20 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4028 ; free virtual = 10041

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 248ba5a60

Time (s): cpu = 00:01:03 ; elapsed = 00:00:21 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4028 ; free virtual = 10041

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d1ef34ec

Time (s): cpu = 00:01:03 ; elapsed = 00:00:21 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4028 ; free virtual = 10041

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 250db959d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:24 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4016 ; free virtual = 10029
Phase 3 Detail Placement | Checksum: 250db959d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:24 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4016 ; free virtual = 10029

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2023ee2ec

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.143 | TNS=-302.444 |
Phase 1 Physical Synthesis Initialization | Checksum: c5cae2ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4015 ; free virtual = 10028
INFO: [Physopt 32-712] Optimization is not feasible on net reset due to MARK_DEBUG attribute.
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ddafb067

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4015 ; free virtual = 10028
Phase 4.1.1.1 BUFG Insertion | Checksum: 2023ee2ec

Time (s): cpu = 00:01:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4015 ; free virtual = 10028

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.641. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 255d30ce8

Time (s): cpu = 00:01:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4006 ; free virtual = 10019

Time (s): cpu = 00:01:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4006 ; free virtual = 10019
Phase 4.1 Post Commit Optimization | Checksum: 255d30ce8

Time (s): cpu = 00:01:36 ; elapsed = 00:00:33 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4006 ; free virtual = 10019

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 255d30ce8

Time (s): cpu = 00:01:36 ; elapsed = 00:00:33 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4006 ; free virtual = 10019

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 255d30ce8

Time (s): cpu = 00:01:36 ; elapsed = 00:00:33 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4006 ; free virtual = 10019
Phase 4.3 Placer Reporting | Checksum: 255d30ce8

Time (s): cpu = 00:01:36 ; elapsed = 00:00:33 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4006 ; free virtual = 10019

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4006 ; free virtual = 10019

Time (s): cpu = 00:01:36 ; elapsed = 00:00:33 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4006 ; free virtual = 10019
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 288ab316c

Time (s): cpu = 00:01:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4006 ; free virtual = 10019
Ending Placer Task | Checksum: 1a874c4a9

Time (s): cpu = 00:01:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4006 ; free virtual = 10019
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:34 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4006 ; free virtual = 10019
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file SystemTop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3975 ; free virtual = 9988
INFO: [Vivado 12-24828] Executing command : report_io -file SystemTop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3967 ; free virtual = 9980
INFO: [Vivado 12-24828] Executing command : report_utilization -file SystemTop_utilization_placed.rpt -pb SystemTop_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3956 ; free virtual = 9973
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3938 ; free virtual = 9977
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3938 ; free virtual = 9977
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3938 ; free virtual = 9977
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3930 ; free virtual = 9971
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3930 ; free virtual = 9972
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3930 ; free virtual = 9972
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3940 ; free virtual = 9960
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.66s |  WALL: 1.67s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3940 ; free virtual = 9960

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.610 | TNS=-270.576 |
Phase 1 Physical Synthesis Initialization | Checksum: 162355dce

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3945 ; free virtual = 9965
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.610 | TNS=-270.576 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 162355dce

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3945 ; free virtual = 9965

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.610 | TNS=-270.576 |
INFO: [Physopt 32-702] Processed net instruction_fetch/PC_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_0_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/p_4_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.587 | TNS=-268.560 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[52].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[52]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.554 | TNS=-268.304 |
INFO: [Physopt 32-702] Processed net instruction_decode/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.552 | TNS=-267.224 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[58].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.551 | TNS=-266.729 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[46].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[23]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.524 | TNS=-266.512 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_0_1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_88_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.508 | TNS=-265.936 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.508 | TNS=-265.936 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_86_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.500 | TNS=-264.712 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[42].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[42]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.490 | TNS=-264.666 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[50].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[50]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.474 | TNS=-264.029 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.471 | TNS=-263.921 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_3_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.460 | TNS=-262.999 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[58].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.455 | TNS=-262.636 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[42].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[21]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[42]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.454 | TNS=-262.183 |
INFO: [Physopt 32-702] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[42]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/send_nop and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_11_comp/I1. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[21]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_11/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[21]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][361]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-571] Net instruction_decode/jump_addr_out[21] was not replicated.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/jump_addr_out[21]. Critical path length was reduced through logic transformation on cell instruction_decode/jump_addr_out[21]_INST_0_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_reg[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.445 | TNS=-261.172 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_92_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.438 | TNS=-260.927 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_1_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.423 | TNS=-260.402 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/rs1_df_data[9].  Re-placed instance instruction_decode/regif_rs1_data_out[9]_i_1
INFO: [Physopt 32-735] Processed net instruction_decode/rs1_df_data[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.422 | TNS=-260.367 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_57_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.418 | TNS=-260.227 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.401 | TNS=-259.300 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.394 | TNS=-259.064 |
INFO: [Physopt 32-702] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[52]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/send_nop and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_6_comp/I1. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[26]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_6/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[26]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][366]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-571] Net instruction_decode/jump_addr_out[26] was not replicated.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/jump_addr_out[26]. Critical path length was reduced through logic transformation on cell instruction_decode/jump_addr_out[26]_INST_0_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_reg[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.391 | TNS=-257.531 |
INFO: [Physopt 32-81] Processed net instruction_decode/regif_rs1_data_out[19]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.384 | TNS=-256.959 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[38].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[19]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.375 | TNS=-256.725 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[21]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[21]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.372 | TNS=-256.623 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[9]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[9]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.368 | TNS=-256.351 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[50].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[25]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[50]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.364 | TNS=-256.269 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[27]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.364 | TNS=-256.147 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_57_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.363 | TNS=-256.130 |
INFO: [Physopt 32-81] Processed net instruction_decode/regif_rs1_data_out[31]. Replicated 5 times.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.361 | TNS=-256.045 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/rs2_df_data[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.360 | TNS=-256.011 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net instruction_decode/rs1_df_data[16]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net instruction_decode/rs1_df_data[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.352 | TNS=-255.552 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[56].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[56]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.346 | TNS=-255.351 |
INFO: [Physopt 32-81] Processed net instruction_decode/regif_rs1_data_out[23]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.345 | TNS=-255.300 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.345 | TNS=-255.130 |
INFO: [Physopt 32-702] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/send_nop and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_9_comp/I1. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[23]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_9/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[23]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][363]_srl8_srlopt/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-571] Net instruction_decode/jump_addr_out[23] was not replicated.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/jump_addr_out[23]. Critical path length was reduced through logic transformation on cell instruction_decode/jump_addr_out[23]_INST_0_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_reg[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.340 | TNS=-254.320 |
INFO: [Physopt 32-663] Processed net instruction_decode/rs1_df_data[17].  Re-placed instance instruction_decode/regif_rs1_data_out[17]_i_1
INFO: [Physopt 32-735] Processed net instruction_decode/rs1_df_data[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.337 | TNS=-254.218 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.336 | TNS=-254.184 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs2_df_data[10]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs2_data_out[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs2_data_out[10]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.335 | TNS=-254.150 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_91_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.334 | TNS=-254.116 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs2_df_data[11]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs2_data_out[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs2_data_out[11]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.330 | TNS=-253.980 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.326 | TNS=-253.814 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[56].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[28]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[56]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.325 | TNS=-253.654 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_1_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_89_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.322 | TNS=-253.555 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[13]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.321 | TNS=-253.522 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[16]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[16]_repN. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[16]_i_1_replica_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[16]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.318 | TNS=-253.423 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.307 | TNS=-252.598 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[34].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[17]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.302 | TNS=-252.399 |
INFO: [Physopt 32-702] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[38]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/send_nop and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_13_comp/I1. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[19]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_13/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[19]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][359]_srl8_srlopt/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-571] Net instruction_decode/jump_addr_out[19] was not replicated.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/jump_addr_out[19]. Critical path length was reduced through logic transformation on cell instruction_decode/jump_addr_out[19]_INST_0_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.300 | TNS=-251.366 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[62].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[62]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.293 | TNS=-251.139 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_2_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/rs2_df_data[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.286 | TNS=-250.867 |
INFO: [Physopt 32-702] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/send_nop and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_7_comp/I1. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[25]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_7/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[25]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][365]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-571] Net instruction_decode/jump_addr_out[25] was not replicated.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/jump_addr_out[25]. Critical path length was reduced through logic transformation on cell instruction_decode/jump_addr_out[25]_INST_0_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_reg[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.285 | TNS=-249.559 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs2_df_data[9]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs2_data_out[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs2_data_out[9]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.284 | TNS=-249.525 |
INFO: [Physopt 32-663] Processed net instruction_decode/rs2_df_data[16].  Re-placed instance instruction_decode/regif_rs2_data_out[16]_i_1
INFO: [Physopt 32-735] Processed net instruction_decode/rs2_df_data[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.284 | TNS=-249.355 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[32].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.279 | TNS=-248.589 |
INFO: [Physopt 32-663] Processed net instruction_decode/rs2_df_data[23].  Re-placed instance instruction_decode/regif_rs2_data_out[23]_i_1
INFO: [Physopt 32-735] Processed net instruction_decode/rs2_df_data[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.276 | TNS=-248.487 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.273 | TNS=-248.385 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/rs2_df_data[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.266 | TNS=-248.147 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/rs1_df_data[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.255 | TNS=-247.773 |
INFO: [Physopt 32-702] Processed net instruction_decode/data3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_110_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.251 | TNS=-247.603 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[32].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[16]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.250 | TNS=-247.283 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[15]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[15]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.249 | TNS=-247.249 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs2_df_data[16]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs2_data_out[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs2_data_out[16]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.243 | TNS=-247.045 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_3_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_99_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.242 | TNS=-246.977 |
INFO: [Physopt 32-702] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[54]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/send_nop and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_5_comp/I1. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[27]_repN and pin pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M_i_5/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net instruction_decode/jump_addr_out[27]_repN and pin pipeline_ila/inst/ila_core_inst/shifted_data_in_reg[7][367]_srl8_srlopt/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-571] Net instruction_decode/jump_addr_out[27] was not replicated.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/jump_addr_out[27]. Critical path length was reduced through logic transformation on cell instruction_decode/jump_addr_out[27]_INST_0_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_addr_reg[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.241 | TNS=-246.506 |
INFO: [Physopt 32-702] Processed net ram1/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_128_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.241 | TNS=-246.506 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_93_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.240 | TNS=-246.472 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[14]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.239 | TNS=-246.438 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_110_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.239 | TNS=-246.438 |
INFO: [Physopt 32-702] Processed net instruction_fetch/PC_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_0_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/p_4_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.237 | TNS=-246.370 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_1_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_65_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.236 | TNS=-246.336 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_3_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.232 | TNS=-246.200 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[17]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net writeback/df_wb_data_out[31]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.230 | TNS=-246.149 |
INFO: [Physopt 32-663] Processed net instruction_decode/regif_rs1_data_out[24].  Re-placed instance instruction_decode/regif_rs1_data_out_reg[24]
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.229 | TNS=-246.098 |
INFO: [Physopt 32-702] Processed net instruction_decode/data3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_133_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.222 | TNS=-245.860 |
INFO: [Physopt 32-702] Processed net instruction_decode/data4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/rs1_df_data[10].  Re-placed instance instruction_decode/regif_rs1_data_out[10]_i_1
INFO: [Physopt 32-735] Processed net instruction_decode/rs1_df_data[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.212 | TNS=-245.503 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[10].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[5]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.211 | TNS=-244.892 |
INFO: [Physopt 32-663] Processed net instruction_decode/regif_rs1_data_out[28].  Re-placed instance instruction_decode/regif_rs1_data_out_reg[28]
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.210 | TNS=-244.841 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_3_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs2_df_data[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs2_data_out[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net writeback/df_wb_data_out[14]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.208 | TNS=-244.773 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_2_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[5]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[5]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net writeback/df_wb_data_out[13]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ram1/memif_rdata[21].  Re-placed instance ram1/memory_access_i_11
INFO: [Physopt 32-735] Processed net ram1/memif_rdata[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.205 | TNS=-244.673 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_1_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/rs1_df_data[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.202 | TNS=-244.558 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[30]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.201 | TNS=-244.524 |
INFO: [Physopt 32-663] Processed net instruction_decode/regif_rs1_data_out[31]_repN.  Re-placed instance instruction_decode/regif_rs1_data_out_reg[31]_replica
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[31]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.201 | TNS=-244.359 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[26].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[13]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.196 | TNS=-244.013 |
INFO: [Physopt 32-663] Processed net instruction_decode/regif_rs2_data_out[2].  Re-placed instance instruction_decode/regif_rs2_data_out_reg[2]
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs2_data_out[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-243.930 |
INFO: [Physopt 32-702] Processed net ram1/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_144_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-243.930 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-243.930 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3974 ; free virtual = 9994
Phase 3 Critical Path Optimization | Checksum: 1a53e9593

Time (s): cpu = 00:00:56 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3974 ; free virtual = 9994

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.194 | TNS=-243.930 |
INFO: [Physopt 32-702] Processed net instruction_fetch/PC_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_0_2_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/p_4_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[5]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.193 | TNS=-243.897 |
INFO: [Physopt 32-702] Processed net ram1/DOADO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/rs1_df_data[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.190 | TNS=-243.798 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_0_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.189 | TNS=-243.765 |
INFO: [Physopt 32-702] Processed net ram1/ram_reg_0_1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_127_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.189 | TNS=-243.765 |
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/rs2_df_data[5].  Re-placed instance instruction_decode/regif_rs2_data_out[5]_i_1
INFO: [Physopt 32-735] Processed net instruction_decode/rs2_df_data[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.184 | TNS=-243.518 |
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[48].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[24]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[36].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[48]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.181 | TNS=-243.055 |
INFO: [Physopt 32-81] Processed net instruction_decode/regif_rs1_data_out[28]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.180 | TNS=-243.005 |
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net instruction_decode/rs1_df_data[0]. Critical path length was reduced through logic transformation on cell instruction_decode/regif_rs1_data_out[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.180 | TNS=-242.972 |
INFO: [Physopt 32-702] Processed net ram1/i_rdata[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net instruction_decode/jump_enable_out_INST_0_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.178 | TNS=-242.923 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-81] Processed net instruction_decode/iw_out[23]. Replicated 7 times.
INFO: [Physopt 32-735] Processed net instruction_decode/iw_out[23]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net instruction_fetch/PC_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/regif_rs1_data_out[29].  Re-placed instance instruction_decode/regif_rs1_data_out_reg[29]
INFO: [Physopt 32-735] Processed net instruction_decode/regif_rs1_data_out[29]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_3_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/p_4_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_133_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/rs2_df_data[7].  Re-placed instance instruction_decode/regif_rs2_data_out[7]_i_1
INFO: [Physopt 32-735] Processed net instruction_decode/rs2_df_data[7]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[36].  Re-placed instance pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[18]
INFO: [Physopt 32-735] Processed net pipeline_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[36]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net ram1/ram_reg_0_3_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/rs1_df_data[11].  Re-placed instance instruction_decode/regif_rs1_data_out[11]_i_1
INFO: [Physopt 32-735] Processed net instruction_decode/rs1_df_data[11]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net instruction_fetch/PC_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_reg01_out[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_addr_out[7]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/rs1_df_data[7].  Re-placed instance instruction_decode/regif_rs1_data_out[7]_i_1
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/rs2_df_data[9].  Re-placed instance instruction_decode/regif_rs2_data_out[9]_i_1_comp
INFO: [Physopt 32-702] Processed net instruction_decode/regif_rs1_data_out[28]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/rs1_df_data[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[14]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/rd_data__94[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net execute/alu_1/df_ex_data_out[14]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net execute/alu_1/data5[14].  Re-placed instance execute/alu_1/df_ex_data_out[14]_INST_0_i_11
INFO: [Physopt 32-702] Processed net ram1/ram_reg_2_1_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net instruction_decode/rs2_df_data[2].  Re-placed instance instruction_decode/regif_rs2_data_out[2]_i_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net instruction_decode/jump_enable_out_INST_0_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3974 ; free virtual = 9994
Phase 4 Critical Path Optimization | Checksum: 16107df83

Time (s): cpu = 00:01:12 ; elapsed = 00:00:17 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3974 ; free virtual = 9994
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3974 ; free virtual = 9994
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.163 | TNS=-235.835 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.447  |         34.740  |           22  |              0  |                   106  |           0  |           2  |  00:00:16  |
|  Total          |          0.447  |         34.740  |           22  |              0  |                   106  |           0  |           3  |  00:00:16  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3974 ; free virtual = 9994
Ending Physical Synthesis Task | Checksum: 10d63717c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:18 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3974 ; free virtual = 9994
INFO: [Common 17-83] Releasing license: Implementation
579 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3974 ; free virtual = 9994
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3970 ; free virtual = 9996
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3946 ; free virtual = 9991
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3946 ; free virtual = 9991
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3946 ; free virtual = 9991
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3946 ; free virtual = 9993
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3946 ; free virtual = 9994
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3946 ; free virtual = 9994
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 61768000 ConstDB: 0 ShapeSum: 44aa4c4 RouteDB: a5dfeff8
Post Restoration Checksum: NetGraph: 5127d062 | NumContArr: 4137ade | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1da8d407a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4007 ; free virtual = 10027

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1da8d407a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4007 ; free virtual = 10027

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1da8d407a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 4007 ; free virtual = 10027
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2e9bdda01

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3998 ; free virtual = 10019
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.064 | TNS=-218.247| WHS=-0.193 | THS=-420.019|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2f65bb89c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3998 ; free virtual = 10018
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.064 | TNS=-235.823| WHS=-0.103 | THS=-0.999 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2f8a2d774

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3998 ; free virtual = 10018

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21044
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21044
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2b36d4182

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3995 ; free virtual = 10015

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2b36d4182

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3995 ; free virtual = 10015

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3688b7a99

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3970 ; free virtual = 9990
Phase 4 Initial Routing | Checksum: 3688b7a99

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3970 ; free virtual = 9990

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4819
 Number of Nodes with overlaps = 1926
 Number of Nodes with overlaps = 873
 Number of Nodes with overlaps = 415
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.385 | TNS=-473.001| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 285f6c7dc

Time (s): cpu = 00:02:01 ; elapsed = 00:00:40 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3998 ; free virtual = 10016

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2288
 Number of Nodes with overlaps = 1082
 Number of Nodes with overlaps = 401
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.981 | TNS=-434.031| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2535b22ce

Time (s): cpu = 00:02:48 ; elapsed = 00:00:56 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3943 ; free virtual = 9963

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 2042
 Number of Nodes with overlaps = 888
 Number of Nodes with overlaps = 346
Phase 5.3 Global Iteration 2 | Checksum: 1e5f21484

Time (s): cpu = 00:03:25 ; elapsed = 00:01:08 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3946 ; free virtual = 9966
Phase 5 Rip-up And Reroute | Checksum: 1e5f21484

Time (s): cpu = 00:03:25 ; elapsed = 00:01:08 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3946 ; free virtual = 9966

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a55f0143

Time (s): cpu = 00:03:28 ; elapsed = 00:01:08 . Memory (MB): peak = 3068.965 ; gain = 0.000 ; free physical = 3946 ; free virtual = 9966
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.867 | TNS=-419.997| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 20f5a2c78

Time (s): cpu = 00:03:54 ; elapsed = 00:01:12 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 20f5a2c78

Time (s): cpu = 00:03:55 ; elapsed = 00:01:12 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895
Phase 6 Delay and Skew Optimization | Checksum: 20f5a2c78

Time (s): cpu = 00:03:55 ; elapsed = 00:01:12 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.855 | TNS=-329.284| WHS=0.021  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1e6645b8b

Time (s): cpu = 00:03:57 ; elapsed = 00:01:13 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895
Phase 7 Post Hold Fix | Checksum: 1e6645b8b

Time (s): cpu = 00:03:58 ; elapsed = 00:01:13 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.4982 %
  Global Horizontal Routing Utilization  = 19.7413 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X25Y45 -> INT_R_X25Y45
   INT_R_X19Y40 -> INT_R_X19Y40
South Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X21Y27 -> INT_R_X21Y27
   INT_R_X21Y24 -> INT_R_X21Y24
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X25Y45 -> INT_R_X25Y45
   INT_L_X22Y43 -> INT_L_X22Y43
   INT_L_X24Y39 -> INT_L_X24Y39
   INT_R_X27Y38 -> INT_R_X27Y38
   INT_R_X25Y36 -> INT_R_X25Y36

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 1e6645b8b

Time (s): cpu = 00:03:58 ; elapsed = 00:01:13 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e6645b8b

Time (s): cpu = 00:03:58 ; elapsed = 00:01:13 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 23c88d3c4

Time (s): cpu = 00:04:00 ; elapsed = 00:01:14 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 23c88d3c4

Time (s): cpu = 00:04:00 ; elapsed = 00:01:14 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.855 | TNS=-329.284| WHS=0.021  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 23c88d3c4

Time (s): cpu = 00:04:00 ; elapsed = 00:01:14 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895
Total Elapsed time in route_design: 74.01 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 11255a098

Time (s): cpu = 00:04:00 ; elapsed = 00:01:14 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 11255a098

Time (s): cpu = 00:04:00 ; elapsed = 00:01:14 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
595 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:02 ; elapsed = 00:01:15 . Memory (MB): peak = 3113.930 ; gain = 44.965 ; free physical = 3875 ; free virtual = 9895
INFO: [Vivado 12-24828] Executing command : report_drc -file SystemTop_drc_routed.rpt -pb SystemTop_drc_routed.pb -rpx SystemTop_drc_routed.rpx
Command: report_drc -file SystemTop_drc_routed.rpt -pb SystemTop_drc_routed.pb -rpx SystemTop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file SystemTop_methodology_drc_routed.rpt -pb SystemTop_methodology_drc_routed.pb -rpx SystemTop_methodology_drc_routed.rpx
Command: report_methodology -file SystemTop_methodology_drc_routed.rpt -pb SystemTop_methodology_drc_routed.pb -rpx SystemTop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 3119.867 ; gain = 0.000 ; free physical = 3895 ; free virtual = 9913
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file SystemTop_timing_summary_routed.rpt -pb SystemTop_timing_summary_routed.pb -rpx SystemTop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file SystemTop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file SystemTop_bus_skew_routed.rpt -pb SystemTop_bus_skew_routed.pb -rpx SystemTop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file SystemTop_route_status.rpt -pb SystemTop_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file SystemTop_power_routed.rpt -pb SystemTop_power_summary_routed.pb -rpx SystemTop_power_routed.rpx
Command: report_power -file SystemTop_power_routed.rpt -pb SystemTop_power_summary_routed.pb -rpx SystemTop_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
615 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file SystemTop_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:54 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.910 ; gain = 77.980 ; free physical = 3837 ; free virtual = 9868
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3191.910 ; gain = 0.000 ; free physical = 3844 ; free virtual = 9880
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3191.910 ; gain = 0.000 ; free physical = 3807 ; free virtual = 9866
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.910 ; gain = 0.000 ; free physical = 3807 ; free virtual = 9866
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3191.910 ; gain = 0.000 ; free physical = 3795 ; free virtual = 9857
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3191.910 ; gain = 0.000 ; free physical = 3789 ; free virtual = 9853
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.910 ; gain = 0.000 ; free physical = 3787 ; free virtual = 9851
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3191.910 ; gain = 0.000 ; free physical = 3787 ; free virtual = 9851
INFO: [Common 17-1381] The checkpoint '/home/moonknight/Documents/spring25/risc/RISC_2/RISC_2.runs/impl_1/SystemTop_routed.dcp' has been generated.
Command: write_bitstream -force SystemTop.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./SystemTop.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
627 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3509.344 ; gain = 317.434 ; free physical = 3399 ; free virtual = 9447
INFO: [Common 17-206] Exiting Vivado at Mon Apr 14 12:23:09 2025...
