#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x10574c390 .scope module, "tb_instr_dcd" "tb_instr_dcd" 2 3;
 .timescale -9 -12;
v0x9b3050be0_0 .net "addr", 5 0, v0x10575a170_0;  1 drivers
v0x9b3050c80_0 .var "byte_sync", 0 0;
v0x9b3050d20_0 .var "clk", 0 0;
v0x9b3050dc0_0 .var "data_in", 7 0;
v0x9b3050e60_0 .net "data_out", 7 0, v0x9b30500a0_0;  1 drivers
v0x9b3050f00_0 .var "data_read", 7 0;
v0x9b3050fa0_0 .net "data_write", 7 0, v0x9b30501e0_0;  1 drivers
v0x9b3051040_0 .var/i "errors", 31 0;
v0x9b30510e0_0 .net "read", 0 0, v0x9b3050320_0;  1 drivers
v0x9b3051180_0 .var "rst_n", 0 0;
v0x9b3051220_0 .var/i "test_id", 31 0;
v0x9b30512c0_0 .net "write", 0 0, v0x9b3050640_0;  1 drivers
S_0x10574c510 .scope module, "DUT" "instr_dcd" 2 22, 3 1 0, S_0x10574c390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "byte_sync";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
    .port_info 5 /OUTPUT 1 "read";
    .port_info 6 /OUTPUT 1 "write";
    .port_info 7 /OUTPUT 6 "addr";
    .port_info 8 /INPUT 8 "data_read";
    .port_info 9 /OUTPUT 8 "data_write";
P_0x9b2c61180 .param/l "S_DATA" 1 3 23, C4<1>;
P_0x9b2c611c0 .param/l "S_IDLE" 1 3 22, C4<0>;
v0x10575a170_0 .var "addr", 5 0;
v0x105754130_0 .net "byte_sync", 0 0, v0x9b3050c80_0;  1 drivers
v0x1057541d0_0 .net "clk", 0 0, v0x9b3050d20_0;  1 drivers
v0x9b3050000_0 .net "data_in", 7 0, v0x9b3050dc0_0;  1 drivers
v0x9b30500a0_0 .var "data_out", 7 0;
v0x9b3050140_0 .net "data_read", 7 0, v0x9b3050f00_0;  1 drivers
v0x9b30501e0_0 .var "data_write", 7 0;
v0x9b3050280_0 .var "highlow_bit", 0 0;
v0x9b3050320_0 .var "read", 0 0;
v0x9b30503c0_0 .var "read_pulse", 0 0;
v0x9b3050460_0 .net "rst_n", 0 0, v0x9b3051180_0;  1 drivers
v0x9b3050500_0 .var "rw_bit", 0 0;
v0x9b30505a0_0 .var "state", 0 0;
v0x9b3050640_0 .var "write", 0 0;
v0x9b30506e0_0 .var "write_pulse", 0 0;
E_0x9b2c79840/0 .event negedge, v0x9b3050460_0;
E_0x9b2c79840/1 .event posedge, v0x1057541d0_0;
E_0x9b2c79840 .event/or E_0x9b2c79840/0, E_0x9b2c79840/1;
S_0x105754270 .scope task, "send_byte" "send_byte" 2 51, 2 51 0, S_0x10574c390;
 .timescale -9 -12;
v0x9b3050780_0 .var "byte", 7 0;
E_0x9b2c798c0 .event posedge, v0x1057541d0_0;
TD_tb_instr_dcd.send_byte ;
    %wait E_0x9b2c798c0;
    %load/vec4 v0x9b3050780_0;
    %store/vec4 v0x9b3050dc0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9b3050c80_0, 0, 1;
    %wait E_0x9b2c798c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9b3050c80_0, 0, 1;
    %end;
S_0x10575c210 .scope task, "test_read" "test_read" 2 110, 2 110 0, S_0x10574c390;
 .timescale -9 -12;
v0x9b3050820_0 .var "a", 5 0;
v0x9b30508c0_0 .var "reg_val", 7 0;
v0x9b3050960_0 .var "setup", 7 0;
TD_tb_instr_dcd.test_read ;
    %load/vec4 v0x9b3051220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9b3051220_0, 0, 32;
    %vpi_call 2 117 "$display", "\012=== TEST %0d: READ addr=%0d expecting=0x%02X ===", v0x9b3051220_0, v0x9b3050820_0, v0x9b30508c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x9b3050820_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9b3050960_0, 0, 8;
    %load/vec4 v0x9b30508c0_0;
    %store/vec4 v0x9b3050f00_0, 0, 8;
    %load/vec4 v0x9b3050960_0;
    %store/vec4 v0x9b3050780_0, 0, 8;
    %fork TD_tb_instr_dcd.send_byte, S_0x105754270;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x9b3050780_0, 0, 8;
    %fork TD_tb_instr_dcd.send_byte, S_0x105754270;
    %join;
    %wait E_0x9b2c798c0;
    %load/vec4 v0x9b30510e0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.0, 6;
    %vpi_call 2 136 "$display", "ERROR: read pulse missing!" {0 0 0};
    %load/vec4 v0x9b3051040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9b3051040_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x9b3050e60_0;
    %load/vec4 v0x9b30508c0_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 141 "$display", "ERROR: data_out wrong: got 0x%02X expected 0x%02X", v0x9b3050e60_0, v0x9b30508c0_0 {0 0 0};
    %load/vec4 v0x9b3051040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9b3051040_0, 0, 32;
T_1.2 ;
    %wait E_0x9b2c798c0;
    %load/vec4 v0x9b30510e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.4, 6;
    %vpi_call 2 148 "$display", "ERROR: read pulse not cleared!" {0 0 0};
    %load/vec4 v0x9b3051040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9b3051040_0, 0, 32;
T_1.4 ;
    %end;
S_0x10575c390 .scope task, "test_write" "test_write" 2 66, 2 66 0, S_0x10574c390;
 .timescale -9 -12;
v0x9b3050a00_0 .var "a", 5 0;
v0x9b3050aa0_0 .var "setup", 7 0;
v0x9b3050b40_0 .var "val", 7 0;
TD_tb_instr_dcd.test_write ;
    %load/vec4 v0x9b3051220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9b3051220_0, 0, 32;
    %vpi_call 2 73 "$display", "\012=== TEST %0d: WRITE addr=%0d val=0x%02X ===", v0x9b3051220_0, v0x9b3050a00_0, v0x9b3050b40_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x9b3050a00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9b3050aa0_0, 0, 8;
    %load/vec4 v0x9b3050aa0_0;
    %store/vec4 v0x9b3050780_0, 0, 8;
    %fork TD_tb_instr_dcd.send_byte, S_0x105754270;
    %join;
    %load/vec4 v0x9b3050b40_0;
    %store/vec4 v0x9b3050780_0, 0, 8;
    %fork TD_tb_instr_dcd.send_byte, S_0x105754270;
    %join;
    %wait E_0x9b2c798c0;
    %load/vec4 v0x9b30512c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_2.6, 6;
    %vpi_call 2 88 "$display", "ERROR: write pulse missing!" {0 0 0};
    %load/vec4 v0x9b3051040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9b3051040_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x9b3050fa0_0;
    %load/vec4 v0x9b3050b40_0;
    %cmp/ne;
    %jmp/0xz  T_2.8, 6;
    %vpi_call 2 93 "$display", "ERROR: wrong data_write: got 0x%02X, expected 0x%02X", v0x9b3050fa0_0, v0x9b3050b40_0 {0 0 0};
    %load/vec4 v0x9b3051040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9b3051040_0, 0, 32;
T_2.8 ;
    %wait E_0x9b2c798c0;
    %load/vec4 v0x9b30512c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.10, 6;
    %vpi_call 2 100 "$display", "ERROR: write pulse not cleared after 1 cycle!" {0 0 0};
    %load/vec4 v0x9b3051040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9b3051040_0, 0, 32;
T_2.10 ;
    %end;
    .scope S_0x10574c510;
T_3 ;
    %wait E_0x9b2c79840;
    %load/vec4 v0x9b3050460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b30505a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x10575a170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9b30500a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9b30501e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b3050500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b3050280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b3050320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b3050640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b30503c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b30506e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x9b30503c0_0;
    %assign/vec4 v0x9b3050320_0, 0;
    %load/vec4 v0x9b30506e0_0;
    %assign/vec4 v0x9b3050640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b30503c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b30506e0_0, 0;
    %load/vec4 v0x105754130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x9b30505a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x9b3050000_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x9b3050500_0, 0;
    %load/vec4 v0x9b3050000_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x9b3050280_0, 0;
    %load/vec4 v0x9b3050000_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x10575a170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9b30505a0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x9b3050500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x9b3050000_0;
    %assign/vec4 v0x9b30501e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9b30506e0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x9b3050140_0;
    %assign/vec4 v0x9b30500a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9b30503c0_0, 0;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9b30505a0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x10574c390;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9b3051040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9b3051220_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x10574c390;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x9b3050d20_0;
    %inv;
    %store/vec4 v0x9b3050d20_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x10574c390;
T_6 ;
    %vpi_call 2 159 "$display", "=== STARTING TESTBENCH ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9b3050d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9b3051180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9b3050c80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x9b3050dc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x9b3050f00_0, 0, 8;
    %pushi/vec4 5, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9b2c798c0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9b3051180_0, 0, 1;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x9b3050a00_0, 0, 6;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x9b3050b40_0, 0, 8;
    %fork TD_tb_instr_dcd.test_write, S_0x10575c390;
    %join;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x9b3050a00_0, 0, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x9b3050b40_0, 0, 8;
    %fork TD_tb_instr_dcd.test_write, S_0x10575c390;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x9b3050820_0, 0, 6;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x9b30508c0_0, 0, 8;
    %fork TD_tb_instr_dcd.test_read, S_0x10575c210;
    %join;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x9b3050820_0, 0, 6;
    %pushi/vec4 205, 0, 8;
    %store/vec4 v0x9b30508c0_0, 0, 8;
    %fork TD_tb_instr_dcd.test_read, S_0x10575c210;
    %join;
    %pushi/vec4 10, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 184 "$random" 32 {0 0 0};
    %pushi/vec4 64, 0, 32;
    %mod/s;
    %pad/s 6;
    %store/vec4 v0x9b3050a00_0, 0, 6;
    %vpi_func 2 184 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x9b3050b40_0, 0, 8;
    %fork TD_tb_instr_dcd.test_write, S_0x10575c390;
    %join;
    %vpi_func 2 185 "$random" 32 {0 0 0};
    %pushi/vec4 64, 0, 32;
    %mod/s;
    %pad/s 6;
    %store/vec4 v0x9b3050820_0, 0, 6;
    %vpi_func 2 185 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x9b30508c0_0, 0, 8;
    %fork TD_tb_instr_dcd.test_read, S_0x10575c210;
    %join;
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %load/vec4 v0x9b3051040_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %vpi_call 2 193 "$display", "\012=== ALL TESTS PASSED \342\234\223 \342\234\223 \342\234\223 ===" {0 0 0};
    %jmp T_6.5;
T_6.4 ;
    %vpi_call 2 195 "$display", "\012=== TESTS FAILED: %0d ERRORS ===", v0x9b3051040_0 {0 0 0};
T_6.5 ;
    %vpi_call 2 197 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x10574c390;
T_7 ;
    %delay 50000000, 0;
    %vpi_call 2 203 "$display", "TIMEOUT! Something is wrong." {0 0 0};
    %vpi_call 2 204 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_instr_dcd.v";
    "instr_dcd.v";
