Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1ae5fe4ef443455b98cbde79b9eb15ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simTop_behav xil_defaultlib.simTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 8 into 'timeCount' is out of bounds [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_allsegswork/project_allsegswork.srcs/sources_1/new/top_level.v:69]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 8 into 'timeCount' is out of bounds [C:/Users/Rahul/Google Drive/UCSC/year 2/Winter Quarter/CSE 100/Lab 7/project_allsegswork/project_allsegswork.srcs/sources_1/new/top_level.v:69]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab7_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edge_detector
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counterUD12L
Compiling module xil_defaultlib.roadSegs
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.counterUD16L
Compiling module xil_defaultlib.counterUD8L
Compiling module xil_defaultlib.state_machine_default
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.vga_seg_control
Compiling module xil_defaultlib.crash_check
Compiling module xil_defaultlib.VGA_Display
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.simTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot simTop_behav
