Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 14 11:28:57 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    81 |
| Unused register locations in slices containing registers |   156 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            2 |
|      8 |            8 |
|     10 |            1 |
|     12 |            2 |
|     14 |            6 |
|    16+ |           60 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             374 |          102 |
| No           | No                    | Yes                    |            2388 |          329 |
| No           | Yes                   | No                     |             712 |           97 |
| Yes          | No                    | No                     |             146 |           22 |
| Yes          | No                    | Yes                    |             154 |           24 |
| Yes          | Yes                   | No                     |             838 |          167 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                 Enable Signal                                 |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
| ~clk625                                            |                                                                               |                                                                               |                1 |              2 |
|  nolabel_line51/nolabel_line143/nolabel_line21/CLK |                                                                               |                                                                               |                1 |              4 |
|  nolabel_line51/nolabel_line107/state0             |                                                                               |                                                                               |                2 |              6 |
|  pt/clk_2                                          |                                                                               | nolabel_line51/pt/nn_inst/nn_rst                                              |                3 |              6 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/Inst_Ps2Interface/shift_frame                  | nolabel_line51/nolabel_line107/Inst_Ps2Interface/reset_bit_count              |                2 |              8 |
|  nolabel_line51/pt/unit_6p25m/clk_6p25MHz          |                                                                               | nolabel_line51/pt/mouse_press_y[5]_i_1_n_0                                    |                1 |              8 |
|  nolabel_line51/pt/ccd_inst_27/CLK                 |                                                                               |                                                                               |                2 |              8 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/nolabel_line143/seg[5]_i_1_n_0                                 |                1 |              8 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/nolabel_line107/Inst_Ps2Interface/clk_inter0                   |                1 |              8 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/nolabel_line107/Inst_Ps2Interface/data_inter0                  |                1 |              8 |
|  pt/clk_2                                          | nolabel_line51/pt/nn_inst/nn1/digit[3]_i_1_n_0                                | nolabel_line51/pt/nn_inst/nn_algo_rst                                         |                2 |              8 |
|  pt/clk_2                                          | nolabel_line51/pt/nn_inst/nn1/FSM_sequential_state[1]_i_1_n_0                 | nolabel_line51/pt/nn_inst/nn_algo_rst                                         |                3 |              8 |
|  nolabel_line51/pt/colour_chooser_reg[15]_i_2_n_0  |                                                                               |                                                                               |                3 |             10 |
|  pt/clk_2                                          | nolabel_line51/pt/nn_inst/nn1/i[5]_i_1_n_0                                    | nolabel_line51/pt/nn_inst/nn_algo_rst                                         |                3 |             12 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/Inst_Ps2Interface/right_down_reg               | nolabel_line51/nolabel_line107/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0    |                1 |             12 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/fivehertz/led_reg[4]                                           |                3 |             14 |
|  pt/clk_2                                          | nolabel_line51/pt/nn_inst/nn1/next_out_valid                                  | nolabel_line51/pt/nn_inst/nn_algo_rst                                         |                4 |             14 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | nolabel_line51/nolabel_line107/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |             14 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/Inst_Ps2Interface/err_reg_0                    |                                                                               |                3 |             14 |
|  clock_IBUF_BUFG                                   | nolabel_line51/oled_data[15]_i_2__1_n_0                                       | nolabel_line51/oled_data[15]_i_1__0_n_0                                       |                2 |             14 |
|  pt/clk_2                                          | nolabel_line51/pt/nn_inst/nn1/addr_inter0                                     | nolabel_line51/pt/nn_inst/nn_algo_rst                                         |                4 |             14 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/tx_data[7]_i_1_n_0                             |                                                                               |                2 |             16 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/Inst_Ps2Interface/load_rx_data                 |                                                                               |                2 |             16 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/Inst_Ps2Interface/y_inc_reg[0][0]              | nolabel_line51/nolabel_line107/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0    |                2 |             16 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/Inst_Ps2Interface/E[0]                         | nolabel_line51/nolabel_line107/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0    |                1 |             16 |
|  pt/clk_2                                          | nolabel_line51/pt/nn_inst/nn1/digit_valid                                     | nolabel_line51/pt/nn_inst/nn_rst                                              |                2 |             20 |
|  pt/clk_2                                          | nolabel_line51/pt/nn_inst/nn1/j[9]_i_1_n_0                                    | nolabel_line51/pt/nn_inst/nn_algo_rst                                         |                7 |             20 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                                               |                2 |             20 |
|  pt/clk_2                                          | nolabel_line51/pt/nn_inst/nn1/addr_img0                                       | nolabel_line51/pt/nn_inst/nn_algo_rst                                         |                5 |             20 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | nolabel_line51/nolabel_line107/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             22 |
|  pt/clk_2                                          | nolabel_line51/pt/nn_inst/imgw_valid_i_1_n_0                                  | nolabel_line51/pt/nn_inst/nn_rst                                              |                4 |             22 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/x_new_reg_n_0                                  |                                                                               |                4 |             24 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/an[3]_i_1__0_n_0                                               |                2 |             24 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/y_new_reg_n_0                                  |                                                                               |                5 |             24 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line107/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | nolabel_line51/nolabel_line107/Inst_Ps2Interface/clear                        |                4 |             28 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/pt/nn_inst/nn_rst_i_1_n_0                                      |                5 |             28 |
|  pt/clk_2                                          | nolabel_line51/pt/nn_inst/nn1/addr_const[15]_i_1_n_0                          | nolabel_line51/pt/nn_inst/nn_algo_rst                                         |               12 |             32 |
|  clock_IBUF_BUFG                                   | nolabel_line51/rst_sw_reg_i_1_n_2                                             |                                                                               |                4 |             32 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/pt/invY_reg                                                    |                7 |             32 |
| ~clk625                                            |                                                                               | nolabel_line51/nolabel_line107/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0    |                4 |             34 |
|  nolabel_line51/nolabel_line107/left               |                                                                               |                                                                               |                8 |             36 |
| ~clk625                                            | nolabel_line51/nolabel_line92/delay[0]_i_1_n_0                                | nolabel_line51/nolabel_line107/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0    |                5 |             40 |
|  nolabel_line51/pt/unit_6p25m/clk_6p25MHz          |                                                                               |                                                                               |                7 |             42 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/nolabel_line107/reset_timeout_cnt                              |                6 |             48 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/nolabel_line107/reset_periodic_check_cnt                       |                6 |             52 |
|  clock_IBUF_BUFG                                   | nolabel_line51/pt/nn_inst/nn_rst_i_1_n_0                                      | nolabel_line51/pt/nn_inst/rst_counter                                         |                8 |             64 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line133/p_0_in                                         | nolabel_line51/nolabel_line133/delay_counter                                  |                8 |             64 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/pt/reset_count[31]_i_1_n_0                                     |                9 |             64 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/pt/clock_mouse/clear                                           |                8 |             64 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/pt/unit_6p25m/clear                                            |                8 |             64 |
| ~clk625                                            | nolabel_line51/nolabel_line92/FSM_onehot_state[31]_i_2_n_0                    | nolabel_line51/nolabel_line107/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0    |                8 |             64 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/nolabel_line143/nolabel_line21/clear                           |                9 |             66 |
|  clock_IBUF_BUFG                                   | nolabel_line51/task4A/orange_on                                               | nolabel_line51/task4A/twohertz/COUNT                                          |                9 |             66 |
|  clock_IBUF_BUFG                                   | nolabel_line51/task4A/sel                                                     | nolabel_line51/task4A/clear                                                   |                9 |             66 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line133/DEBOUNCE_LEFT[0]_i_2_n_0                       | nolabel_line51/nolabel_line133/DEBOUNCE_LEFT[0]_i_1_n_0                       |                9 |             66 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line133/DEBOUNCE_RIGHT                                 | nolabel_line51/nolabel_line133/DEBOUNCE_RIGHT[0]_i_1_n_0                      |                9 |             66 |
|  pt/clk_2                                          |                                                                               |                                                                               |               25 |             66 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/fivehertz/clear__0                                             |                9 |             66 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/clk6p25m/COUNT[0]_i_1__1_n_0                                   |                9 |             66 |
|  task4A/SLOW_CLOCK                                 |                                                                               | nolabel_line51/nolabel_line107/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0    |                9 |             66 |
|  clock_IBUF_BUFG                                   | nolabel_line51/pt/nn_inst/ct_inst/nextDY                                      | nolabel_line51/pt/invY_reg                                                    |               14 |             68 |
| ~clk625                                            |                                                                               | nolabel_line51/nolabel_line92/spi_word[39]_i_1_n_0                            |               15 |             90 |
|  clock_IBUF_BUFG                                   |                                                                               | nolabel_line51/nolabel_line107/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0    |               22 |            118 |
|  pt/clk_2                                          | nolabel_line51/pt/nn_inst/nn1/val_out[63]_i_1_n_0                             | nolabel_line51/pt/nn_inst/nn_algo_rst                                         |               49 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[193][1]                         |               16 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[257][1]                         |               17 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[65][2]                          |               19 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[129][1]                         |               21 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[193][0]                         |               20 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[193][2]                         |               17 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[129][0]                         |               17 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[257][2]                         |               15 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[129][2]                         |               17 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[65][0]                          |               18 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[65][1]                          |               16 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[1][1]                           |               16 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[1][0]                           |               16 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[257][0]                         |               16 |            128 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/pixel_data_reg[1][2]                           |               18 |            128 |
|  clock_IBUF_BUFG                                   |                                                                               |                                                                               |               53 |            200 |
|  pt/clockMouse                                     |                                                                               | nolabel_line51/nolabel_line107/reset0                                         |               29 |            246 |
+----------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


