`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_7(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b111111111110010111111111111010101111111111110101111111111111101011001111111110101001111111111101001011111111111010111011111111110000101011111111100010011;
		2'd1: data <= 153'b111111111111010010000000000100111011111101110011110000000110111011100000000000111000011111110010100100111111111000000010000000001101010100000000001010011;
		2'd2: data <= 153'b111111100101101111111111110000011100000010001101010111111101010000010000000001011000100000001000100010000000110000111000000000000100110011111100101011111;
		2'd3: data <= 153'b000000010011110101111111011001001100000000111011111111111011010011101111110010010100000000010101111011000000011000010100000000001000110000000000010010111;
		endcase
		end
	end
	assign dout = data;
endmodule
