#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Feb 17 16:45:39 2018
# Process ID: 8112
# Log file: C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.runs/synth_1/Interrupt_Controller.vds
# Journal file: C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Interrupt_Controller.tcl -notrace
Command: synth_design -top Interrupt_Controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2017.08' and will expire in -170 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 244.848 ; gain = 68.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Interrupt_Controller' [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:23]
	Parameter DISTRIBUTOR_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter CPU_INTERFACE_BASE_ADDRESS bound to: 0 - type: integer 
	Parameter INACTIVE bound to: 2'b00 
	Parameter PENDING bound to: 2'b01 
	Parameter ACTIVE bound to: 2'b10 
	Parameter ACTIVE_AND_PENDING bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'Priority_Check' [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Priority_Check.v:23]
INFO: [Synth 8-256] done synthesizing module 'Priority_Check' (1#1) [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Priority_Check.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000000 is unreachable [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:264]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000100 is unreachable [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:264]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001000 is unreachable [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:264]
WARNING: [Synth 8-3848] Net ICCIAR1 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:184]
WARNING: [Synth 8-3848] Net ICCIAR2 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:195]
WARNING: [Synth 8-3848] Net ICCIAR3 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:207]
WARNING: [Synth 8-3848] Net ICCRPR1 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:186]
WARNING: [Synth 8-3848] Net ICCRPR2 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:197]
WARNING: [Synth 8-3848] Net ICCRPR3 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:209]
WARNING: [Synth 8-3848] Net ICCHPIR0 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:176]
WARNING: [Synth 8-3848] Net ICCHPIR1 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:187]
WARNING: [Synth 8-3848] Net ICCHPIR2 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:198]
WARNING: [Synth 8-3848] Net ICCHPIR3 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:210]
WARNING: [Synth 8-3848] Net IRQ1 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:61]
WARNING: [Synth 8-3848] Net FIQ1 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:62]
WARNING: [Synth 8-3848] Net IRQ2 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:63]
WARNING: [Synth 8-3848] Net FIQ2 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:64]
WARNING: [Synth 8-3848] Net IRQ3 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:65]
WARNING: [Synth 8-3848] Net FIQ3 in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:66]
WARNING: [Synth 8-3848] Net ready in module/entity Interrupt_Controller does not have driver. [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:71]
INFO: [Synth 8-256] done synthesizing module 'Interrupt_Controller' (2#1) [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:23]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port IRQ1
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port FIQ1
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port IRQ2
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port FIQ2
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port IRQ3
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port FIQ3
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port ready
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[16]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[17]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[18]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[19]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[20]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[21]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[22]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[23]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[24]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[25]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[26]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[27]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[28]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[29]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[30]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[31]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[16]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[17]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[18]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[19]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[20]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[21]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[22]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[23]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[24]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[25]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[26]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[27]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[28]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[29]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[30]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[31]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[16]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[17]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[18]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[19]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[20]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[21]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[22]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[23]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[24]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[25]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[26]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[27]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[28]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[29]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[30]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 360.273 ; gain = 184.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 360.273 ; gain = 184.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 360.273 ; gain = 184.254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "enabled" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "RW_err" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states_S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states_S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states_S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "interrupt_states_S" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "RW_err" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "ICDDCR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRQ0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "interrupt_states" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPTR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDIPTR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDICFR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDICFR0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDDCR" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDISER0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ICDISER0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ICCIAR0_reg' [C:/Users/vamsi/Desktop/MAJOR_PROJECT/Major_Project_Files/project_1/project_1.srcs/sources_1/new/Interrupt_Controller.v:2544]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 484.191 ; gain = 308.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |Interrupt_Controller__GB0 |           1|     34112|
|2     |Interrupt_Controller__GB1 |           1|      9881|
|3     |Interrupt_Controller__GB2 |           1|     13656|
|4     |Interrupt_Controller__GB3 |           1|     17793|
|5     |Interrupt_Controller__GB4 |           1|     28415|
|6     |Interrupt_Controller__GB5 |           1|      3355|
|7     |Interrupt_Controller__GB6 |           1|     35390|
+------+--------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 123   
	                2 Bit    Registers := 80    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 91    
	   4 Input     32 Bit        Muxes := 38    
	   2 Input     27 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 63    
	   2 Input      8 Bit        Muxes := 189   
	   4 Input      6 Bit        Muxes := 63    
	   2 Input      6 Bit        Muxes := 189   
	   4 Input      4 Bit        Muxes := 63    
	   2 Input      4 Bit        Muxes := 189   
	   2 Input      2 Bit        Muxes := 269   
	   5 Input      2 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 95    
	   3 Input      2 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 541   
	   4 Input      1 Bit        Muxes := 164   
	  49 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Interrupt_Controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 123   
	                2 Bit    Registers := 80    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 91    
	   4 Input     32 Bit        Muxes := 38    
	   2 Input     27 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 80    
	   5 Input      2 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 32    
	   3 Input      2 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 289   
	   4 Input      1 Bit        Muxes := 101   
	  49 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 1     
Module Priority_Check__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__20 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__22 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__23 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__24 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__25 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__26 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__27 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__28 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__29 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__30 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__31 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__33 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__34 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__35 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__36 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__37 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__38 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__39 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__40 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__42 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__43 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__44 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__45 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__46 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__47 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__48 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__49 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__50 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__51 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__52 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__53 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__54 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__55 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__56 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__57 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__58 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__59 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__60 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__61 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check__62 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Priority_Check 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 493.469 ; gain = 317.449
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port IRQ1
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port FIQ1
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port IRQ2
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port FIQ2
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port IRQ3
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port FIQ3
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port ready
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[16]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[17]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[18]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[19]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[20]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[21]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[22]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[23]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[24]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[25]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[26]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[27]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[28]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[29]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[30]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_2[31]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[16]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[17]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[18]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[19]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[20]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[21]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[22]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[23]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[24]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[25]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[26]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[27]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[28]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[29]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[30]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_3[31]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[16]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[17]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[18]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[19]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[20]
WARNING: [Synth 8-3331] design Interrupt_Controller has unconnected port PPI_4[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:33 . Memory (MB): peak = 497.223 ; gain = 321.203
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:41 ; elapsed = 00:01:33 . Memory (MB): peak = 497.223 ; gain = 321.203

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |Interrupt_Controller__GB0 |           1|     34117|
|2     |Interrupt_Controller__GB1 |           1|     10425|
|3     |Interrupt_Controller__GB2 |           1|     14736|
|4     |Interrupt_Controller__GB3 |           1|     17108|
|5     |Interrupt_Controller__GB4 |           1|      2575|
|6     |Interrupt_Controller__GB5 |           1|      3355|
|7     |Interrupt_Controller__GB6 |           1|      3090|
+------+--------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FIQ0_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCICR_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCRPR0_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCRPR0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCRPR0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCRPR0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCRPR0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCRPR0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCRPR0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCRPR0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCRPR0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ICCIAR0_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCPMR0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCPMR0_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCPMR0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCPMR0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCPMR0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCPMR0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCPMR0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ICCPMR0_reg[7] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:02:08 . Memory (MB): peak = 542.449 ; gain = 366.430
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:02:08 . Memory (MB): peak = 542.449 ; gain = 366.430

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |Interrupt_Controller__GB0 |           1|     13316|
|2     |Interrupt_Controller__GB1 |           1|      2613|
|3     |Interrupt_Controller__GB2 |           1|      2638|
|4     |Interrupt_Controller__GB3 |           1|      2587|
|5     |Interrupt_Controller__GB4 |           1|       585|
|6     |Interrupt_Controller__GB5 |           1|      1208|
|7     |Interrupt_Controller__GB6 |           1|       301|
+------+--------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:02:08 . Memory (MB): peak = 542.449 ; gain = 366.430
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:02:08 . Memory (MB): peak = 542.449 ; gain = 366.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |Interrupt_Controller__GB0 |           1|     13316|
|2     |Interrupt_Controller__GB1 |           1|      2613|
|3     |Interrupt_Controller__GB2 |           1|      2638|
|4     |Interrupt_Controller__GB3 |           1|      2587|
|5     |Interrupt_Controller__GB4 |           1|       585|
|6     |Interrupt_Controller__GB5 |           1|      1208|
|7     |Interrupt_Controller__GB6 |           1|       301|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\ICCIAR0_reg[13] ) is unused and will be removed from module Interrupt_Controller.
WARNING: [Synth 8-3332] Sequential element (\ICCIAR0_reg[7] ) is unused and will be removed from module Interrupt_Controller.
WARNING: [Synth 8-3332] Sequential element (\ICCIAR0_reg[6] ) is unused and will be removed from module Interrupt_Controller.
WARNING: [Synth 8-3332] Sequential element (\ICCIAR0_reg[5] ) is unused and will be removed from module Interrupt_Controller.
WARNING: [Synth 8-3332] Sequential element (\ICCIAR0_reg[4] ) is unused and will be removed from module Interrupt_Controller.
WARNING: [Synth 8-3332] Sequential element (\ICCIAR0_reg[3] ) is unused and will be removed from module Interrupt_Controller.
WARNING: [Synth 8-3332] Sequential element (\ICCIAR0_reg[2] ) is unused and will be removed from module Interrupt_Controller.
WARNING: [Synth 8-3332] Sequential element (\ICCIAR0_reg[1] ) is unused and will be removed from module Interrupt_Controller.
WARNING: [Synth 8-3332] Sequential element (\ICCIAR0_reg[0] ) is unused and will be removed from module Interrupt_Controller.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:02:15 . Memory (MB): peak = 633.816 ; gain = 457.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:02:17 . Memory (MB): peak = 637.414 ; gain = 461.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:02:18 . Memory (MB): peak = 637.414 ; gain = 461.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:02:18 . Memory (MB): peak = 637.414 ; gain = 461.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:02:18 . Memory (MB): peak = 637.414 ; gain = 461.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:02:18 . Memory (MB): peak = 637.414 ; gain = 461.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   129|
|3     |LUT1   |     8|
|4     |LUT2   |   803|
|5     |LUT3   |   413|
|6     |LUT4   |   628|
|7     |LUT5   |   782|
|8     |LUT6   |  3296|
|9     |MUXF7  |   169|
|10    |MUXF8  |    17|
|11    |FDCE   |   872|
|12    |FDPE   |    35|
|13    |FDRE   |  2684|
|14    |FDSE   |   411|
|15    |IBUF   |   118|
|16    |OBUF   |    35|
|17    |OBUFT  |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 10408|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:02:23 . Memory (MB): peak = 637.414 ; gain = 461.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:02:12 . Memory (MB): peak = 637.414 ; gain = 445.598
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:02:28 . Memory (MB): peak = 637.414 ; gain = 461.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Interrupt_Controller' is not ideal for floorplanning, since the cellview 'Interrupt_Controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:02:23 . Memory (MB): peak = 643.000 ; gain = 452.449
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.603 . Memory (MB): peak = 643.000 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 17 16:48:22 2018...
