xrun(64): 23.09-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.09-s006: Started on Dec 13, 2025 at 13:37:21 EST
xrun
	-64bit
	-v93
	-relax
	-access +rwc
	-elaborate
	-top tb_32bit_alu
	-cdslib cds.lib
	-logfile .//results/elaborate.log
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		tb_32bit_alu
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.alu_32bit:v <0x193e72a3>
			streams:   3, words:  1221
		worklib.tb_32bit_alu:v <0x0ecb957c>
			streams:   5, words:  7422
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		               Instances  Unique
		Modules:             226       7
		Registers:           100       5
		Scalar wires:        451       -
		Expanded wires:       68       3
		Vectored wires:        3       -
		Always blocks:        96       1
		Initial blocks:        1       1
		Cont. assignments:    35      15
		Pseudo assignments:   36       -
	Writing initial simulation snapshot: worklib.tb_32bit_alu:v
TOOL:	xrun(64)	23.09-s006: Exiting on Dec 13, 2025 at 13:37:21 EST  (total: 00:00:00)
