sim:/mips_tb/U_0/IFE/Instruction sim:/mips_tb/U_0/IFE/PC_plus_4_out sim:/mips_tb/U_0/IFE/Add_result sim:/mips_tb/U_0/IFE/Branch sim:/mips_tb/U_0/IFE/Zero sim:/mips_tb/U_0/IFE/PC_out sim:/mips_tb/U_0/IFE/clock sim:/mips_tb/U_0/IFE/reset sim:/mips_tb/U_0/IFE/PC sim:/mips_tb/U_0/IFE/PC_plus_4 sim:/mips_tb/U_0/IFE/next_PC sim:/mips_tb/U_0/IFE/Mem_Addr sim:/mips_tb/U_0/ID/read_data_1 sim:/mips_tb/U_0/ID/read_data_2 sim:/mips_tb/U_0/ID/Instruction sim:/mips_tb/U_0/ID/read_data sim:/mips_tb/U_0/ID/ALU_result sim:/mips_tb/U_0/ID/RegWrite sim:/mips_tb/U_0/ID/MemtoReg sim:/mips_tb/U_0/ID/RegDst sim:/mips_tb/U_0/ID/Sign_extend sim:/mips_tb/U_0/ID/clock sim:/mips_tb/U_0/ID/reset sim:/mips_tb/U_0/ID/register_array sim:/mips_tb/U_0/ID/write_register_address sim:/mips_tb/U_0/ID/write_data sim:/mips_tb/U_0/ID/read_register_1_address sim:/mips_tb/U_0/ID/read_register_2_address sim:/mips_tb/U_0/ID/write_register_address_1 sim:/mips_tb/U_0/ID/write_register_address_0 sim:/mips_tb/U_0/ID/Instruction_immediate_value sim:/mips_tb/U_0/CTL/Opcode sim:/mips_tb/U_0/CTL/RegDst sim:/mips_tb/U_0/CTL/ALUSrc sim:/mips_tb/U_0/CTL/MemtoReg sim:/mips_tb/U_0/CTL/RegWrite sim:/mips_tb/U_0/CTL/MemRead sim:/mips_tb/U_0/CTL/MemWrite sim:/mips_tb/U_0/CTL/Branch sim:/mips_tb/U_0/CTL/ALUop sim:/mips_tb/U_0/CTL/clock sim:/mips_tb/U_0/CTL/reset sim:/mips_tb/U_0/CTL/R_format sim:/mips_tb/U_0/CTL/Lw sim:/mips_tb/U_0/CTL/Sw sim:/mips_tb/U_0/CTL/Beq sim:/mips_tb/U_0/EXE/Read_data_1 sim:/mips_tb/U_0/EXE/Read_data_2 sim:/mips_tb/U_0/EXE/Sign_extend sim:/mips_tb/U_0/EXE/Function_opcode sim:/mips_tb/U_0/EXE/ALUOp sim:/mips_tb/U_0/EXE/ALUSrc sim:/mips_tb/U_0/EXE/Zero sim:/mips_tb/U_0/EXE/ALU_Result sim:/mips_tb/U_0/EXE/Add_Result sim:/mips_tb/U_0/EXE/PC_plus_4 sim:/mips_tb/U_0/EXE/clock sim:/mips_tb/U_0/EXE/reset sim:/mips_tb/U_0/EXE/Ainput sim:/mips_tb/U_0/EXE/Binput sim:/mips_tb/U_0/EXE/ALU_output_mux sim:/mips_tb/U_0/EXE/Branch_Add sim:/mips_tb/U_0/EXE/ALU_ctl sim:/mips_tb/U_0/MEM/read_data sim:/mips_tb/U_0/MEM/address sim:/mips_tb/U_0/MEM/write_data sim:/mips_tb/U_0/MEM/MemRead sim:/mips_tb/U_0/MEM/Memwrite sim:/mips_tb/U_0/MEM/clock sim:/mips_tb/U_0/MEM/reset sim:/mips_tb/U_0/MEM/write_clock sim:/mips_tb/U_1/clock sim:/mips_tb/U_1/reset 