Account,SystemC (20%),Verilog (60%),Error_Message,01_RTL,02_SYN,03_GATE,Cycle_Time,Latency,Syn_Area,Submiss_Date,Submiss_Time
DCS064,PASS,PASS,No_Error,O,O,O,20,24.0,45290.851551,2024/05/18,14:41:47
