entity ffjk is
  port (clk,J,K,P,C: in  BIT;
                  q: out BIT);
end ffjk;

architecture ckt of ffjk is

signal qS: BIT;

begin
  process(clk,P,C)
  begin
     if    P = '0' then qS <= '1';
     elsif C = '0' then qS <= '0';
     elsif clk = '1' and clk'EVENT then
       if    J = '1' and K = '1' then qS <= not qS;
       elsif J = '1' and K = '0' then qS <= '1';
       elsif J = '0' and K = '1' then qS <= '0';
       end if;
     end if;
   end process;
q <= qS;

end ckt;
