Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 12 15:39:20 2018
| Host         : ASUS-K556URK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_geral_wrapper_control_sets_placed.rpt
| Design       : design_geral_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   121 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            1 |
|      8 |           11 |
|     10 |            1 |
|     12 |            3 |
|     14 |            1 |
|    16+ |          100 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             904 |          165 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             326 |           71 |
| Yes          | No                    | No                     |             884 |          111 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1912 |          396 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                            Enable Signal                                                                           |                                                               Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                         |                1 |              2 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                         |                1 |              2 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                 |                1 |              2 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                  |                1 |              2 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                              |                1 |              4 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/axi_arready0                                                                                           | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                1 |              8 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/axi_awready0                                                                                           | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                1 |              8 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              8 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                2 |              8 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                3 |              8 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                    | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              8 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/createTask_in_i_2_n_0                                                                                  | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/createTask_in_i_1_n_0                                                            |                1 |              8 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/E[0]                                                                                               | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                2 |              8 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/we_cmdlist                                                                                                               | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                1 |              8 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                              | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                             |                1 |              8 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                | design_geral_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                             |                2 |              8 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |             10 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_geral_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |             12 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                        |                2 |             12 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/priority_in[5]_i_1_n_0                                                                                 | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                3 |             12 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                             |                2 |             14 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/schdlr/addrNextTask[7]_i_1_n_0                                                                                                     | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                4 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/schdlr/last_taskstrt[7]_i_1_n_0                                                                                                    | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/schdlr/addrcurrentTask[7]_i_1_n_0                                                                                                  | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                4 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/valueDelay_in[15]_i_1_n_0                                                                              | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                3 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/valueDelay_in[31]_i_1_n_0                                                                              | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/valueDelay_in[23]_i_1_n_0                                                                              | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/valueDelay_in[7]_i_1_n_0                                                                               | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/addr_tostrt[7]_i_1_n_0                                                                                      | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                5 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/p_1_in[7]                                                                                              | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                3 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/p_0_out[7]                                                                                             | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/p_1_in[31]                                                                                             | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                1 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                              | design_geral_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                             |                3 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/p_1_in[15]                                                                                             | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                1 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/p_1_in[23]                                                                                             | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in[7]_i_1_n_0                                                                              | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerTaskID_in[7]_i_1_n_0                                                                              | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in[15]_i_1_n_0                                                                             | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                4 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in[31]_i_1_n_0                                                                             | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in[23]_i_1_n_0                                                                             | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                4 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerID_in[7]_i_1_n_0                                                                                  | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                              |                4 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                              |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                             | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                              |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                             | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                             | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                3 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                              | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                2 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/addr_lastTimer[7]_i_1_n_0                                                                                       | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                8 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/addr_firstTimer[7]_i_1_n_0                                                                                      | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                3 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/nextadrr_reg                                                                                                    | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                4 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/nexttimer_reg                                                                                                   | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                5 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/prevtimer_reg                                                                                                   | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                7 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/reloadTimerID                                                                                                   |                                                                                                                                              |                1 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                              |                3 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/prevdelaylist_reg[7]_i_1_n_0                                                                                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                8 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/nextadrr_reg                                                                                                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                3 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/nextdelaylist_reg[7]_i_1_n_0                                                                                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                6 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/addr_toend[7]_i_1_n_0                                                                                       | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                3 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/idTmr_reg_reg[7]_0[0]                                                                                           | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                1 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state_reg_n_0_[0]                                                                                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                4 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/addr_strtlist[7]_i_1_n_0                                                                                    | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                4 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/insreadylist_out0                                                                                           | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                3 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/endptr_reg_1                                                                                       |                                                                                                                                              |                4 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addr_enqueue_reg[0][0]                                                                             | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                4 |             16 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                              | design_geral_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                             |                3 |             18 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/FSM_onehot_state[8]_i_1_n_0                                                                                 | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |                5 |             18 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                             |                4 |             22 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                             |                5 |             24 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                             |                                                                                                                                              |                8 |             24 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/FSM_onehot_state_list[11]_i_1_n_0                                                                               | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                7 |             24 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             26 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                              |                4 |             26 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                              |                2 |             28 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                              |                2 |             28 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                              |                7 |             30 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/addrinfonew_reg                                                                                                 | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                9 |             32 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                              |                3 |             32 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                              |                8 |             34 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                              |                5 |             34 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |               11 |             36 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             40 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |               15 |             50 |
|  design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/interrupt |                                                                                                                                                                    |                                                                                                                                              |                8 |             64 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we                                                                                                 |                                                                                                                                              |                8 |             64 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                             |               32 |             64 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                        | design_geral_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                             |                6 |             64 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                          | design_geral_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                             |                5 |             64 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                         | design_geral_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                             |               10 |             64 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                       | design_geral_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                             |               12 |             64 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/p_0_in4_in                                                                                                      | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |                8 |             64 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/resumeTMRTask_out0                                                                                              | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |               12 |             64 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                        | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |               12 |             64 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                        | design_geral_i/timers_ip_0/inst/timers_module_inst/SR[0]                                                                                     |               21 |             64 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                              |               10 |             68 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                              |                9 |             70 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                             | design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/data_cmdlist_reg[11]_0                                                           |                6 |             76 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/valuedelay_reg                                                                                              | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |               17 |             80 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/previtemlist_reg                                                                                   | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |               18 |             80 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                              |               10 |             88 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                              |               10 |             88 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                              |                9 |             88 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                              |                8 |             88 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                              |                8 |             94 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                              |                9 |             94 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrtcb_reg_0                                                                                      | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |               38 |            108 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    | design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               16 |            122 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/E[0]                                                                                               | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/SR[0]                                                                |               22 |            126 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_12_12_i_1_n_0                       |                                                                                                                                              |               16 |            128 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/we_cmdlist                                                                                                               |                                                                                                                                              |                9 |            144 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0                       |                                                                                                                                              |               32 |            256 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_32_32_i_1_n_0                     |                                                                                                                                              |               32 |            256 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/timerslist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0                     |                                                                                                                                              |               48 |            384 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0                         |                                                                                                                                              |               48 |            384 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0                   |                                                                                                                                              |               48 |            384 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0                 |                                                                                                                                              |               48 |            384 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/timers_ip_0/inst/timers_module_inst/timerslist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0                       |                                                                                                                                              |               48 |            384 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0                    |                                                                                                                                              |               54 |            432 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                | design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0                  |                                                                                                                                              |               54 |            432 |
|  design_geral_i/processing_system7_0/inst/FCLK_CLK0                |                                                                                                                                                                    |                                                                                                                                              |              158 |            842 |
+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


