Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov  8 21:58:51 2022
| Host         : LAPTOP-NVLKKFTU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file c906_top_timing_summary_routed.rpt -pb c906_top_timing_summary_routed.pb -rpx c906_top_timing_summary_routed.rpx -warn_on_violation
| Design       : c906_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1017)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2609)
5. checking no_input_delay (13)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1017)
---------------------------
 There are 115 register/latch pins with no clock driven by root clock pin: jtg_clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[32]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[33]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[34]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[35]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[36]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[37]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[38]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_paddr_reg[39]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_psel_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_soc/x_apb/x_apb_bridge/apb_xx_pwrite_reg/Q (HIGH)

 There are 812 register/latch pins with no clock driven by root clock pin: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/sys_apb_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2609)
---------------------------------------------------
 There are 2609 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.618  -105183.188                  44456                77111        0.076        0.000                      0                77111        1.732        0.000                       0                 29751  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.618  -103418.961                  41755                64220        0.076        0.000                      0                64220        1.732        0.000                       0                 29751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             -3.445    -1764.228                   2701                12891        0.132        0.000                      0                12891  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        41755  Failing Endpoints,  Worst Slack       -5.618ns,  Total Violation  -103418.963ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.618ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.338ns  (logic 1.682ns (16.270%)  route 8.656ns (83.730%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 9.480 - 5.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.554     4.852    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_BUFG
    SLICE_X59Y80         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.204     5.056 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/Q
                         net (fo=11, routed)          0.581     5.636    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1_repN_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.126     5.762 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/i___34_i_13/O
                         net (fo=35, routed)          0.685     6.447    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_5
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.043     6.490 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry_i_12__1/O
                         net (fo=1, routed)           0.360     6.850    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_1
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.043     6.893 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1/O
                         net (fo=1, routed)           0.748     7.641    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.891 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.997 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.050 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.050    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.103 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.103    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.156 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.156    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.209 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.210    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.263 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.741     9.003    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.043     9.046 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2/O
                         net (fo=2, routed)           0.541     9.587    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.630 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___162_i_9/O
                         net (fo=1, routed)           0.445    10.075    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.043    10.118 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_5/O
                         net (fo=3, routed)           0.519    10.637    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X68Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.680 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.384    11.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X72Y77         LUT6 (Prop_lut6_I5_O)        0.043    11.108 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.221    11.328    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X72Y78         LUT3 (Prop_lut3_I2_O)        0.043    11.371 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=24, routed)          0.141    11.512    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.043    11.555 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=11, routed)          0.353    11.908    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y77         LUT4 (Prop_lut4_I2_O)        0.043    11.951 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_3__0/O
                         net (fo=18, routed)          0.235    12.186    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X77Y77         LUT2 (Prop_lut2_I1_O)        0.043    12.229 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173/O
                         net (fo=1, routed)           0.199    12.428    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    12.471 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3/O
                         net (fo=1, routed)           0.261    12.732    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I0_O)        0.043    12.775 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2/O
                         net (fo=1, routed)           0.352    13.127    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2_n_0
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.043    13.170 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323/O
                         net (fo=34, routed)          0.570    13.740    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X74Y73         LUT6 (Prop_lut6_I2_O)        0.043    13.783 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11/O
                         net (fo=8, routed)           0.326    14.109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.043    14.152 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1/O
                         net (fo=12, routed)          0.475    14.627    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X65Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.670 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__4/O
                         net (fo=25, routed)          0.520    15.190    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/E[0]
    SLICE_X55Y70         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.421     9.480    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/clk_BUFG
    SLICE_X55Y70         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[1]/C
                         clock pessimism              0.328     9.809    
                         clock uncertainty           -0.035     9.773    
    SLICE_X55Y70         FDCE (Setup_fdce_C_CE)      -0.201     9.572    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[1]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                         -15.190    
  -------------------------------------------------------------------
                         slack                                 -5.618    

Slack (VIOLATED) :        -5.618ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.338ns  (logic 1.682ns (16.270%)  route 8.656ns (83.730%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 9.480 - 5.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.554     4.852    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_BUFG
    SLICE_X59Y80         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.204     5.056 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/Q
                         net (fo=11, routed)          0.581     5.636    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1_repN_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.126     5.762 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/i___34_i_13/O
                         net (fo=35, routed)          0.685     6.447    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_5
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.043     6.490 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry_i_12__1/O
                         net (fo=1, routed)           0.360     6.850    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_1
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.043     6.893 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1/O
                         net (fo=1, routed)           0.748     7.641    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.891 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.997 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.050 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.050    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.103 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.103    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.156 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.156    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.209 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.210    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.263 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.741     9.003    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.043     9.046 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2/O
                         net (fo=2, routed)           0.541     9.587    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.630 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___162_i_9/O
                         net (fo=1, routed)           0.445    10.075    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.043    10.118 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_5/O
                         net (fo=3, routed)           0.519    10.637    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X68Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.680 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.384    11.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X72Y77         LUT6 (Prop_lut6_I5_O)        0.043    11.108 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.221    11.328    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X72Y78         LUT3 (Prop_lut3_I2_O)        0.043    11.371 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=24, routed)          0.141    11.512    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.043    11.555 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=11, routed)          0.353    11.908    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y77         LUT4 (Prop_lut4_I2_O)        0.043    11.951 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_3__0/O
                         net (fo=18, routed)          0.235    12.186    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X77Y77         LUT2 (Prop_lut2_I1_O)        0.043    12.229 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173/O
                         net (fo=1, routed)           0.199    12.428    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    12.471 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3/O
                         net (fo=1, routed)           0.261    12.732    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I0_O)        0.043    12.775 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2/O
                         net (fo=1, routed)           0.352    13.127    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2_n_0
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.043    13.170 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323/O
                         net (fo=34, routed)          0.570    13.740    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X74Y73         LUT6 (Prop_lut6_I2_O)        0.043    13.783 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11/O
                         net (fo=8, routed)           0.326    14.109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.043    14.152 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1/O
                         net (fo=12, routed)          0.475    14.627    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X65Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.670 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__4/O
                         net (fo=25, routed)          0.520    15.190    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/E[0]
    SLICE_X55Y70         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.421     9.480    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/clk_BUFG
    SLICE_X55Y70         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[5]/C
                         clock pessimism              0.328     9.809    
                         clock uncertainty           -0.035     9.773    
    SLICE_X55Y70         FDCE (Setup_fdce_C_CE)      -0.201     9.572    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[5]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                         -15.190    
  -------------------------------------------------------------------
                         slack                                 -5.618    

Slack (VIOLATED) :        -5.610ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.334ns  (logic 1.682ns (16.277%)  route 8.652ns (83.723%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.483ns = ( 9.483 - 5.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.554     4.852    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_BUFG
    SLICE_X59Y80         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.204     5.056 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/Q
                         net (fo=11, routed)          0.581     5.636    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1_repN_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.126     5.762 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/i___34_i_13/O
                         net (fo=35, routed)          0.685     6.447    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_5
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.043     6.490 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry_i_12__1/O
                         net (fo=1, routed)           0.360     6.850    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_1
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.043     6.893 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1/O
                         net (fo=1, routed)           0.748     7.641    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.891 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.997 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.050 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.050    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.103 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.103    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.156 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.156    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.209 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.210    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.263 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.741     9.003    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.043     9.046 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2/O
                         net (fo=2, routed)           0.541     9.587    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.630 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___162_i_9/O
                         net (fo=1, routed)           0.445    10.075    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.043    10.118 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_5/O
                         net (fo=3, routed)           0.519    10.637    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X68Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.680 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.384    11.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X72Y77         LUT6 (Prop_lut6_I5_O)        0.043    11.108 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.221    11.328    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X72Y78         LUT3 (Prop_lut3_I2_O)        0.043    11.371 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=24, routed)          0.141    11.512    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.043    11.555 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=11, routed)          0.353    11.908    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y77         LUT4 (Prop_lut4_I2_O)        0.043    11.951 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_3__0/O
                         net (fo=18, routed)          0.235    12.186    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X77Y77         LUT2 (Prop_lut2_I1_O)        0.043    12.229 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173/O
                         net (fo=1, routed)           0.199    12.428    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    12.471 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3/O
                         net (fo=1, routed)           0.261    12.732    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I0_O)        0.043    12.775 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2/O
                         net (fo=1, routed)           0.352    13.127    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2_n_0
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.043    13.170 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323/O
                         net (fo=34, routed)          0.570    13.740    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X74Y73         LUT6 (Prop_lut6_I2_O)        0.043    13.783 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11/O
                         net (fo=8, routed)           0.326    14.109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.043    14.152 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1/O
                         net (fo=12, routed)          0.504    14.656    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.699 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__5/O
                         net (fo=25, routed)          0.486    15.185    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/E[0]
    SLICE_X59Y66         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.424     9.483    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/clk_BUFG
    SLICE_X59Y66         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[19]/C
                         clock pessimism              0.328     9.812    
                         clock uncertainty           -0.035     9.776    
    SLICE_X59Y66         FDCE (Setup_fdce_C_CE)      -0.201     9.575    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[19]
  -------------------------------------------------------------------
                         required time                          9.575    
                         arrival time                         -15.185    
  -------------------------------------------------------------------
                         slack                                 -5.610    

Slack (VIOLATED) :        -5.551ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.297ns  (logic 1.682ns (16.336%)  route 8.615ns (83.664%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 9.482 - 5.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.554     4.852    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_BUFG
    SLICE_X59Y80         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.204     5.056 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/Q
                         net (fo=11, routed)          0.581     5.636    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1_repN_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.126     5.762 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/i___34_i_13/O
                         net (fo=35, routed)          0.685     6.447    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_5
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.043     6.490 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry_i_12__1/O
                         net (fo=1, routed)           0.360     6.850    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_1
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.043     6.893 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1/O
                         net (fo=1, routed)           0.748     7.641    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.891 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.997 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.050 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.050    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.103 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.103    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.156 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.156    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.209 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.210    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.263 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.741     9.003    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.043     9.046 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2/O
                         net (fo=2, routed)           0.541     9.587    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.630 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___162_i_9/O
                         net (fo=1, routed)           0.445    10.075    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.043    10.118 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_5/O
                         net (fo=3, routed)           0.519    10.637    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X68Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.680 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.384    11.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X72Y77         LUT6 (Prop_lut6_I5_O)        0.043    11.108 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.221    11.328    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X72Y78         LUT3 (Prop_lut3_I2_O)        0.043    11.371 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=24, routed)          0.141    11.512    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.043    11.555 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=11, routed)          0.353    11.908    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y77         LUT4 (Prop_lut4_I2_O)        0.043    11.951 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_3__0/O
                         net (fo=18, routed)          0.235    12.186    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X77Y77         LUT2 (Prop_lut2_I1_O)        0.043    12.229 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173/O
                         net (fo=1, routed)           0.199    12.428    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    12.471 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3/O
                         net (fo=1, routed)           0.261    12.732    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I0_O)        0.043    12.775 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2/O
                         net (fo=1, routed)           0.352    13.127    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2_n_0
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.043    13.170 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323/O
                         net (fo=34, routed)          0.570    13.740    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X74Y73         LUT6 (Prop_lut6_I2_O)        0.043    13.783 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11/O
                         net (fo=8, routed)           0.326    14.109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.043    14.152 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1/O
                         net (fo=12, routed)          0.475    14.627    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.670 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__6/O
                         net (fo=25, routed)          0.478    15.148    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/E[0]
    SLICE_X58Y67         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.423     9.482    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/clk_BUFG
    SLICE_X58Y67         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[2]/C
                         clock pessimism              0.328     9.811    
                         clock uncertainty           -0.035     9.775    
    SLICE_X58Y67         FDCE (Setup_fdce_C_CE)      -0.178     9.597    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[2]
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                         -15.148    
  -------------------------------------------------------------------
                         slack                                 -5.551    

Slack (VIOLATED) :        -5.551ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.297ns  (logic 1.682ns (16.336%)  route 8.615ns (83.664%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 9.482 - 5.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.554     4.852    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_BUFG
    SLICE_X59Y80         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.204     5.056 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/Q
                         net (fo=11, routed)          0.581     5.636    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1_repN_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.126     5.762 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/i___34_i_13/O
                         net (fo=35, routed)          0.685     6.447    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_5
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.043     6.490 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry_i_12__1/O
                         net (fo=1, routed)           0.360     6.850    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_1
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.043     6.893 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1/O
                         net (fo=1, routed)           0.748     7.641    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.891 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.997 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.050 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.050    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.103 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.103    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.156 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.156    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.209 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.210    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.263 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.741     9.003    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.043     9.046 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2/O
                         net (fo=2, routed)           0.541     9.587    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.630 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___162_i_9/O
                         net (fo=1, routed)           0.445    10.075    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.043    10.118 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_5/O
                         net (fo=3, routed)           0.519    10.637    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X68Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.680 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.384    11.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X72Y77         LUT6 (Prop_lut6_I5_O)        0.043    11.108 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.221    11.328    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X72Y78         LUT3 (Prop_lut3_I2_O)        0.043    11.371 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=24, routed)          0.141    11.512    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.043    11.555 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=11, routed)          0.353    11.908    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y77         LUT4 (Prop_lut4_I2_O)        0.043    11.951 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_3__0/O
                         net (fo=18, routed)          0.235    12.186    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X77Y77         LUT2 (Prop_lut2_I1_O)        0.043    12.229 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173/O
                         net (fo=1, routed)           0.199    12.428    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    12.471 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3/O
                         net (fo=1, routed)           0.261    12.732    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I0_O)        0.043    12.775 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2/O
                         net (fo=1, routed)           0.352    13.127    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2_n_0
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.043    13.170 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323/O
                         net (fo=34, routed)          0.570    13.740    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X74Y73         LUT6 (Prop_lut6_I2_O)        0.043    13.783 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11/O
                         net (fo=8, routed)           0.326    14.109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.043    14.152 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1/O
                         net (fo=12, routed)          0.475    14.627    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.670 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__6/O
                         net (fo=25, routed)          0.478    15.148    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/E[0]
    SLICE_X58Y67         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.423     9.482    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/clk_BUFG
    SLICE_X58Y67         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[7]/C
                         clock pessimism              0.328     9.811    
                         clock uncertainty           -0.035     9.775    
    SLICE_X58Y67         FDCE (Setup_fdce_C_CE)      -0.178     9.597    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[7]
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                         -15.148    
  -------------------------------------------------------------------
                         slack                                 -5.551    

Slack (VIOLATED) :        -5.551ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_pred_taken_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.297ns  (logic 1.682ns (16.336%)  route 8.615ns (83.664%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 9.482 - 5.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.554     4.852    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_BUFG
    SLICE_X59Y80         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.204     5.056 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/Q
                         net (fo=11, routed)          0.581     5.636    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1_repN_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.126     5.762 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/i___34_i_13/O
                         net (fo=35, routed)          0.685     6.447    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_5
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.043     6.490 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry_i_12__1/O
                         net (fo=1, routed)           0.360     6.850    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_1
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.043     6.893 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1/O
                         net (fo=1, routed)           0.748     7.641    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.891 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.997 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.050 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.050    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.103 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.103    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.156 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.156    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.209 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.210    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.263 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.741     9.003    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.043     9.046 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2/O
                         net (fo=2, routed)           0.541     9.587    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.630 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___162_i_9/O
                         net (fo=1, routed)           0.445    10.075    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.043    10.118 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_5/O
                         net (fo=3, routed)           0.519    10.637    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X68Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.680 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.384    11.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X72Y77         LUT6 (Prop_lut6_I5_O)        0.043    11.108 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.221    11.328    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X72Y78         LUT3 (Prop_lut3_I2_O)        0.043    11.371 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=24, routed)          0.141    11.512    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.043    11.555 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=11, routed)          0.353    11.908    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y77         LUT4 (Prop_lut4_I2_O)        0.043    11.951 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_3__0/O
                         net (fo=18, routed)          0.235    12.186    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X77Y77         LUT2 (Prop_lut2_I1_O)        0.043    12.229 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173/O
                         net (fo=1, routed)           0.199    12.428    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    12.471 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3/O
                         net (fo=1, routed)           0.261    12.732    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I0_O)        0.043    12.775 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2/O
                         net (fo=1, routed)           0.352    13.127    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2_n_0
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.043    13.170 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323/O
                         net (fo=34, routed)          0.570    13.740    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X74Y73         LUT6 (Prop_lut6_I2_O)        0.043    13.783 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11/O
                         net (fo=8, routed)           0.326    14.109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.043    14.152 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1/O
                         net (fo=12, routed)          0.475    14.627    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.670 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__6/O
                         net (fo=25, routed)          0.478    15.148    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/E[0]
    SLICE_X58Y67         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_pred_taken_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.423     9.482    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/clk_BUFG
    SLICE_X58Y67         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_pred_taken_reg[0]/C
                         clock pessimism              0.328     9.811    
                         clock uncertainty           -0.035     9.775    
    SLICE_X58Y67         FDCE (Setup_fdce_C_CE)      -0.178     9.597    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_pred_taken_reg[0]
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                         -15.148    
  -------------------------------------------------------------------
                         slack                                 -5.551    

Slack (VIOLATED) :        -5.543ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.265ns  (logic 1.682ns (16.387%)  route 8.583ns (83.613%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 9.481 - 5.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.554     4.852    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_BUFG
    SLICE_X59Y80         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.204     5.056 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/Q
                         net (fo=11, routed)          0.581     5.636    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1_repN_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.126     5.762 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/i___34_i_13/O
                         net (fo=35, routed)          0.685     6.447    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_5
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.043     6.490 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry_i_12__1/O
                         net (fo=1, routed)           0.360     6.850    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_1
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.043     6.893 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1/O
                         net (fo=1, routed)           0.748     7.641    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.891 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.997 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.050 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.050    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.103 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.103    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.156 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.156    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.209 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.210    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.263 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.741     9.003    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.043     9.046 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2/O
                         net (fo=2, routed)           0.541     9.587    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.630 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___162_i_9/O
                         net (fo=1, routed)           0.445    10.075    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.043    10.118 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_5/O
                         net (fo=3, routed)           0.519    10.637    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X68Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.680 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.384    11.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X72Y77         LUT6 (Prop_lut6_I5_O)        0.043    11.108 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.221    11.328    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X72Y78         LUT3 (Prop_lut3_I2_O)        0.043    11.371 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=24, routed)          0.141    11.512    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.043    11.555 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=11, routed)          0.353    11.908    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y77         LUT4 (Prop_lut4_I2_O)        0.043    11.951 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_3__0/O
                         net (fo=18, routed)          0.235    12.186    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X77Y77         LUT2 (Prop_lut2_I1_O)        0.043    12.229 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173/O
                         net (fo=1, routed)           0.199    12.428    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    12.471 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3/O
                         net (fo=1, routed)           0.261    12.732    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I0_O)        0.043    12.775 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2/O
                         net (fo=1, routed)           0.352    13.127    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2_n_0
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.043    13.170 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323/O
                         net (fo=34, routed)          0.570    13.740    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X74Y73         LUT6 (Prop_lut6_I2_O)        0.043    13.783 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11/O
                         net (fo=8, routed)           0.326    14.109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.043    14.152 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1/O
                         net (fo=12, routed)          0.475    14.627    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.670 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__6/O
                         net (fo=25, routed)          0.446    15.116    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/E[0]
    SLICE_X59Y69         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.422     9.481    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/clk_BUFG
    SLICE_X59Y69         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[0]/C
                         clock pessimism              0.328     9.810    
                         clock uncertainty           -0.035     9.774    
    SLICE_X59Y69         FDCE (Setup_fdce_C_CE)      -0.201     9.573    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[0]
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 -5.543    

Slack (VIOLATED) :        -5.543ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.265ns  (logic 1.682ns (16.387%)  route 8.583ns (83.613%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 9.481 - 5.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.554     4.852    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_BUFG
    SLICE_X59Y80         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.204     5.056 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/Q
                         net (fo=11, routed)          0.581     5.636    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1_repN_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.126     5.762 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/i___34_i_13/O
                         net (fo=35, routed)          0.685     6.447    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_5
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.043     6.490 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry_i_12__1/O
                         net (fo=1, routed)           0.360     6.850    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_1
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.043     6.893 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1/O
                         net (fo=1, routed)           0.748     7.641    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.891 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.997 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.050 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.050    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.103 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.103    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.156 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.156    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.209 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.210    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.263 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.741     9.003    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.043     9.046 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2/O
                         net (fo=2, routed)           0.541     9.587    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.630 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___162_i_9/O
                         net (fo=1, routed)           0.445    10.075    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.043    10.118 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_5/O
                         net (fo=3, routed)           0.519    10.637    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X68Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.680 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.384    11.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X72Y77         LUT6 (Prop_lut6_I5_O)        0.043    11.108 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.221    11.328    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X72Y78         LUT3 (Prop_lut3_I2_O)        0.043    11.371 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=24, routed)          0.141    11.512    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.043    11.555 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=11, routed)          0.353    11.908    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y77         LUT4 (Prop_lut4_I2_O)        0.043    11.951 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_3__0/O
                         net (fo=18, routed)          0.235    12.186    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X77Y77         LUT2 (Prop_lut2_I1_O)        0.043    12.229 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173/O
                         net (fo=1, routed)           0.199    12.428    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    12.471 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3/O
                         net (fo=1, routed)           0.261    12.732    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I0_O)        0.043    12.775 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2/O
                         net (fo=1, routed)           0.352    13.127    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2_n_0
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.043    13.170 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323/O
                         net (fo=34, routed)          0.570    13.740    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X74Y73         LUT6 (Prop_lut6_I2_O)        0.043    13.783 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11/O
                         net (fo=8, routed)           0.326    14.109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.043    14.152 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1/O
                         net (fo=12, routed)          0.475    14.627    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.670 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__6/O
                         net (fo=25, routed)          0.446    15.116    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/E[0]
    SLICE_X59Y69         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.422     9.481    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/clk_BUFG
    SLICE_X59Y69         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[16]/C
                         clock pessimism              0.328     9.810    
                         clock uncertainty           -0.035     9.774    
    SLICE_X59Y69         FDCE (Setup_fdce_C_CE)      -0.201     9.573    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[16]
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 -5.543    

Slack (VIOLATED) :        -5.543ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.265ns  (logic 1.682ns (16.387%)  route 8.583ns (83.613%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 9.481 - 5.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.554     4.852    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_BUFG
    SLICE_X59Y80         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.204     5.056 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/Q
                         net (fo=11, routed)          0.581     5.636    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1_repN_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.126     5.762 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/i___34_i_13/O
                         net (fo=35, routed)          0.685     6.447    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_5
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.043     6.490 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry_i_12__1/O
                         net (fo=1, routed)           0.360     6.850    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_1
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.043     6.893 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1/O
                         net (fo=1, routed)           0.748     7.641    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.891 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.997 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.050 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.050    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.103 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.103    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.156 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.156    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.209 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.210    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.263 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.741     9.003    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.043     9.046 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2/O
                         net (fo=2, routed)           0.541     9.587    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.630 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___162_i_9/O
                         net (fo=1, routed)           0.445    10.075    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.043    10.118 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_5/O
                         net (fo=3, routed)           0.519    10.637    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X68Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.680 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.384    11.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X72Y77         LUT6 (Prop_lut6_I5_O)        0.043    11.108 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.221    11.328    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X72Y78         LUT3 (Prop_lut3_I2_O)        0.043    11.371 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=24, routed)          0.141    11.512    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.043    11.555 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=11, routed)          0.353    11.908    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y77         LUT4 (Prop_lut4_I2_O)        0.043    11.951 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_3__0/O
                         net (fo=18, routed)          0.235    12.186    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X77Y77         LUT2 (Prop_lut2_I1_O)        0.043    12.229 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173/O
                         net (fo=1, routed)           0.199    12.428    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    12.471 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3/O
                         net (fo=1, routed)           0.261    12.732    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I0_O)        0.043    12.775 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2/O
                         net (fo=1, routed)           0.352    13.127    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2_n_0
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.043    13.170 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323/O
                         net (fo=34, routed)          0.570    13.740    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X74Y73         LUT6 (Prop_lut6_I2_O)        0.043    13.783 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11/O
                         net (fo=8, routed)           0.326    14.109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.043    14.152 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1/O
                         net (fo=12, routed)          0.475    14.627    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.670 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__6/O
                         net (fo=25, routed)          0.446    15.116    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/E[0]
    SLICE_X59Y69         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.422     9.481    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/clk_BUFG
    SLICE_X59Y69         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[20]/C
                         clock pessimism              0.328     9.810    
                         clock uncertainty           -0.035     9.774    
    SLICE_X59Y69         FDCE (Setup_fdce_C_CE)      -0.201     9.573    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[20]
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 -5.543    

Slack (VIOLATED) :        -5.543ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.265ns  (logic 1.682ns (16.387%)  route 8.583ns (83.613%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 9.481 - 5.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.554     4.852    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/clk_BUFG
    SLICE_X59Y80         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.204     5.056 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_1/Q
                         net (fo=11, routed)          0.581     5.636    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1_repN_1
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.126     5.762 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/i___34_i_13/O
                         net (fo=35, routed)          0.685     6.447    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_5
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.043     6.490 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/exe0_greater_than_tdata2_carry_i_12__1/O
                         net (fo=1, routed)           0.360     6.850    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_1
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.043     6.893 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1/O
                         net (fo=1, routed)           0.748     7.641    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_i_3__1_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.891 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.944 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.944    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__0_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.997 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.997    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__1_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.050 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.050    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__2_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.103 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.103    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__3_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.156 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.156    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__4_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.209 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5/CO[3]
                         net (fo=1, routed)           0.001     8.210    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__5_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.263 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6/CO[3]
                         net (fo=1, routed)           0.741     9.003    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_greater_than_tdata2_carry__6_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I1_O)        0.043     9.046 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2/O
                         net (fo=2, routed)           0.541     9.587    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/exe0_match_i_4__2_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.630 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_2/i___162_i_9/O
                         net (fo=1, routed)           0.445    10.075    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/exe_cycle2_cannot_hit_reg_3
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.043    10.118 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_5/O
                         net (fo=3, routed)           0.519    10.637    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_2
    SLICE_X68Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.680 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/i___23_i_5__0/O
                         net (fo=1, routed)           0.384    11.065    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/chgflw_pc_ff_reg[0]_2
    SLICE_X72Y77         LUT6 (Prop_lut6_I5_O)        0.043    11.108 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/i___23_i_2/O
                         net (fo=14, routed)          0.221    11.328    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/entry_pgflt_reg
    SLICE_X72Y78         LUT3 (Prop_lut3_I2_O)        0.043    11.371 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i___270_i_1/O
                         net (fo=24, routed)          0.141    11.512    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_pgflt_reg_2
    SLICE_X72Y78         LUT5 (Prop_lut5_I4_O)        0.043    11.555 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_acc_err_i_3__0/O
                         net (fo=11, routed)          0.353    11.908    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/ipack_ibuf_inst_vld
    SLICE_X75Y77         LUT4 (Prop_lut4_I2_O)        0.043    11.951 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/x_aq_dtu_mcontrol_output_select/x_aq_dtu_mcontrol_0/i___162_i_3__0/O
                         net (fo=18, routed)          0.235    12.186    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/ifu_idu_id_inst_vld
    SLICE_X77Y77         LUT2 (Prop_lut2_I1_O)        0.043    12.229 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173/O
                         net (fo=1, routed)           0.199    12.428    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___173_n_0
    SLICE_X78Y77         LUT6 (Prop_lut6_I1_O)        0.043    12.471 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3/O
                         net (fo=1, routed)           0.261    12.732    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_3_n_0
    SLICE_X79Y77         LUT6 (Prop_lut6_I0_O)        0.043    12.775 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2/O
                         net (fo=1, routed)           0.352    13.127    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323_i_2_n_0
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.043    13.170 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323/O
                         net (fo=34, routed)          0.570    13.740    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/D[0]
    SLICE_X74Y73         LUT6 (Prop_lut6_I2_O)        0.043    13.783 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11/O
                         net (fo=8, routed)           0.326    14.109    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I5_O)        0.043    14.152 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1/O
                         net (fo=12, routed)          0.475    14.627    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I1_O)        0.043    14.670 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_1__6/O
                         net (fo=25, routed)          0.446    15.116    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/E[0]
    SLICE_X59Y69         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.422     9.481    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/clk_BUFG
    SLICE_X59Y69         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[4]/C
                         clock pessimism              0.328     9.810    
                         clock uncertainty           -0.035     9.774    
    SLICE_X59Y69         FDCE (Setup_fdce_C_CE)      -0.201     9.573    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_halt_info_reg[4]
  -------------------------------------------------------------------
                         required time                          9.573    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                 -5.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_div/div_quotient_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_div/div_quotient_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.146ns (48.228%)  route 0.157ns (51.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.698     2.195    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_div/clk_BUFG
    SLICE_X136Y99        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_div/div_quotient_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y99        FDRE (Prop_fdre_C_Q)         0.118     2.313 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_div/div_quotient_reg_reg[10]/Q
                         net (fo=5, routed)           0.157     2.470    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_div/div_quotient_reg[10]
    SLICE_X136Y100       LUT5 (Prop_lut5_I0_O)        0.028     2.498 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_div/div_quotient_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.498    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_div/div_quotient_reg[12]_i_1_n_0
    SLICE_X136Y100       FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_div/div_quotient_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.154     1.624    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.866     2.520    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_div/clk_BUFG
    SLICE_X136Y100       FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_div/div_quotient_reg_reg[12]/C
                         clock pessimism             -0.184     2.335    
    SLICE_X136Y100       FDRE (Hold_fdre_C_D)         0.087     2.422    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_div/div_quotient_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_bju/bju_pcgen_pc_39_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_ld_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.205%)  route 0.207ns (61.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.638     2.135    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_bju/clk_BUFG
    SLICE_X79Y85         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_bju/bju_pcgen_pc_39_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y85         FDRE (Prop_fdre_C_Q)         0.100     2.235 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_iu_top/x_aq_iu_bju/bju_pcgen_pc_39_1_reg[2]/Q
                         net (fo=7, routed)           0.207     2.442    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_ag/ag_req_buffer_pc_reg[15]_1[2]
    SLICE_X80Y82         LUT3 (Prop_lut3_I2_O)        0.028     2.470 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_ag/dc_ld_pc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.470    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_ld_pc_reg[15]_1[2]
    SLICE_X80Y82         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_ld_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.154     1.624    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.878     2.532    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/clk_BUFG
    SLICE_X80Y82         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_ld_pc_reg[3]/C
                         clock pessimism             -0.204     2.327    
    SLICE_X80Y82         FDRE (Hold_fdre_C_D)         0.060     2.387    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_ld_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex3_mac_expnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.177ns (42.176%)  route 0.243ns (57.824%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.663     2.160    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/clk_BUFG
    SLICE_X115Y50        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex3_mac_expnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y50        FDRE (Prop_fdre_C_Q)         0.100     2.260 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex3_mac_expnt_reg[11]/Q
                         net (fo=3, routed)           0.243     2.503    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex3_mac_expnt[11]
    SLICE_X119Y49        LUT1 (Prop_lut1_I0_O)        0.028     2.531 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt[11]_i_2/O
                         net (fo=1, routed)           0.000     2.531    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt[11]_i_2_n_0
    SLICE_X119Y49        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.580 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.580    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex3_mac_expnt_adjust0[11]
    SLICE_X119Y49        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.154     1.624    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.976     2.630    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/clk_BUFG
    SLICE_X119Y49        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt_reg[11]/C
                         clock pessimism             -0.204     2.425    
    SLICE_X119Y49        FDRE (Hold_fdre_C_D)         0.071     2.496    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.712     2.209    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_BUFG
    SLICE_X115Y10        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y10        FDCE (Prop_fdce_C_Q)         0.100     2.309 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[2]/Q
                         net (fo=1, routed)           0.055     2.364    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[2].ram_instance/bht_dout_ff_reg[2][0]
    SLICE_X114Y10        LUT3 (Prop_lut3_I0_O)        0.028     2.392 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[2].ram_instance/bht_dout_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     2.392    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array_n_32
    SLICE_X114Y10        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.154     1.624    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.972     2.626    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_BUFG
    SLICE_X114Y10        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[2]/C
                         clock pessimism             -0.405     2.220    
    SLICE_X114Y10        FDCE (Hold_fdce_C_D)         0.087     2.307    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_icc/dca_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_regs/x_aq_cp0_ext_csr/cdata0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.623     2.120    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_icc/clk_BUFG
    SLICE_X47Y116        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_icc/dca_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.100     2.220 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_icc/dca_data_reg[26]/Q
                         net (fo=1, routed)           0.056     2.276    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_icc/dca_data[26]
    SLICE_X46Y116        LUT6 (Prop_lut6_I3_O)        0.028     2.304 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_icc/cdata0[26]_i_1/O
                         net (fo=1, routed)           0.000     2.304    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_regs/x_aq_cp0_ext_csr/cdata0_reg[39]_0[15]
    SLICE_X46Y116        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_regs/x_aq_cp0_ext_csr/cdata0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.154     1.624    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.840     2.494    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_regs/x_aq_cp0_ext_csr/clk_BUFG
    SLICE_X46Y116        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_regs/x_aq_cp0_ext_csr/cdata0_reg[26]/C
                         clock pessimism             -0.362     2.131    
    SLICE_X46Y116        FDCE (Hold_fdce_C_D)         0.087     2.218    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_regs/x_aq_cp0_ext_csr/cdata0_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.711     2.208    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_BUFG
    SLICE_X109Y11        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_fdce_C_Q)         0.100     2.308 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_bypass_reg[5]/Q
                         net (fo=1, routed)           0.056     2.364    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[5].ram_instance/bht_dout_ff_reg[5][0]
    SLICE_X108Y11        LUT3 (Prop_lut3_I0_O)        0.028     2.392 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[5].ram_instance/bht_dout_ff[5]_i_1/O
                         net (fo=1, routed)           0.000     2.392    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array_n_29
    SLICE_X108Y11        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.154     1.624    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.971     2.625    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/clk_BUFG
    SLICE_X108Y11        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[5]/C
                         clock pessimism             -0.405     2.219    
    SLICE_X108Y11        FDCE (Hold_fdce_C_D)         0.087     2.306    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/bht_dout_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vpu_viq0_dp/ex1_srcv1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_3/entry_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.362%)  route 0.245ns (65.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.696     2.193    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vpu_viq0_dp/clk_BUFG
    SLICE_X76Y47         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vpu_viq0_dp/ex1_srcv1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         FDRE (Prop_fdre_C_Q)         0.100     2.293 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vpu_viq0_dp/ex1_srcv1_reg[14]/Q
                         net (fo=95, routed)          0.245     2.538    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vpu_viq0_dp/ex1_srcv1_reg[63]_0[14]
    SLICE_X82Y47         LUT5 (Prop_lut5_I0_O)        0.028     2.566 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vpu_viq0_dp/entry_data[14]_i_1__1/O
                         net (fo=1, routed)           0.000     2.566    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_3/entry_data_reg[15]_0[14]
    SLICE_X82Y47         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_3/entry_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.154     1.624    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.959     2.613    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_3/clk_BUFG
    SLICE_X82Y47         FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_3/entry_data_reg[14]/C
                         clock pessimism             -0.224     2.388    
    SLICE_X82Y47         FDRE (Hold_fdre_C_D)         0.087     2.475    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_3/entry_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_soc/x_axi_slave128/awid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/bid_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.063%)  route 0.217ns (62.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.531     2.028    u_soc/x_axi_slave128/clk_BUFG
    SLICE_X79Y181        FDCE                                         r  u_soc/x_axi_slave128/awid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y181        FDCE (Prop_fdce_C_Q)         0.100     2.128 r  u_soc/x_axi_slave128/awid_reg[0]/Q
                         net (fo=1, routed)           0.217     2.346    u_soc/x_axi_slave128/awid[0]
    SLICE_X81Y181        LUT5 (Prop_lut5_I0_O)        0.028     2.374 r  u_soc/x_axi_slave128/bid[0]_i_1/O
                         net (fo=1, routed)           0.000     2.374    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/bid_reg[3]_0[0]
    SLICE_X81Y181        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/bid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.154     1.624    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.733     2.387    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/clk_BUFG
    SLICE_X81Y181        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/bid_reg[0]/C
                         clock pessimism             -0.164     2.222    
    SLICE_X81Y181        FDCE (Hold_fdce_C_D)         0.060     2.282    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/bid_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex3_mac_expnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.220ns (51.427%)  route 0.208ns (48.573%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.663     2.160    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/clk_BUFG
    SLICE_X114Y50        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex3_mac_expnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y50        FDRE (Prop_fdre_C_Q)         0.107     2.267 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex3_mac_expnt_reg[9]/Q
                         net (fo=3, routed)           0.208     2.475    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex3_mac_expnt[9]
    SLICE_X119Y49        LUT1 (Prop_lut1_I0_O)        0.064     2.539 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt[11]_i_4/O
                         net (fo=1, routed)           0.000     2.539    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt[11]_i_4_n_0
    SLICE_X119Y49        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.588 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.588    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex3_mac_expnt_adjust0[9]
    SLICE_X119Y49        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.154     1.624    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.976     2.630    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/clk_BUFG
    SLICE_X119Y49        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt_reg[9]/C
                         clock pessimism             -0.204     2.425    
    SLICE_X119Y49        FDRE (Hold_fdre_C_D)         0.071     2.496    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/ex4_mac_expnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex2_special_data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex3_special_result_reg[59]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.561%)  route 0.320ns (71.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.657     2.154    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/clk_BUFG
    SLICE_X101Y50        FDRE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex2_special_data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.100     2.254 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex2_special_data_reg[59]/Q
                         net (fo=1, routed)           0.320     2.575    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex2_special_data[59]
    SLICE_X104Y48        LUT3 (Prop_lut3_I2_O)        0.028     2.603 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex3_special_result[59]_i_1/O
                         net (fo=1, routed)           0.000     2.603    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex3_special_result[59]_i_1_n_0
    SLICE_X104Y48        FDSE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex3_special_result_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.154     1.624    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.973     2.627    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/clk_BUFG
    SLICE_X104Y48        FDSE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex3_special_result_reg[59]/C
                         clock pessimism             -0.204     2.422    
    SLICE_X104Y48        FDSE (Hold_fdse_C_D)         0.087     2.509    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vpu_top/x_aq_vfmau_top/x_aq_vfmau_dp/x_aq_vfmau_mult/x_aq_vfmau_mult_double/x_aq_vfmau_special_judge_double/ex3_special_result_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y32   u_soc/x_axi2ahb/entry_data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y32   u_soc/x_axi2ahb/entry_data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y33   u_soc/x_axi2ahb/entry_data_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y33   u_soc/x_axi2ahb/entry_data_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X0Y8    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[32].ram_instance/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X5Y21   u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank2/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[41].ram_instance/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X5Y37   u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram10/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X3Y47   u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram4/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X5Y50   u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram9/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X0Y26   u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[33].ram_instance/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X74Y121  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X74Y121  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X74Y121  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X74Y121  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X74Y128  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X74Y128  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X74Y128  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X74Y128  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X78Y131  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X78Y131  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X38Y123  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[2].ram_instance/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X38Y123  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[2].ram_instance/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X38Y122  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[3].ram_instance/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X38Y122  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[3].ram_instance/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X38Y121  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[6].ram_instance/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X38Y121  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[6].ram_instance/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X38Y121  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[7].ram_instance/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X38Y121  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[7].ram_instance/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X74Y132  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         2.500       1.732      SLICE_X74Y132  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_dcache_top/x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         2701  Failing Endpoints,  Worst Slack       -3.445ns,  Total Violation    -1764.228ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.445ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_29/cnt_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.478ns  (logic 0.302ns (3.562%)  route 8.176ns (96.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 9.557 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.231     4.529    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.259     4.788 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.702     5.490    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.043     5.533 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       7.474    13.007    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_29/inst_type_reg_1
    SLICE_X28Y58         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_29/cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.498     9.557    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_29/clk_BUFG
    SLICE_X28Y58         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_29/cnt_reg/C
                         clock pessimism              0.251     9.809    
                         clock uncertainty           -0.035     9.773    
    SLICE_X28Y58         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_29/cnt_reg
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                 -3.445    

Slack (VIOLATED) :        -3.443ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_31/inst_type_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 0.302ns (3.563%)  route 8.174ns (96.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 9.557 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.231     4.529    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.259     4.788 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.702     5.490    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.043     5.533 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       7.472    13.005    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_31/inst_type_reg_1
    SLICE_X29Y58         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_31/inst_type_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.498     9.557    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_31/clk_BUFG
    SLICE_X29Y58         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_31/inst_type_reg/C
                         clock pessimism              0.251     9.809    
                         clock uncertainty           -0.035     9.773    
    SLICE_X29Y58         FDCE (Recov_fdce_C_CLR)     -0.212     9.561    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_31/inst_type_reg
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                         -13.005    
  -------------------------------------------------------------------
                         slack                                 -3.443    

Slack (VIOLATED) :        -3.259ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_30/cnt_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.292ns  (logic 0.302ns (3.642%)  route 7.990ns (96.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.231     4.529    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.259     4.788 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.702     5.490    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.043     5.533 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       7.288    12.821    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_30/inst_type_reg_1
    SLICE_X26Y58         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_30/cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.499     9.558    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_30/clk_BUFG
    SLICE_X26Y58         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_30/cnt_reg/C
                         clock pessimism              0.251     9.810    
                         clock uncertainty           -0.035     9.774    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.212     9.562    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_30/cnt_reg
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                         -12.821    
  -------------------------------------------------------------------
                         slack                                 -3.259    

Slack (VIOLATED) :        -3.256ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_25/cnt_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 0.302ns (3.643%)  route 7.988ns (96.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.231     4.529    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.259     4.788 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.702     5.490    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.043     5.533 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       7.286    12.819    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_25/inst_type_reg_1
    SLICE_X27Y58         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_25/cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.499     9.558    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_25/clk_BUFG
    SLICE_X27Y58         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_25/cnt_reg/C
                         clock pessimism              0.251     9.810    
                         clock uncertainty           -0.035     9.774    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.212     9.562    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_25/cnt_reg
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                 -3.256    

Slack (VIOLATED) :        -3.222ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_25/wb_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 0.302ns (3.643%)  route 7.988ns (96.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.231     4.529    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.259     4.788 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.702     5.490    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.043     5.533 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       7.286    12.819    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_25/inst_type_reg_1
    SLICE_X27Y58         FDPE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_25/wb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.499     9.558    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_25/clk_BUFG
    SLICE_X27Y58         FDPE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_25/wb_reg/C
                         clock pessimism              0.251     9.810    
                         clock uncertainty           -0.035     9.774    
    SLICE_X27Y58         FDPE (Recov_fdpe_C_PRE)     -0.178     9.596    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_25/wb_reg
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                 -3.222    

Slack (VIOLATED) :        -3.149ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_21/inst_type_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.302ns (3.691%)  route 7.881ns (96.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.231     4.529    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.259     4.788 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.702     5.490    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.043     5.533 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       7.179    12.712    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_21/inst_type_reg_1
    SLICE_X28Y57         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_21/inst_type_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.499     9.558    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_21/clk_BUFG
    SLICE_X28Y57         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_21/inst_type_reg/C
                         clock pessimism              0.251     9.810    
                         clock uncertainty           -0.035     9.774    
    SLICE_X28Y57         FDCE (Recov_fdce_C_CLR)     -0.212     9.562    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_21/inst_type_reg
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                 -3.149    

Slack (VIOLATED) :        -3.115ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_29/wb_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.302ns (3.691%)  route 7.881ns (96.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 9.558 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.231     4.529    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.259     4.788 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.702     5.490    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.043     5.533 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       7.179    12.712    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_29/inst_type_reg_1
    SLICE_X28Y57         FDPE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_29/wb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.499     9.558    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_29/clk_BUFG
    SLICE_X28Y57         FDPE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_29/wb_reg/C
                         clock pessimism              0.251     9.810    
                         clock uncertainty           -0.035     9.774    
    SLICE_X28Y57         FDPE (Recov_fdpe_C_PRE)     -0.178     9.596    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_vidu_top/x_aq_vidu_vid_wbt_fp/x_aq_vidu_vid_wbt_entry_reg_29/wb_reg
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                 -3.115    

Slack (VIOLATED) :        -3.081ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/rtu_yy_xx_dbgon_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 0.302ns (3.724%)  route 7.808ns (96.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.231     4.529    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.259     4.788 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.702     5.490    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.043     5.533 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       7.105    12.638    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/dst_sync4_reg
    SLICE_X13Y77         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/rtu_yy_xx_dbgon_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.494     9.553    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/clk_BUFG
    SLICE_X13Y77         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/rtu_yy_xx_dbgon_reg_reg/C
                         clock pessimism              0.251     9.805    
                         clock uncertainty           -0.035     9.769    
    SLICE_X13Y77         FDCE (Recov_fdce_C_CLR)     -0.212     9.557    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/rtu_yy_xx_dbgon_reg_reg
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                 -3.081    

Slack (VIOLATED) :        -3.081ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/x_aq_dtu_tdt_dm_itr_done_cdc/src_lvl_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 0.302ns (3.724%)  route 7.808ns (96.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.231     4.529    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.259     4.788 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.702     5.490    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.043     5.533 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       7.105    12.638    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/x_aq_dtu_tdt_dm_itr_done_cdc/src_sync3_reg_0
    SLICE_X13Y77         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/x_aq_dtu_tdt_dm_itr_done_cdc/src_lvl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.494     9.553    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/x_aq_dtu_tdt_dm_itr_done_cdc/clk_BUFG
    SLICE_X13Y77         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/x_aq_dtu_tdt_dm_itr_done_cdc/src_lvl_reg/C
                         clock pessimism              0.251     9.805    
                         clock uncertainty           -0.035     9.769    
    SLICE_X13Y77         FDCE (Recov_fdce_C_CLR)     -0.212     9.557    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/x_aq_dtu_tdt_dm_itr_done_cdc/src_lvl_reg
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                 -3.081    

Slack (VIOLATED) :        -3.081ns  (required time - arrival time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/x_aq_dtu_tdt_dm_itr_done_cdc/src_sync1_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.110ns  (logic 0.302ns (3.724%)  route 7.808ns (96.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 9.553 - 5.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  get_clk/O
                         net (fo=2, routed)           2.299     3.205    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.231     4.529    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.259     4.788 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.702     5.490    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.043     5.533 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       7.105    12.638    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/x_aq_dtu_tdt_dm_itr_done_cdc/src_sync3_reg_0
    SLICE_X13Y77         FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/x_aq_dtu_tdt_dm_itr_done_cdc/src_sync1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  get_clk/O
                         net (fo=2, routed)           2.173     7.976    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       1.494     9.553    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/x_aq_dtu_tdt_dm_itr_done_cdc/clk_BUFG
    SLICE_X13Y77         FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/x_aq_dtu_tdt_dm_itr_done_cdc/src_sync1_reg/C
                         clock pessimism              0.251     9.805    
                         clock uncertainty           -0.035     9.769    
    SLICE_X13Y77         FDCE (Recov_fdce_C_CLR)     -0.212     9.557    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_cdc/x_aq_dtu_tdt_dm_itr_done_cdc/src_sync1_reg
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                 -3.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/ip_bus_mtx_prdata_flop_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.146ns (10.117%)  route 1.297ns (89.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.545     2.042    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.118     2.160 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.362     2.523    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.028     2.551 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       0.935     3.486    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/slv_pready_flop_reg
    SLICE_X91Y147        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/ip_bus_mtx_prdata_flop_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.930     2.400    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.435 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.220     2.654    u_soc_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.684 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2959, routed)        0.819     3.503    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/apb_clk
    SLICE_X91Y147        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/ip_bus_mtx_prdata_flop_reg[16]/C
                         clock pessimism             -0.081     3.422    
    SLICE_X91Y147        FDCE (Remov_fdce_C_CLR)     -0.069     3.353    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/ip_bus_mtx_prdata_flop_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.146ns (10.563%)  route 1.236ns (89.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.545     2.042    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.118     2.160 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.362     2.523    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.028     2.551 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       0.874     3.425    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/slv_pslverr_flop_reg_0
    SLICE_X101Y157       FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.930     2.400    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.435 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.220     2.654    u_soc_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.684 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2959, routed)        0.751     3.435    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/apb_clk
    SLICE_X101Y157       FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[30]/C
                         clock pessimism             -0.081     3.354    
    SLICE_X101Y157       FDCE (Remov_fdce_C_CLR)     -0.069     3.285    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/x_prio_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.285    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[126].x_plic_int_kid/int_pending_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.146ns (10.563%)  route 1.236ns (89.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.545     2.042    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.118     2.160 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.362     2.523    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.028     2.551 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       0.874     3.425    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[126].x_plic_int_kid/int_active_reg_1
    SLICE_X101Y157       FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[126].x_plic_int_kid/int_pending_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.930     2.400    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.435 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.220     2.654    u_soc_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.684 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2959, routed)        0.751     3.435    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[126].x_plic_int_kid/apb_clk
    SLICE_X101Y157       FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[126].x_plic_int_kid/int_pending_reg/C
                         clock pessimism             -0.081     3.354    
    SLICE_X101Y157       FDCE (Remov_fdce_C_CLR)     -0.069     3.285    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[126].x_plic_int_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         -3.285    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[94].x_plic_int_kid/int_pending_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.146ns (10.563%)  route 1.236ns (89.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.545     2.042    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.118     2.160 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.362     2.523    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.028     2.551 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       0.874     3.425    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[94].x_plic_int_kid/int_active_reg_1
    SLICE_X101Y157       FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[94].x_plic_int_kid/int_pending_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.930     2.400    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.435 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.220     2.654    u_soc_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.684 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2959, routed)        0.751     3.435    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[94].x_plic_int_kid/apb_clk
    SLICE_X101Y157       FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[94].x_plic_int_kid/int_pending_reg/C
                         clock pessimism             -0.081     3.354    
    SLICE_X101Y157       FDCE (Remov_fdce_C_CLR)     -0.069     3.285    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[94].x_plic_int_kid/int_pending_reg
  -------------------------------------------------------------------
                         required time                         -3.285    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[126].x_plic_int_kid/int_active_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.146ns (10.547%)  route 1.238ns (89.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.545     2.042    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.118     2.160 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.362     2.523    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.028     2.551 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       0.876     3.427    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[126].x_plic_int_kid/int_active_reg_1
    SLICE_X100Y157       FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[126].x_plic_int_kid/int_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.930     2.400    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.435 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.220     2.654    u_soc_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.684 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2959, routed)        0.751     3.435    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[126].x_plic_int_kid/apb_clk
    SLICE_X100Y157       FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[126].x_plic_int_kid/int_active_reg/C
                         clock pessimism             -0.081     3.354    
    SLICE_X100Y157       FDCE (Remov_fdce_C_CLR)     -0.069     3.285    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_kid_busif/INT_KID[126].x_plic_int_kid/int_active_reg
  -------------------------------------------------------------------
                         required time                         -3.285    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[1].x_hart_mie_ff/data_flop_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.146ns (10.564%)  route 1.236ns (89.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.545     2.042    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.118     2.160 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.362     2.523    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.028     2.551 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       0.874     3.425    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[1].x_hart_mie_ff/data_flop_reg[0]_0
    SLICE_X93Y153        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[1].x_hart_mie_ff/data_flop_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.930     2.400    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.435 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.220     2.654    u_soc_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.684 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2959, routed)        0.748     3.432    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[1].x_hart_mie_ff/apb_clk
    SLICE_X93Y153        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[1].x_hart_mie_ff/data_flop_reg[27]/C
                         clock pessimism             -0.081     3.351    
    SLICE_X93Y153        FDCE (Remov_fdce_C_CLR)     -0.069     3.282    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[1].x_hart_mie_ff/data_flop_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.146ns (10.561%)  route 1.236ns (89.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.545     2.042    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.118     2.160 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.362     2.523    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.028     2.551 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       0.874     3.425    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[0]_0
    SLICE_X95Y154        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.930     2.400    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.435 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.220     2.654    u_soc_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.684 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2959, routed)        0.748     3.432    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/apb_clk
    SLICE_X95Y154        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[24]/C
                         clock pessimism             -0.081     3.351    
    SLICE_X95Y154        FDCE (Remov_fdce_C_CLR)     -0.069     3.282    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.146ns (10.561%)  route 1.236ns (89.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.545     2.042    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.118     2.160 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.362     2.523    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.028     2.551 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       0.874     3.425    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[0]_0
    SLICE_X95Y154        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.930     2.400    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.435 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.220     2.654    u_soc_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.684 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2959, routed)        0.748     3.432    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/apb_clk
    SLICE_X95Y154        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[26]/C
                         clock pessimism             -0.081     3.351    
    SLICE_X95Y154        FDCE (Remov_fdce_C_CLR)     -0.069     3.282    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.146ns (10.561%)  route 1.236ns (89.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.545     2.042    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.118     2.160 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.362     2.523    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.028     2.551 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       0.874     3.425    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[0]_0
    SLICE_X95Y154        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.930     2.400    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.435 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.220     2.654    u_soc_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.684 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2959, routed)        0.748     3.432    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/apb_clk
    SLICE_X95Y154        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[27]/C
                         clock pessimism             -0.081     3.351    
    SLICE_X95Y154        FDCE (Remov_fdce_C_CLR)     -0.069     3.282    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.146ns (10.561%)  route 1.236ns (89.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  get_clk/O
                         net (fo=2, routed)           1.083     1.471    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk_BUFG_inst/O
                         net (fo=26790, routed)       0.545     2.042    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/clk_BUFG
    SLICE_X86Y195        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y195        FDCE (Prop_fdce_C_Q)         0.118     2.160 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg/Q
                         net (fo=1, routed)           0.362     2.523    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_b
    SLICE_X86Y195        LUT1 (Prop_lut1_I0_O)        0.028     2.551 f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/pcgen_buf_chgflw_i_2/O
                         net (fo=12891, routed)       0.874     3.425    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[0]_0
    SLICE_X95Y154        FDCE                                         f  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  get_clk/O
                         net (fo=2, routed)           1.930     2.400    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/clk
    SLICE_X80Y196        LUT2 (Prop_lut2_I0_O)        0.035     2.435 r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_clk_top/apb_clk_buf/FSM_onehot_arb_state[3]_i_4/O
                         net (fo=1, routed)           0.220     2.654    u_soc_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.684 r  FSM_onehot_arb_state_reg[3]_i_2/O
                         net (fo=2959, routed)        0.748     3.432    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/apb_clk
    SLICE_X95Y154        FDCE                                         r  u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[28]/C
                         clock pessimism             -0.081     3.351    
    SLICE_X95Y154        FDCE (Remov_fdce_C_CLR)     -0.069     3.282    u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_plic_top/x_plic_hreg_busif/HART_IE[0].HART_IE_32[4].x_hart_mie_ff/data_flop_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.143    





