

================================================================
== Vivado HLS Report for 'sigmoid_array_array_ap_fixed_4_2_5_3_0_1u_sigmoid_config9_s'
================================================================
* Date:           Sun May 25 00:19:46 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.244 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      201|      201| 1.005 us | 1.005 us |  201|  201|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SigmoidActLoop  |      199|      199|         5|          1|          1|   196|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %SigmoidActLoop ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.55ns)   --->   "%icmp_ln80 = icmp eq i8 %i_0, -60" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 12 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 196, i64 196, i64 196)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %2, label %SigmoidActLoop" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 16 [1/1] (2.18ns)   --->   "%tmp_data_0_V = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* %data_V_data_V)" [firmware/nnet_utils/nnet_activation_stream.h:83]   --->   Operation 16 'read' 'tmp_data_0_V' <Predicate = (!icmp_ln80)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_data_0_V, i4 0)" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 17 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i8 %tmp_3 to i10" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 18 'sext' 'sext_ln91' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.99ns)   --->   "%xor_ln91 = xor i10 %sext_ln91, -512" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 19 'xor' 'xor_ln91' <Predicate = (!icmp_ln80)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %xor_ln91 to i64" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 20 'zext' 'zext_ln96' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %zext_ln96" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 21 'getelementptr' 'sigmoid_table1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 22 [2/2] (3.25ns)   --->   "%sigmoid_table1_load = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 22 'load' 'sigmoid_table1_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 23 [1/2] (3.25ns)   --->   "%sigmoid_table1_load = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 23 'load' 'sigmoid_table1_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %sigmoid_table1_load, i32 8, i32 9)" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 24 'partselect' 'tmp_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str17)" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:81]   --->   Operation 27 'specpipeline' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%out_data_data_V = zext i2 %tmp_1 to i4" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 28 'zext' 'out_data_data_V' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P(i4* %res_V_data_V, i4 %out_data_data_V)" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 29 'write' <Predicate = (!icmp_ln80)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3> <FIFO>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str17, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:100]   --->   Operation 30 'specregionend' 'empty_28' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 31 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:101]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:80) [9]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:80) [9]  (0 ns)
	'add' operation ('i', firmware/nnet_utils/nnet_activation_stream.h:80) [12]  (1.92 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	fifo read on port 'data_V_data_V' (firmware/nnet_utils/nnet_activation_stream.h:83) [18]  (2.19 ns)

 <State 4>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln91', firmware/nnet_utils/nnet_activation_stream.h:91) [21]  (0.99 ns)
	'getelementptr' operation ('sigmoid_table1_addr', firmware/nnet_utils/nnet_activation_stream.h:96) [23]  (0 ns)
	'load' operation ('sigmoid_table1_load', firmware/nnet_utils/nnet_activation_stream.h:96) on array 'sigmoid_table1' [24]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('sigmoid_table1_load', firmware/nnet_utils/nnet_activation_stream.h:96) on array 'sigmoid_table1' [24]  (3.25 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo write on port 'res_V_data_V' (firmware/nnet_utils/nnet_activation_stream.h:99) [27]  (2.19 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
