From 88e6a0d2f961835b09fe3a76c4d472e589c5fc16 Mon Sep 17 00:00:00 2001
From: Omri Itach <omrii@marvell.com>
Date: Tue, 16 Oct 2012 13:15:08 +0200
Subject: [PATCH 406/609] - Fixed GPP defines with direct register offsets, to
 standart register base defines

Change-Id: I578edd4ec524fc412b7385a4b4104e84f6eca890

Signed-off-by: Seif Mazareeb <seif@marvell.com>
---
 arch/arm/plat-armada/mv_hal/gpp/mvGppRegs.h |   11 +++++++----
 1 file changed, 7 insertions(+), 4 deletions(-)

--- a/arch/arm/plat-armada/mv_hal/gpp/mvGppRegs.h
+++ b/arch/arm/plat-armada/mv_hal/gpp/mvGppRegs.h
@@ -153,15 +153,18 @@ extern "C" {
 #define GPP_INT_MASK_REG(grp)			(MV_GPP_REGS_BASE(grp) + 0x18)
 #define GPP_INT_LVL_REG(grp)			(MV_GPP_REGS_BASE(grp) + 0x1C)
 #define GPP_BLINK_SEL_REG(grp)			(MV_GPP_REGS_BASE(grp) + 0x20)
-#define GPP_OUT_SET_REG(grp)			(0x18130 + ((grp) * 0x40))
-#define GPP_64_66_DATA_OUT_SET_REG		0x181A4
-#define GPP_OUT_CLEAR_REG(grp)			(0x18134 + ((grp) * 0x40))
-#define GPP_64_66_DATA_OUT_CLEAR_REG		0x181B0
+#define GPP_OUT_SET_REG(grp)			(GPP_OUT_SET_REG_BASE + ( (grp) * 0x40 ) )
+#define GPP_64_66_DATA_OUT_SET_REG		(MV_GPP_REGS_BASE(0) + 0xA4)
+#define GPP_OUT_CLEAR_REG(grp)			(GPP_OUT_CLEAR_REG_BASE + ((grp) * 0x40))
+#define GPP_64_66_DATA_OUT_CLEAR_REG		(MV_GPP_REGS_BASE(0) + 0xB0)
 #define GPP_FUNC_SELECT_REG			(MV_GPP_REGS_BASE(0) + 0x40)
 
 /* Relevant for MV78XX0 */
 #define GPP_DATA_OUT_SET_REG			(MV_GPP_REGS_BASE(0) + 0x20)
 #define GPP_DATA_OUT_CLEAR_REG			(MV_GPP_REGS_BASE(0) + 0x24)
+#define GPP_OUT_SET_REG_BASE			(MV_GPP_REGS_BASE(0) + 0x30)
+#define GPP_OUT_CLEAR_REG_BASE			(MV_GPP_REGS_BASE(0) + 0x34)
+
 
 #ifdef __cplusplus
 }
