# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: e:/Ubuntu_source_code_data/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_0/MAT_Stream_0.xci
# IP: The module: 'MAT_Stream_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/Ubuntu_source_code_data/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_0/constraints/MAT_Stream_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'MAT_Stream_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst]

# IP: e:/Ubuntu_source_code_data/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_0/MAT_Stream_0.xci
# IP: The module: 'MAT_Stream_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/Ubuntu_source_code_data/ECE_527_MP/mp4/xillinux-eval-zedboard-1.3c/verilog/vivado/xillydemo.srcs/sources_1/ip/MAT_Stream_0/constraints/MAT_Stream_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'MAT_Stream_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]
