// Seed: 2033188514
module module_0 (
    input  tri1  id_0,
    input  tri   id_1,
    output uwire id_2
);
  assign id_2 = id_0;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wire id_5,
    input uwire id_6,
    input tri0 id_7,
    inout tri1 id_8,
    output wand id_9,
    input tri id_10,
    input supply0 id_11,
    output logic id_12,
    input logic id_13
);
  reg id_15;
  module_0(
      id_8, id_11, id_9
  );
  wire id_16;
  assign id_15 = 1;
  assign id_8  = 1;
  assign id_12 = id_13;
  initial begin
    id_12 <= 1;
    id_15 <= 1;
  end
endmodule
