<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Monthly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Monthly Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Tue, 27 Aug 2024 07:13:21 GMT</pubDate>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>2,483</stars>
      <forks>740</forks>
      <addStars>38</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>openhwgroup/cvfpu</title>
      <link>https://github.com/openhwgroup/cvfpu</link>
      <description>Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.</description>
      <guid>https://github.com/openhwgroup/cvfpu</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>408</stars>
      <forks>111</forks>
      <addStars>9</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9446837?s=40&amp;v=4</avatar>
          <name>michael-platzer</name>
          <url>https://github.com/michael-platzer</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/55843305?s=40&amp;v=4</avatar>
          <name>lucabertaccini</name>
          <url>https://github.com/lucabertaccini</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/18549773?s=40&amp;v=4</avatar>
          <name>davideschiavone</name>
          <url>https://github.com/davideschiavone</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33124232?s=40&amp;v=4</avatar>
          <name>stmach</name>
          <url>https://github.com/stmach</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</description>
      <guid>https://github.com/lowRISC/ibex</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,322</stars>
      <forks>511</forks>
      <addStars>22</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/471032?s=40&amp;v=4</avatar>
          <name>GregAC</name>
          <url>https://github.com/GregAC</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1159506?s=40&amp;v=4</avatar>
          <name>Atokulus</name>
          <url>https://github.com/Atokulus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/axi</title>
      <link>https://github.com/pulp-platform/axi</link>
      <description>AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication</description>
      <guid>https://github.com/pulp-platform/axi</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,034</stars>
      <forks>252</forks>
      <addStars>37</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/65011851?s=40&amp;v=4</avatar>
          <name>thommythomaso</name>
          <url>https://github.com/thommythomaso</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6088584?s=40&amp;v=4</avatar>
          <name>micprog</name>
          <url>https://github.com/micprog</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6261373?s=40&amp;v=4</avatar>
          <name>suehtamacv</name>
          <url>https://github.com/suehtamacv</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/riscv-dbg</title>
      <link>https://github.com/pulp-platform/riscv-dbg</link>
      <description>RISC-V Debug Support for our PULP RISC-V Cores</description>
      <guid>https://github.com/pulp-platform/riscv-dbg</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>211</stars>
      <forks>71</forks>
      <addStars>9</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13798471?s=40&amp;v=4</avatar>
          <name>bluewww</name>
          <url>https://github.com/bluewww</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/40633348?s=40&amp;v=4</avatar>
          <name>Silabs-ArjanB</name>
          <url>https://github.com/Silabs-ArjanB</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>