<stg><name>kmean_ip</name>


<trans_list>

<trans id="768" from="1" to="2">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="2" to="2">
<condition id="316">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="2" to="3">
<condition id="318">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="3" to="116">
<condition id="649">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="3" to="4">
<condition id="762">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="4" to="5">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="5" to="6">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="6" to="7">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="7" to="8">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="8" to="9">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="9" to="10">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="10" to="11">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="11" to="12">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="12" to="13">
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="13" to="14">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="14" to="15">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="15" to="16">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="16" to="17">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="17" to="18">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="18" to="19">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="19" to="20">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="20" to="21">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="21" to="22">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="22" to="23">
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="23" to="24">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="24" to="25">
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="25" to="26">
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="26" to="27">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="27" to="28">
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="28" to="29">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="29" to="30">
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="30" to="31">
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="31" to="32">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="32" to="33">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="33" to="34">
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="34" to="35">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="35" to="36">
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="36" to="37">
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="37" to="38">
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="38" to="39">
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="39" to="40">
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="40" to="41">
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="41" to="42">
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="42" to="43">
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="43" to="44">
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="44" to="45">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="45" to="46">
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="46" to="47">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="47" to="48">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="48" to="49">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="49" to="50">
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="50" to="51">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="51" to="52">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="52" to="53">
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="53" to="54">
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="54" to="55">
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="55" to="56">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="56" to="57">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="57" to="58">
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="58" to="59">
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="59" to="60">
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="60" to="61">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="61" to="62">
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="62" to="63">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="63" to="64">
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="64" to="65">
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="65" to="66">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="66" to="67">
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="67" to="68">
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="68" to="69">
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="69" to="70">
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="70" to="71">
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="71" to="72">
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="72" to="73">
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="73" to="74">
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="74" to="75">
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="75" to="76">
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="76" to="77">
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="77" to="78">
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="78" to="79">
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="79" to="80">
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="80" to="81">
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="81" to="82">
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="82" to="83">
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="83" to="84">
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="84" to="85">
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="85" to="86">
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="86" to="87">
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="87" to="88">
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="88" to="89">
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="89" to="90">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="90" to="91">
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="91" to="92">
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="92" to="93">
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="93" to="94">
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="94" to="95">
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="95" to="96">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="96" to="97">
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="97" to="98">
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="98" to="99">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="99" to="100">
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="100" to="101">
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="101" to="102">
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="102" to="103">
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="103" to="104">
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="104" to="105">
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="105" to="106">
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="106" to="107">
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="107" to="108">
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="108" to="109">
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="109" to="110">
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="110" to="111">
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="111" to="112">
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="112" to="113">
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="113" to="114">
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="114" to="115">
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="115" to="3">
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([2056 x i32]* %sub_in) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([12 x i32]* %sub_out) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sub_out_addr = getelementptr [12 x i32]* %sub_out, i64 0, i64 0

]]></node>
<StgValue><ssdm name="sub_out_addr"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([12 x i32]* %sub_out, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([2056 x i32]* %sub_in, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str, [10 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [17 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond8 = icmp eq i4 %i, -4

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond8, label %.preheader, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp = zext i4 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sub_out_addr_12 = getelementptr [12 x i32]* %sub_out, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="sub_out_addr_12"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 0, i32* %sub_out_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:0  %sub_in_addr = getelementptr [2056 x i32]* %sub_in, i64 0, i64 2048

]]></node>
<StgValue><ssdm name="sub_in_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:1  %sub_in_addr_1 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 2049

]]></node>
<StgValue><ssdm name="sub_in_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:2  %sub_in_addr_2 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 2050

]]></node>
<StgValue><ssdm name="sub_in_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:3  %sub_in_addr_3 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 2051

]]></node>
<StgValue><ssdm name="sub_in_addr_3"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:4  %sub_in_addr_4 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 2052

]]></node>
<StgValue><ssdm name="sub_in_addr_4"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:5  %sub_in_addr_5 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 2053

]]></node>
<StgValue><ssdm name="sub_in_addr_5"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:6  %sub_in_addr_6 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 2054

]]></node>
<StgValue><ssdm name="sub_in_addr_6"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:7  %sub_in_addr_7 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 2055

]]></node>
<StgValue><ssdm name="sub_in_addr_7"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:8  %sub_out_addr_1 = getelementptr [12 x i32]* %sub_out, i64 0, i64 11

]]></node>
<StgValue><ssdm name="sub_out_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:9  %sub_out_addr_2 = getelementptr [12 x i32]* %sub_out, i64 0, i64 6

]]></node>
<StgValue><ssdm name="sub_out_addr_2"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:10  %sub_out_addr_3 = getelementptr [12 x i32]* %sub_out, i64 0, i64 7

]]></node>
<StgValue><ssdm name="sub_out_addr_3"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:11  %sub_out_addr_4 = getelementptr [12 x i32]* %sub_out, i64 0, i64 10

]]></node>
<StgValue><ssdm name="sub_out_addr_4"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:12  %sub_out_addr_5 = getelementptr [12 x i32]* %sub_out, i64 0, i64 4

]]></node>
<StgValue><ssdm name="sub_out_addr_5"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:13  %sub_out_addr_6 = getelementptr [12 x i32]* %sub_out, i64 0, i64 5

]]></node>
<StgValue><ssdm name="sub_out_addr_6"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:14  %sub_out_addr_7 = getelementptr [12 x i32]* %sub_out, i64 0, i64 9

]]></node>
<StgValue><ssdm name="sub_out_addr_7"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:15  %sub_out_addr_8 = getelementptr [12 x i32]* %sub_out, i64 0, i64 2

]]></node>
<StgValue><ssdm name="sub_out_addr_8"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:16  %sub_out_addr_9 = getelementptr [12 x i32]* %sub_out, i64 0, i64 3

]]></node>
<StgValue><ssdm name="sub_out_addr_9"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:17  %sub_out_addr_10 = getelementptr [12 x i32]* %sub_out, i64 0, i64 8

]]></node>
<StgValue><ssdm name="sub_out_addr_10"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:18  %sub_out_addr_11 = getelementptr [12 x i32]* %sub_out, i64 0, i64 1

]]></node>
<StgValue><ssdm name="sub_out_addr_11"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
.preheader:19  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %i_s = phi i11 [ %i_3_3, %._crit_edge11.3 ], [ 0, %.preheader ]

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %exitcond = icmp eq i11 %i_s, -1024

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond, label %21, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp_26 = shl i11 %i_s, 1

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="11">
<![CDATA[
:6  %tmp_3 = zext i11 %tmp_26 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sub_in_addr_8 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="sub_in_addr_8"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="12">
<![CDATA[
:8  %sub_in_load = load i32* %sub_in_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_in_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="161" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="12">
<![CDATA[
:8  %sub_in_load = load i32* %sub_in_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_in_load"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="12">
<![CDATA[
:9  %sub_in_load_1 = load i32* %sub_in_addr, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="10" op_0_bw="11">
<![CDATA[
:4  %tmp_2 = trunc i11 %i_s to i10

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="12">
<![CDATA[
:9  %sub_in_load_1 = load i32* %sub_in_addr, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
:12  %tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_2, i1 true)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="11">
<![CDATA[
:13  %tmp_7 = zext i11 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %sub_in_addr_9 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="sub_in_addr_9"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="12">
<![CDATA[
:15  %sub_in_load_2 = load i32* %sub_in_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="169" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_4 = sub nsw i32 %sub_in_load, %sub_in_load_1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5 = mul nsw i32 %tmp_4, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="12">
<![CDATA[
:15  %sub_in_load_2 = load i32* %sub_in_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_2"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="12">
<![CDATA[
:16  %sub_in_load_3 = load i32* %sub_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="173" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5 = mul nsw i32 %tmp_4, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="12">
<![CDATA[
:16  %sub_in_load_3 = load i32* %sub_in_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_3"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="12">
<![CDATA[
:20  %sub_in_load_4 = load i32* %sub_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="176" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5 = mul nsw i32 %tmp_4, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_8 = sub nsw i32 %sub_in_load_2, %sub_in_load_3

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_9 = mul nsw i32 %tmp_8, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="12">
<![CDATA[
:20  %sub_in_load_4 = load i32* %sub_in_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_4"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="12">
<![CDATA[
:23  %sub_in_load_5 = load i32* %sub_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="181" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5 = mul nsw i32 %tmp_4, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_9 = mul nsw i32 %tmp_8, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_s = sub nsw i32 %sub_in_load, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_11 = mul nsw i32 %tmp_s, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="12">
<![CDATA[
:23  %sub_in_load_5 = load i32* %sub_in_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_5"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="12">
<![CDATA[
:27  %sub_in_load_6 = load i32* %sub_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="187" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5 = mul nsw i32 %tmp_4, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_9 = mul nsw i32 %tmp_8, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_11 = mul nsw i32 %tmp_s, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_10 = sub nsw i32 %sub_in_load_2, %sub_in_load_5

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_39 = mul nsw i32 %tmp_10, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="12">
<![CDATA[
:27  %sub_in_load_6 = load i32* %sub_in_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_6"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="12">
<![CDATA[
:30  %sub_in_load_7 = load i32* %sub_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="194" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_5 = mul nsw i32 %tmp_4, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_9 = mul nsw i32 %tmp_8, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_11 = mul nsw i32 %tmp_s, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_39 = mul nsw i32 %tmp_10, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_12 = sub nsw i32 %sub_in_load, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_13 = mul nsw i32 %tmp_12, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="12">
<![CDATA[
:30  %sub_in_load_7 = load i32* %sub_in_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_7"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="12">
<![CDATA[
:34  %sub_in_load_8 = load i32* %sub_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="202" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_9 = mul nsw i32 %tmp_8, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_11 = mul nsw i32 %tmp_s, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_39 = mul nsw i32 %tmp_10, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_13 = mul nsw i32 %tmp_12, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_14 = sub nsw i32 %sub_in_load_2, %sub_in_load_7

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_15 = mul nsw i32 %tmp_14, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="12">
<![CDATA[
:34  %sub_in_load_8 = load i32* %sub_in_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_8"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="12">
<![CDATA[
:37  %sub_in_load_9 = load i32* %sub_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="210" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_9 = mul nsw i32 %tmp_8, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %dist0 = add nsw i32 %tmp_9, %tmp_5

]]></node>
<StgValue><ssdm name="dist0"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_11 = mul nsw i32 %tmp_s, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_39 = mul nsw i32 %tmp_10, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_13 = mul nsw i32 %tmp_12, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_15 = mul nsw i32 %tmp_14, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_16 = sub nsw i32 %sub_in_load, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_17 = mul nsw i32 %tmp_16, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="12">
<![CDATA[
:37  %sub_in_load_9 = load i32* %sub_in_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_9"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge11.0:1  %tmp_40 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %i_s, i32 1, i32 9)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
._crit_edge11.0:2  %tmp_2_1 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_40, i2 -2)

]]></node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge11.0:3  %tmp_3_1 = zext i11 %tmp_2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge11.0:4  %sub_in_addr_10 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 %tmp_3_1

]]></node>
<StgValue><ssdm name="sub_in_addr_10"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge11.0:5  %sub_in_load_10 = load i32* %sub_in_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_10"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge11.1:0  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %i_s, i32 2, i32 9)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge11.3:0  %i_3_3 = add i11 %i_s, 4

]]></node>
<StgValue><ssdm name="i_3_3"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge11.3:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="227" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_11 = mul nsw i32 %tmp_s, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_39 = mul nsw i32 %tmp_10, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_13 = mul nsw i32 %tmp_12, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_15 = mul nsw i32 %tmp_14, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_17 = mul nsw i32 %tmp_16, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_18 = sub nsw i32 %sub_in_load_2, %sub_in_load_9

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_19 = mul nsw i32 %tmp_18, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge11.0:5  %sub_in_load_10 = load i32* %sub_in_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_10"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
._crit_edge11.0:8  %tmp_6_1 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_40, i2 -1)

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge11.0:9  %tmp_7_1 = zext i11 %tmp_6_1 to i64

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge11.0:10  %sub_in_addr_11 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 %tmp_7_1

]]></node>
<StgValue><ssdm name="sub_in_addr_11"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge11.0:11  %sub_in_load_11 = load i32* %sub_in_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_11"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="239" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_39 = mul nsw i32 %tmp_10, %tmp_10

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %dist1 = add nsw i32 %tmp_39, %tmp_11

]]></node>
<StgValue><ssdm name="dist1"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_13 = mul nsw i32 %tmp_12, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_15 = mul nsw i32 %tmp_14, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_17 = mul nsw i32 %tmp_16, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_19 = mul nsw i32 %tmp_18, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:6  %tmp_4_1 = sub nsw i32 %sub_in_load_10, %sub_in_load_1

]]></node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:7  %tmp_5_1 = mul nsw i32 %tmp_4_1, %tmp_4_1

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge11.0:11  %sub_in_load_11 = load i32* %sub_in_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_11"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge11.1:1  %tmp_2_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_41, i3 -4)

]]></node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge11.1:2  %tmp_3_2 = zext i11 %tmp_2_2 to i64

]]></node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge11.1:3  %sub_in_addr_12 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 %tmp_3_2

]]></node>
<StgValue><ssdm name="sub_in_addr_12"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge11.1:4  %sub_in_load_12 = load i32* %sub_in_addr_12, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_12"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="252" st_id="16" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_13 = mul nsw i32 %tmp_12, %tmp_12

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_15 = mul nsw i32 %tmp_14, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_17 = mul nsw i32 %tmp_16, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_19 = mul nsw i32 %tmp_18, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:7  %tmp_5_1 = mul nsw i32 %tmp_4_1, %tmp_4_1

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:12  %tmp_8_1 = sub nsw i32 %sub_in_load_11, %sub_in_load_3

]]></node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:13  %tmp_9_1 = mul nsw i32 %tmp_8_1, %tmp_8_1

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge11.1:4  %sub_in_load_12 = load i32* %sub_in_addr_12, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_12"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge11.1:7  %tmp_6_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_41, i3 -3)

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge11.1:8  %tmp_7_2 = zext i11 %tmp_6_2 to i64

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge11.1:9  %sub_in_addr_13 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 %tmp_7_2

]]></node>
<StgValue><ssdm name="sub_in_addr_13"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge11.1:10  %sub_in_load_13 = load i32* %sub_in_addr_13, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_13"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="264" st_id="17" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_15 = mul nsw i32 %tmp_14, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %dist2 = add nsw i32 %tmp_15, %tmp_13

]]></node>
<StgValue><ssdm name="dist2"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_17 = mul nsw i32 %tmp_16, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_19 = mul nsw i32 %tmp_18, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:7  %tmp_5_1 = mul nsw i32 %tmp_4_1, %tmp_4_1

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:13  %tmp_9_1 = mul nsw i32 %tmp_8_1, %tmp_8_1

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:15  %tmp_1 = sub nsw i32 %sub_in_load_10, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:16  %tmp_1_1 = mul nsw i32 %tmp_1, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge11.1:10  %sub_in_load_13 = load i32* %sub_in_addr_13, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_13"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge11.2:0  %tmp_2_3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_41, i3 -2)

]]></node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge11.2:1  %tmp_3_3 = zext i11 %tmp_2_3 to i64

]]></node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge11.2:2  %sub_in_addr_14 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 %tmp_3_3

]]></node>
<StgValue><ssdm name="sub_in_addr_14"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge11.2:3  %sub_in_load_14 = load i32* %sub_in_addr_14, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="277" st_id="18" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_17 = mul nsw i32 %tmp_16, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_19 = mul nsw i32 %tmp_18, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:7  %tmp_5_1 = mul nsw i32 %tmp_4_1, %tmp_4_1

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:13  %tmp_9_1 = mul nsw i32 %tmp_8_1, %tmp_8_1

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:16  %tmp_1_1 = mul nsw i32 %tmp_1, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:17  %tmp_10_1 = sub nsw i32 %sub_in_load_11, %sub_in_load_5

]]></node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:18  %tmp_11_1 = mul nsw i32 %tmp_10_1, %tmp_10_1

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge11.2:3  %sub_in_load_14 = load i32* %sub_in_addr_14, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_14"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
._crit_edge11.2:6  %tmp_6_3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_41, i3 -1)

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge11.2:7  %tmp_7_3 = zext i11 %tmp_6_3 to i64

]]></node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge11.2:8  %sub_in_addr_15 = getelementptr [2056 x i32]* %sub_in, i64 0, i64 %tmp_7_3

]]></node>
<StgValue><ssdm name="sub_in_addr_15"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge11.2:9  %sub_in_load_15 = load i32* %sub_in_addr_15, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="289" st_id="19" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_19 = mul nsw i32 %tmp_18, %tmp_18

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %dist3 = add nsw i32 %tmp_19, %tmp_17

]]></node>
<StgValue><ssdm name="dist3"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:7  %tmp_5_1 = mul nsw i32 %tmp_4_1, %tmp_4_1

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:13  %tmp_9_1 = mul nsw i32 %tmp_8_1, %tmp_8_1

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:16  %tmp_1_1 = mul nsw i32 %tmp_1, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:18  %tmp_11_1 = mul nsw i32 %tmp_10_1, %tmp_10_1

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:20  %tmp_12_1 = sub nsw i32 %sub_in_load_10, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:21  %tmp_13_1 = mul nsw i32 %tmp_12_1, %tmp_12_1

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge11.2:9  %sub_in_load_15 = load i32* %sub_in_addr_15, align 4

]]></node>
<StgValue><ssdm name="sub_in_load_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_1_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_1_21"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_20 = icmp sgt i32 %dist0, %dist1

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_21 = icmp sgt i32 %dist0, %dist2

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %tmp_22 = icmp sgt i32 %dist0, %dist3

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:44  %tmp5 = or i1 %tmp_21, %tmp_22

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45  %or_cond1 = or i1 %tmp5, %tmp_20

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:46  br i1 %or_cond1, label %._crit_edge.0, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load = load i32* %sub_out_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_out_load"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:0  %slt1 = icmp slt i32 %dist1, %dist0

]]></node>
<StgValue><ssdm name="slt1"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:1  %rev1 = xor i1 %slt1, true

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:2  %tmp_27 = icmp sgt i32 %dist1, %dist2

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:3  %tmp_28 = icmp sgt i32 %dist1, %dist3

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:4  %tmp4 = or i1 %tmp_27, %tmp_28

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:5  %or_cond3 = or i1 %tmp4, %rev1

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:6  br i1 %or_cond3, label %._crit_edge9.0, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.0:0  %slt = icmp slt i32 %dist2, %dist0

]]></node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.0:1  %rev2 = xor i1 %slt, true

]]></node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.0:2  %slt2 = icmp slt i32 %dist2, %dist1

]]></node>
<StgValue><ssdm name="slt2"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.0:3  %rev = xor i1 %slt2, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.0:4  %tmp_32 = icmp sgt i32 %dist2, %dist3

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.0:5  %tmp3 = or i1 %rev2, %tmp_32

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.0:6  %or_cond5 = or i1 %tmp3, %rev

]]></node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.0:7  br i1 %or_cond5, label %._crit_edge10.0, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.0:0  %tmp2 = and i1 %tmp_28, %tmp_32

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.0:1  %or_cond7 = and i1 %tmp2, %tmp_22

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.0:2  br i1 %or_cond7, label %8, label %._crit_edge11.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:7  %tmp_5_1 = mul nsw i32 %tmp_4_1, %tmp_4_1

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:13  %tmp_9_1 = mul nsw i32 %tmp_8_1, %tmp_8_1

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:16  %tmp_1_1 = mul nsw i32 %tmp_1, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:18  %tmp_11_1 = mul nsw i32 %tmp_10_1, %tmp_10_1

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:21  %tmp_13_1 = mul nsw i32 %tmp_12_1, %tmp_12_1

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:22  %tmp_14_1 = sub nsw i32 %sub_in_load_11, %sub_in_load_7

]]></node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:23  %tmp_15_1 = mul nsw i32 %tmp_14_1, %tmp_14_1

]]></node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="334" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load = load i32* %sub_out_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_out_load"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_1 = load i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_1"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:13  %tmp_9_1 = mul nsw i32 %tmp_8_1, %tmp_8_1

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:14  %dist0_1 = add nsw i32 %tmp_9_1, %tmp_5_1

]]></node>
<StgValue><ssdm name="dist0_1"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:16  %tmp_1_1 = mul nsw i32 %tmp_1, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:18  %tmp_11_1 = mul nsw i32 %tmp_10_1, %tmp_10_1

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:21  %tmp_13_1 = mul nsw i32 %tmp_12_1, %tmp_12_1

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:23  %tmp_15_1 = mul nsw i32 %tmp_14_1, %tmp_14_1

]]></node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:25  %tmp_16_1 = sub nsw i32 %sub_in_load_10, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:26  %tmp_17_1 = mul nsw i32 %tmp_16_1, %tmp_16_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="344" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_1 = load i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_1"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_2 = load i32* %sub_out_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_2"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:16  %tmp_1_1 = mul nsw i32 %tmp_1, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:18  %tmp_11_1 = mul nsw i32 %tmp_10_1, %tmp_10_1

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:21  %tmp_13_1 = mul nsw i32 %tmp_12_1, %tmp_12_1

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:23  %tmp_15_1 = mul nsw i32 %tmp_14_1, %tmp_14_1

]]></node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:26  %tmp_17_1 = mul nsw i32 %tmp_16_1, %tmp_16_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:27  %tmp_18_1 = sub nsw i32 %sub_in_load_11, %sub_in_load_9

]]></node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:28  %tmp_19_1 = mul nsw i32 %tmp_18_1, %tmp_18_1

]]></node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="353" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_2 = load i32* %sub_out_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_2"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_3 = load i32* %sub_out_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_3"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:18  %tmp_11_1 = mul nsw i32 %tmp_10_1, %tmp_10_1

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:19  %dist1_1 = add nsw i32 %tmp_11_1, %tmp_1_1

]]></node>
<StgValue><ssdm name="dist1_1"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:21  %tmp_13_1 = mul nsw i32 %tmp_12_1, %tmp_12_1

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="358" st_id="23" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:23  %tmp_15_1 = mul nsw i32 %tmp_14_1, %tmp_14_1

]]></node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:26  %tmp_17_1 = mul nsw i32 %tmp_16_1, %tmp_16_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:28  %tmp_19_1 = mul nsw i32 %tmp_18_1, %tmp_18_1

]]></node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:5  %tmp_4_2 = sub nsw i32 %sub_in_load_12, %sub_in_load_1

]]></node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:6  %tmp_5_2 = mul nsw i32 %tmp_4_2, %tmp_4_2

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="363" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_3 = load i32* %sub_out_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_3"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_4 = load i32* %sub_out_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_4"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:21  %tmp_13_1 = mul nsw i32 %tmp_12_1, %tmp_12_1

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:23  %tmp_15_1 = mul nsw i32 %tmp_14_1, %tmp_14_1

]]></node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:26  %tmp_17_1 = mul nsw i32 %tmp_16_1, %tmp_16_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:28  %tmp_19_1 = mul nsw i32 %tmp_18_1, %tmp_18_1

]]></node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:6  %tmp_5_2 = mul nsw i32 %tmp_4_2, %tmp_4_2

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:11  %tmp_8_2 = sub nsw i32 %sub_in_load_13, %sub_in_load_3

]]></node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:12  %tmp_9_2 = mul nsw i32 %tmp_8_2, %tmp_8_2

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="372" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_4 = load i32* %sub_out_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_4"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_5 = load i32* %sub_out_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_5"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:23  %tmp_15_1 = mul nsw i32 %tmp_14_1, %tmp_14_1

]]></node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:24  %dist2_1 = add nsw i32 %tmp_15_1, %tmp_13_1

]]></node>
<StgValue><ssdm name="dist2_1"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:26  %tmp_17_1 = mul nsw i32 %tmp_16_1, %tmp_16_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:28  %tmp_19_1 = mul nsw i32 %tmp_18_1, %tmp_18_1

]]></node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:6  %tmp_5_2 = mul nsw i32 %tmp_4_2, %tmp_4_2

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:12  %tmp_9_2 = mul nsw i32 %tmp_8_2, %tmp_8_2

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:14  %tmp_2_22 = sub nsw i32 %sub_in_load_12, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_2_22"/></StgValue>
</operation>

<operation id="381" st_id="25" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:15  %tmp_1_2 = mul nsw i32 %tmp_2_22, %tmp_2_22

]]></node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="382" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_5 = load i32* %sub_out_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_5"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_6 = load i32* %sub_out_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_6"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:26  %tmp_17_1 = mul nsw i32 %tmp_16_1, %tmp_16_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:28  %tmp_19_1 = mul nsw i32 %tmp_18_1, %tmp_18_1

]]></node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:6  %tmp_5_2 = mul nsw i32 %tmp_4_2, %tmp_4_2

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:12  %tmp_9_2 = mul nsw i32 %tmp_8_2, %tmp_8_2

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:15  %tmp_1_2 = mul nsw i32 %tmp_2_22, %tmp_2_22

]]></node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:16  %tmp_10_2 = sub nsw i32 %sub_in_load_13, %sub_in_load_5

]]></node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:17  %tmp_11_2 = mul nsw i32 %tmp_10_2, %tmp_10_2

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="391" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_6 = load i32* %sub_out_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_6"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_7 = load i32* %sub_out_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_7"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:28  %tmp_19_1 = mul nsw i32 %tmp_18_1, %tmp_18_1

]]></node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:29  %dist3_1 = add nsw i32 %tmp_19_1, %tmp_17_1

]]></node>
<StgValue><ssdm name="dist3_1"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:6  %tmp_5_2 = mul nsw i32 %tmp_4_2, %tmp_4_2

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:12  %tmp_9_2 = mul nsw i32 %tmp_8_2, %tmp_8_2

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:15  %tmp_1_2 = mul nsw i32 %tmp_2_22, %tmp_2_22

]]></node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:17  %tmp_11_2 = mul nsw i32 %tmp_10_2, %tmp_10_2

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:19  %tmp_12_2 = sub nsw i32 %sub_in_load_12, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:20  %tmp_13_2 = mul nsw i32 %tmp_12_2, %tmp_12_2

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="401" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_7 = load i32* %sub_out_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_7"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_8 = load i32* %sub_out_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_8"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge11.0:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_1_21) nounwind

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:30  %tmp_20_1 = icmp sgt i32 %dist0_1, %dist1_1

]]></node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:31  %tmp_21_1 = icmp sgt i32 %dist0_1, %dist2_1

]]></node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.0:32  %tmp_22_1 = icmp sgt i32 %dist0_1, %dist3_1

]]></node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge11.0:33  %tmp1 = or i1 %tmp_21_1, %tmp_22_1

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge11.0:34  %or_cond1_1 = or i1 %tmp1, %tmp_20_1

]]></node>
<StgValue><ssdm name="or_cond1_1"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11.0:35  br i1 %or_cond1_1, label %._crit_edge.1, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1:0  %slt3 = icmp slt i32 %dist1_1, %dist0_1

]]></node>
<StgValue><ssdm name="slt3"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1:1  %rev3 = xor i1 %slt3, true

]]></node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1:2  %tmp_27_1 = icmp sgt i32 %dist1_1, %dist2_1

]]></node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1:3  %tmp_28_1 = icmp sgt i32 %dist1_1, %dist3_1

]]></node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1:4  %tmp9 = or i1 %tmp_27_1, %tmp_28_1

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.1:5  %or_cond3_1 = or i1 %tmp9, %rev3

]]></node>
<StgValue><ssdm name="or_cond3_1"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:6  br i1 %or_cond3_1, label %._crit_edge9.1, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.1:0  %slt4 = icmp slt i32 %dist2_1, %dist0_1

]]></node>
<StgValue><ssdm name="slt4"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.1:1  %rev4 = xor i1 %slt4, true

]]></node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.1:2  %slt5 = icmp slt i32 %dist2_1, %dist1_1

]]></node>
<StgValue><ssdm name="slt5"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.1:3  %rev5 = xor i1 %slt5, true

]]></node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.1:4  %tmp_32_1 = icmp sgt i32 %dist2_1, %dist3_1

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.1:5  %tmp8 = or i1 %rev4, %tmp_32_1

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.1:6  %or_cond5_1 = or i1 %tmp8, %rev5

]]></node>
<StgValue><ssdm name="or_cond5_1"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.1:7  br i1 %or_cond5_1, label %._crit_edge10.1, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.1:0  %tmp7 = and i1 %tmp_28_1, %tmp_32_1

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.1:1  %or_cond7_1 = and i1 %tmp7, %tmp_22_1

]]></node>
<StgValue><ssdm name="or_cond7_1"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.1:2  br i1 %or_cond7_1, label %12, label %._crit_edge11.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:6  %tmp_5_2 = mul nsw i32 %tmp_4_2, %tmp_4_2

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:12  %tmp_9_2 = mul nsw i32 %tmp_8_2, %tmp_8_2

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:15  %tmp_1_2 = mul nsw i32 %tmp_2_22, %tmp_2_22

]]></node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:17  %tmp_11_2 = mul nsw i32 %tmp_10_2, %tmp_10_2

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:20  %tmp_13_2 = mul nsw i32 %tmp_12_2, %tmp_12_2

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:21  %tmp_14_2 = sub nsw i32 %sub_in_load_13, %sub_in_load_7

]]></node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:22  %tmp_15_2 = mul nsw i32 %tmp_14_2, %tmp_14_2

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="435" st_id="29" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_8 = load i32* %sub_out_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_8"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_9 = load i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_9"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:12  %tmp_9_2 = mul nsw i32 %tmp_8_2, %tmp_8_2

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:13  %dist0_2 = add nsw i32 %tmp_9_2, %tmp_5_2

]]></node>
<StgValue><ssdm name="dist0_2"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:15  %tmp_1_2 = mul nsw i32 %tmp_2_22, %tmp_2_22

]]></node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:17  %tmp_11_2 = mul nsw i32 %tmp_10_2, %tmp_10_2

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:20  %tmp_13_2 = mul nsw i32 %tmp_12_2, %tmp_12_2

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:22  %tmp_15_2 = mul nsw i32 %tmp_14_2, %tmp_14_2

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:24  %tmp_16_2 = sub nsw i32 %sub_in_load_12, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:25  %tmp_17_2 = mul nsw i32 %tmp_16_2, %tmp_16_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="445" st_id="30" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_9 = load i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_9"/></StgValue>
</operation>

<operation id="446" st_id="30" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_10 = load i32* %sub_out_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_10"/></StgValue>
</operation>

<operation id="447" st_id="30" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:15  %tmp_1_2 = mul nsw i32 %tmp_2_22, %tmp_2_22

]]></node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="448" st_id="30" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:17  %tmp_11_2 = mul nsw i32 %tmp_10_2, %tmp_10_2

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="449" st_id="30" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:20  %tmp_13_2 = mul nsw i32 %tmp_12_2, %tmp_12_2

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:22  %tmp_15_2 = mul nsw i32 %tmp_14_2, %tmp_14_2

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="451" st_id="30" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:25  %tmp_17_2 = mul nsw i32 %tmp_16_2, %tmp_16_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="452" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:26  %tmp_18_2 = sub nsw i32 %sub_in_load_13, %sub_in_load_9

]]></node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:27  %tmp_19_2 = mul nsw i32 %tmp_18_2, %tmp_18_2

]]></node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="454" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_24 = add nsw i32 %sub_out_load_1, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="455" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_30 = add nsw i32 %sub_out_load_4, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="456" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_34 = add nsw i32 %sub_out_load_7, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_10 = load i32* %sub_out_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_10"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_37 = add nsw i32 %sub_out_load_10, %sub_in_load

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_11 = load i32* %sub_out_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_11"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:17  %tmp_11_2 = mul nsw i32 %tmp_10_2, %tmp_10_2

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:18  %dist1_2 = add nsw i32 %tmp_11_2, %tmp_1_2

]]></node>
<StgValue><ssdm name="dist1_2"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:20  %tmp_13_2 = mul nsw i32 %tmp_12_2, %tmp_12_2

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:22  %tmp_15_2 = mul nsw i32 %tmp_14_2, %tmp_14_2

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:25  %tmp_17_2 = mul nsw i32 %tmp_16_2, %tmp_16_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="465" st_id="31" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:27  %tmp_19_2 = mul nsw i32 %tmp_18_2, %tmp_18_2

]]></node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:4  %tmp_4_3 = sub nsw i32 %sub_in_load_14, %sub_in_load_1

]]></node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:5  %tmp_5_3 = mul nsw i32 %tmp_4_3, %tmp_4_3

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="468" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_23 = add nsw i32 %sub_out_load, 1

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="469" st_id="32" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_23, i32* %sub_out_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_25 = add nsw i32 %sub_out_load_2, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="471" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_31 = add nsw i32 %sub_out_load_5, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="472" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_35 = add nsw i32 %sub_out_load_8, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="473" st_id="32" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_11 = load i32* %sub_out_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_11"/></StgValue>
</operation>

<operation id="474" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_38 = add nsw i32 %sub_out_load_11, %sub_in_load_2

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="475" st_id="32" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:20  %tmp_13_2 = mul nsw i32 %tmp_12_2, %tmp_12_2

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="476" st_id="32" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:22  %tmp_15_2 = mul nsw i32 %tmp_14_2, %tmp_14_2

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="477" st_id="32" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:25  %tmp_17_2 = mul nsw i32 %tmp_16_2, %tmp_16_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="478" st_id="32" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:27  %tmp_19_2 = mul nsw i32 %tmp_18_2, %tmp_18_2

]]></node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:5  %tmp_5_3 = mul nsw i32 %tmp_4_3, %tmp_4_3

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="480" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:10  %tmp_8_3 = sub nsw i32 %sub_in_load_15, %sub_in_load_3

]]></node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="481" st_id="32" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:11  %tmp_9_3 = mul nsw i32 %tmp_8_3, %tmp_8_3

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="482" st_id="33" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_24, i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="33" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:22  %tmp_15_2 = mul nsw i32 %tmp_14_2, %tmp_14_2

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="484" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:23  %dist2_2 = add nsw i32 %tmp_15_2, %tmp_13_2

]]></node>
<StgValue><ssdm name="dist2_2"/></StgValue>
</operation>

<operation id="485" st_id="33" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:25  %tmp_17_2 = mul nsw i32 %tmp_16_2, %tmp_16_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="486" st_id="33" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:27  %tmp_19_2 = mul nsw i32 %tmp_18_2, %tmp_18_2

]]></node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="487" st_id="33" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:5  %tmp_5_3 = mul nsw i32 %tmp_4_3, %tmp_4_3

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="488" st_id="33" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:11  %tmp_9_3 = mul nsw i32 %tmp_8_3, %tmp_8_3

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="489" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:13  %tmp_3_23 = sub nsw i32 %sub_in_load_14, %sub_in_load_4

]]></node>
<StgValue><ssdm name="tmp_3_23"/></StgValue>
</operation>

<operation id="490" st_id="33" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:14  %tmp_1_3 = mul nsw i32 %tmp_3_23, %tmp_3_23

]]></node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="491" st_id="34" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_25, i32* %sub_out_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="34" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:25  %tmp_17_2 = mul nsw i32 %tmp_16_2, %tmp_16_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="494" st_id="34" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:27  %tmp_19_2 = mul nsw i32 %tmp_18_2, %tmp_18_2

]]></node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="495" st_id="34" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:5  %tmp_5_3 = mul nsw i32 %tmp_4_3, %tmp_4_3

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="496" st_id="34" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:11  %tmp_9_3 = mul nsw i32 %tmp_8_3, %tmp_8_3

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="497" st_id="34" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:14  %tmp_1_3 = mul nsw i32 %tmp_3_23, %tmp_3_23

]]></node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="498" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:15  %tmp_10_3 = sub nsw i32 %sub_in_load_15, %sub_in_load_5

]]></node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="499" st_id="34" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:16  %tmp_11_3 = mul nsw i32 %tmp_10_3, %tmp_10_3

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="500" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_29 = add nsw i32 %sub_out_load_3, 1

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="501" st_id="35" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_29, i32* %sub_out_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="35" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:27  %tmp_19_2 = mul nsw i32 %tmp_18_2, %tmp_18_2

]]></node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="503" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:28  %dist3_2 = add nsw i32 %tmp_19_2, %tmp_17_2

]]></node>
<StgValue><ssdm name="dist3_2"/></StgValue>
</operation>

<operation id="504" st_id="35" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:5  %tmp_5_3 = mul nsw i32 %tmp_4_3, %tmp_4_3

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="505" st_id="35" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:11  %tmp_9_3 = mul nsw i32 %tmp_8_3, %tmp_8_3

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="506" st_id="35" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:14  %tmp_1_3 = mul nsw i32 %tmp_3_23, %tmp_3_23

]]></node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="507" st_id="35" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:16  %tmp_11_3 = mul nsw i32 %tmp_10_3, %tmp_10_3

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="508" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:18  %tmp_12_3 = sub nsw i32 %sub_in_load_14, %sub_in_load_6

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="509" st_id="35" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:19  %tmp_13_3 = mul nsw i32 %tmp_12_3, %tmp_12_3

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="510" st_id="36" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_30, i32* %sub_out_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:29  %tmp_20_2 = icmp sgt i32 %dist0_2, %dist1_2

]]></node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="512" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:30  %tmp_21_2 = icmp sgt i32 %dist0_2, %dist2_2

]]></node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>

<operation id="513" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.1:31  %tmp_22_2 = icmp sgt i32 %dist0_2, %dist3_2

]]></node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="514" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge11.1:32  %tmp6 = or i1 %tmp_21_2, %tmp_22_2

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="515" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge11.1:33  %or_cond1_2 = or i1 %tmp6, %tmp_20_2

]]></node>
<StgValue><ssdm name="or_cond1_2"/></StgValue>
</operation>

<operation id="516" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11.1:34  br i1 %or_cond1_2, label %._crit_edge.2, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2:0  %slt6 = icmp slt i32 %dist1_2, %dist0_2

]]></node>
<StgValue><ssdm name="slt6"/></StgValue>
</operation>

<operation id="518" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2:1  %rev6 = xor i1 %slt6, true

]]></node>
<StgValue><ssdm name="rev6"/></StgValue>
</operation>

<operation id="519" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2:2  %tmp_27_2 = icmp sgt i32 %dist1_2, %dist2_2

]]></node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="520" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.2:3  %tmp_28_2 = icmp sgt i32 %dist1_2, %dist3_2

]]></node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="521" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2:4  %tmp13 = or i1 %tmp_27_2, %tmp_28_2

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="522" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.2:5  %or_cond3_2 = or i1 %tmp13, %rev6

]]></node>
<StgValue><ssdm name="or_cond3_2"/></StgValue>
</operation>

<operation id="523" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:6  br i1 %or_cond3_2, label %._crit_edge9.2, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.2:0  %slt7 = icmp slt i32 %dist2_2, %dist0_2

]]></node>
<StgValue><ssdm name="slt7"/></StgValue>
</operation>

<operation id="525" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.2:1  %rev7 = xor i1 %slt7, true

]]></node>
<StgValue><ssdm name="rev7"/></StgValue>
</operation>

<operation id="526" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.2:2  %slt8 = icmp slt i32 %dist2_2, %dist1_2

]]></node>
<StgValue><ssdm name="slt8"/></StgValue>
</operation>

<operation id="527" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.2:3  %rev8 = xor i1 %slt8, true

]]></node>
<StgValue><ssdm name="rev8"/></StgValue>
</operation>

<operation id="528" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.2:4  %tmp_32_2 = icmp sgt i32 %dist2_2, %dist3_2

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="529" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.2:5  %tmp12 = or i1 %rev7, %tmp_32_2

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="530" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.2:6  %or_cond5_2 = or i1 %tmp12, %rev8

]]></node>
<StgValue><ssdm name="or_cond5_2"/></StgValue>
</operation>

<operation id="531" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.2:7  br i1 %or_cond5_2, label %._crit_edge10.2, label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.2:0  %tmp11 = and i1 %tmp_28_2, %tmp_32_2

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="533" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.2:1  %or_cond7_2 = and i1 %tmp11, %tmp_22_2

]]></node>
<StgValue><ssdm name="or_cond7_2"/></StgValue>
</operation>

<operation id="534" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.2:2  br i1 %or_cond7_2, label %16, label %._crit_edge11.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="36" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:5  %tmp_5_3 = mul nsw i32 %tmp_4_3, %tmp_4_3

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="536" st_id="36" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:11  %tmp_9_3 = mul nsw i32 %tmp_8_3, %tmp_8_3

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="537" st_id="36" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:14  %tmp_1_3 = mul nsw i32 %tmp_3_23, %tmp_3_23

]]></node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="538" st_id="36" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:16  %tmp_11_3 = mul nsw i32 %tmp_10_3, %tmp_10_3

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="539" st_id="36" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:19  %tmp_13_3 = mul nsw i32 %tmp_12_3, %tmp_12_3

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="540" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:20  %tmp_14_3 = sub nsw i32 %sub_in_load_15, %sub_in_load_7

]]></node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="541" st_id="36" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:21  %tmp_15_3 = mul nsw i32 %tmp_14_3, %tmp_14_3

]]></node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="542" st_id="37" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_31, i32* %sub_out_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge9.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="37" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:11  %tmp_9_3 = mul nsw i32 %tmp_8_3, %tmp_8_3

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="545" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:12  %dist0_3 = add nsw i32 %tmp_9_3, %tmp_5_3

]]></node>
<StgValue><ssdm name="dist0_3"/></StgValue>
</operation>

<operation id="546" st_id="37" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:14  %tmp_1_3 = mul nsw i32 %tmp_3_23, %tmp_3_23

]]></node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="547" st_id="37" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:16  %tmp_11_3 = mul nsw i32 %tmp_10_3, %tmp_10_3

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="548" st_id="37" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:19  %tmp_13_3 = mul nsw i32 %tmp_12_3, %tmp_12_3

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="549" st_id="37" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:21  %tmp_15_3 = mul nsw i32 %tmp_14_3, %tmp_14_3

]]></node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>

<operation id="550" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:23  %tmp_16_3 = sub nsw i32 %sub_in_load_14, %sub_in_load_8

]]></node>
<StgValue><ssdm name="tmp_16_3"/></StgValue>
</operation>

<operation id="551" st_id="37" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:24  %tmp_17_3 = mul nsw i32 %tmp_16_3, %tmp_16_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="552" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_33 = add nsw i32 %sub_out_load_6, 1

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="553" st_id="38" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_33, i32* %sub_out_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="38" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:14  %tmp_1_3 = mul nsw i32 %tmp_3_23, %tmp_3_23

]]></node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="555" st_id="38" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:16  %tmp_11_3 = mul nsw i32 %tmp_10_3, %tmp_10_3

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="556" st_id="38" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:19  %tmp_13_3 = mul nsw i32 %tmp_12_3, %tmp_12_3

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="557" st_id="38" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:21  %tmp_15_3 = mul nsw i32 %tmp_14_3, %tmp_14_3

]]></node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>

<operation id="558" st_id="38" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:24  %tmp_17_3 = mul nsw i32 %tmp_16_3, %tmp_16_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="559" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:25  %tmp_18_3 = sub nsw i32 %sub_in_load_15, %sub_in_load_9

]]></node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="560" st_id="38" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:26  %tmp_19_3 = mul nsw i32 %tmp_18_3, %tmp_18_3

]]></node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="561" st_id="39" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_34, i32* %sub_out_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="39" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:16  %tmp_11_3 = mul nsw i32 %tmp_10_3, %tmp_10_3

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="563" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:17  %dist1_3 = add nsw i32 %tmp_11_3, %tmp_1_3

]]></node>
<StgValue><ssdm name="dist1_3"/></StgValue>
</operation>

<operation id="564" st_id="39" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:19  %tmp_13_3 = mul nsw i32 %tmp_12_3, %tmp_12_3

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="565" st_id="39" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:21  %tmp_15_3 = mul nsw i32 %tmp_14_3, %tmp_14_3

]]></node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>

<operation id="566" st_id="39" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:24  %tmp_17_3 = mul nsw i32 %tmp_16_3, %tmp_16_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="567" st_id="39" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:26  %tmp_19_3 = mul nsw i32 %tmp_18_3, %tmp_18_3

]]></node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="568" st_id="40" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_35, i32* %sub_out_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge10.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="40" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:19  %tmp_13_3 = mul nsw i32 %tmp_12_3, %tmp_12_3

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="571" st_id="40" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:21  %tmp_15_3 = mul nsw i32 %tmp_14_3, %tmp_14_3

]]></node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>

<operation id="572" st_id="40" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:24  %tmp_17_3 = mul nsw i32 %tmp_16_3, %tmp_16_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="573" st_id="40" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:26  %tmp_19_3 = mul nsw i32 %tmp_18_3, %tmp_18_3

]]></node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="574" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_36 = add nsw i32 %sub_out_load_9, 1

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="575" st_id="41" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_36, i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="41" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:21  %tmp_15_3 = mul nsw i32 %tmp_14_3, %tmp_14_3

]]></node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>

<operation id="577" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:22  %dist2_3 = add nsw i32 %tmp_15_3, %tmp_13_3

]]></node>
<StgValue><ssdm name="dist2_3"/></StgValue>
</operation>

<operation id="578" st_id="41" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:24  %tmp_17_3 = mul nsw i32 %tmp_16_3, %tmp_16_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="579" st_id="41" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:26  %tmp_19_3 = mul nsw i32 %tmp_18_3, %tmp_18_3

]]></node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="580" st_id="42" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_37, i32* %sub_out_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="42" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:24  %tmp_17_3 = mul nsw i32 %tmp_16_3, %tmp_16_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="582" st_id="42" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:26  %tmp_19_3 = mul nsw i32 %tmp_18_3, %tmp_18_3

]]></node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="583" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_38, i32* %sub_out_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge11.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="43" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:26  %tmp_19_3 = mul nsw i32 %tmp_18_3, %tmp_18_3

]]></node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>

<operation id="586" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:27  %dist3_3 = add nsw i32 %tmp_19_3, %tmp_17_3

]]></node>
<StgValue><ssdm name="dist3_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="587" st_id="44" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_12 = load i32* %sub_out_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_12"/></StgValue>
</operation>

<operation id="588" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:28  %tmp_20_3 = icmp sgt i32 %dist0_3, %dist1_3

]]></node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="589" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:29  %tmp_21_3 = icmp sgt i32 %dist0_3, %dist2_3

]]></node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>

<operation id="590" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge11.2:30  %tmp_22_3 = icmp sgt i32 %dist0_3, %dist3_3

]]></node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="591" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge11.2:31  %tmp10 = or i1 %tmp_21_3, %tmp_22_3

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="592" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge11.2:32  %or_cond1_3 = or i1 %tmp10, %tmp_20_3

]]></node>
<StgValue><ssdm name="or_cond1_3"/></StgValue>
</operation>

<operation id="593" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11.2:33  br i1 %or_cond1_3, label %._crit_edge.3, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3:0  %slt9 = icmp slt i32 %dist1_3, %dist0_3

]]></node>
<StgValue><ssdm name="slt9"/></StgValue>
</operation>

<operation id="595" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3:1  %rev9 = xor i1 %slt9, true

]]></node>
<StgValue><ssdm name="rev9"/></StgValue>
</operation>

<operation id="596" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3:2  %tmp_27_3 = icmp sgt i32 %dist1_3, %dist2_3

]]></node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="597" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3:3  %tmp_28_3 = icmp sgt i32 %dist1_3, %dist3_3

]]></node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="598" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3:4  %tmp16 = or i1 %tmp_27_3, %tmp_28_3

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="599" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.3:5  %or_cond3_3 = or i1 %tmp16, %rev9

]]></node>
<StgValue><ssdm name="or_cond3_3"/></StgValue>
</operation>

<operation id="600" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3:6  br i1 %or_cond3_3, label %._crit_edge9.3, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.3:0  %slt10 = icmp slt i32 %dist2_3, %dist0_3

]]></node>
<StgValue><ssdm name="slt10"/></StgValue>
</operation>

<operation id="602" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.3:1  %rev10 = xor i1 %slt10, true

]]></node>
<StgValue><ssdm name="rev10"/></StgValue>
</operation>

<operation id="603" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.3:2  %slt11 = icmp slt i32 %dist2_3, %dist1_3

]]></node>
<StgValue><ssdm name="slt11"/></StgValue>
</operation>

<operation id="604" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.3:3  %rev11 = xor i1 %slt11, true

]]></node>
<StgValue><ssdm name="rev11"/></StgValue>
</operation>

<operation id="605" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.3:4  %tmp_32_3 = icmp sgt i32 %dist2_3, %dist3_3

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="606" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.3:5  %tmp15 = or i1 %rev10, %tmp_32_3

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="607" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge9.3:6  %or_cond5_3 = or i1 %tmp15, %rev11

]]></node>
<StgValue><ssdm name="or_cond5_3"/></StgValue>
</operation>

<operation id="608" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.3:7  br i1 %or_cond5_3, label %._crit_edge10.3, label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.3:0  %tmp14 = and i1 %tmp_28_3, %tmp_32_3

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="610" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10.3:1  %or_cond7_3 = and i1 %tmp14, %tmp_22_3

]]></node>
<StgValue><ssdm name="or_cond7_3"/></StgValue>
</operation>

<operation id="611" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.3:2  br i1 %or_cond7_3, label %20, label %._crit_edge11.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="612" st_id="45" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_12 = load i32* %sub_out_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_12"/></StgValue>
</operation>

<operation id="613" st_id="45" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_13 = load i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_13"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="614" st_id="46" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_13 = load i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_13"/></StgValue>
</operation>

<operation id="615" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_14 = load i32* %sub_out_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_14"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="616" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_14 = load i32* %sub_out_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_14"/></StgValue>
</operation>

<operation id="617" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_15 = load i32* %sub_out_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_15"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="618" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_15 = load i32* %sub_out_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_15"/></StgValue>
</operation>

<operation id="619" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_16 = load i32* %sub_out_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_16"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="620" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_16 = load i32* %sub_out_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_16"/></StgValue>
</operation>

<operation id="621" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_17 = load i32* %sub_out_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_17"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="622" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_17 = load i32* %sub_out_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_17"/></StgValue>
</operation>

<operation id="623" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_18 = load i32* %sub_out_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_18"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="624" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_18 = load i32* %sub_out_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_18"/></StgValue>
</operation>

<operation id="625" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_19 = load i32* %sub_out_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_19"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="626" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_19 = load i32* %sub_out_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_19"/></StgValue>
</operation>

<operation id="627" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_20 = load i32* %sub_out_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_20"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="628" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_20 = load i32* %sub_out_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_20"/></StgValue>
</operation>

<operation id="629" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_21 = load i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_21"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="630" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_21 = load i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_21"/></StgValue>
</operation>

<operation id="631" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_22 = load i32* %sub_out_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_22"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="632" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_24_1 = add nsw i32 %sub_out_load_13, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>

<operation id="633" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_30_1 = add nsw i32 %sub_out_load_16, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="634" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_34_1 = add nsw i32 %sub_out_load_19, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="635" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_22 = load i32* %sub_out_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_22"/></StgValue>
</operation>

<operation id="636" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_37_1 = add nsw i32 %sub_out_load_22, %sub_in_load_10

]]></node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="637" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_23 = load i32* %sub_out_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_23"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="638" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_23_1 = add nsw i32 %sub_out_load_12, 1

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="639" st_id="56" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_23_1, i32* %sub_out_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_25_1 = add nsw i32 %sub_out_load_14, %sub_in_load_11

]]></node>
<StgValue><ssdm name="tmp_25_1"/></StgValue>
</operation>

<operation id="641" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_31_1 = add nsw i32 %sub_out_load_17, %sub_in_load_11

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="642" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_35_1 = add nsw i32 %sub_out_load_20, %sub_in_load_11

]]></node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="643" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_23 = load i32* %sub_out_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_23"/></StgValue>
</operation>

<operation id="644" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_38_1 = add nsw i32 %sub_out_load_23, %sub_in_load_11

]]></node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="645" st_id="57" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_24_1, i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="646" st_id="58" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_25_1, i32* %sub_out_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="648" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_29_1 = add nsw i32 %sub_out_load_15, 1

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="649" st_id="59" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_29_1, i32* %sub_out_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="650" st_id="60" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_30_1, i32* %sub_out_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="651" st_id="61" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_31_1, i32* %sub_out_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge9.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="653" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_33_1 = add nsw i32 %sub_out_load_18, 1

]]></node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="654" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_33_1, i32* %sub_out_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="655" st_id="63" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_34_1, i32* %sub_out_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="656" st_id="64" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_35_1, i32* %sub_out_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge10.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="658" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_36_1 = add nsw i32 %sub_out_load_21, 1

]]></node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="659" st_id="65" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_36_1, i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="660" st_id="66" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_37_1, i32* %sub_out_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="661" st_id="67" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_38_1, i32* %sub_out_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge11.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="663" st_id="68" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_24 = load i32* %sub_out_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_24"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="664" st_id="69" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_24 = load i32* %sub_out_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_24"/></StgValue>
</operation>

<operation id="665" st_id="69" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_25 = load i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_25"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="666" st_id="70" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_25 = load i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_25"/></StgValue>
</operation>

<operation id="667" st_id="70" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_26 = load i32* %sub_out_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_26"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="668" st_id="71" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_26 = load i32* %sub_out_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_26"/></StgValue>
</operation>

<operation id="669" st_id="71" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_27 = load i32* %sub_out_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_27"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="670" st_id="72" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_27 = load i32* %sub_out_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_27"/></StgValue>
</operation>

<operation id="671" st_id="72" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_28 = load i32* %sub_out_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_28"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="672" st_id="73" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_28 = load i32* %sub_out_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_28"/></StgValue>
</operation>

<operation id="673" st_id="73" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_29 = load i32* %sub_out_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_29"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="674" st_id="74" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_29 = load i32* %sub_out_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_29"/></StgValue>
</operation>

<operation id="675" st_id="74" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_30 = load i32* %sub_out_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_30"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="676" st_id="75" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_30 = load i32* %sub_out_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_30"/></StgValue>
</operation>

<operation id="677" st_id="75" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_31 = load i32* %sub_out_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_31"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="678" st_id="76" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_31 = load i32* %sub_out_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_31"/></StgValue>
</operation>

<operation id="679" st_id="76" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_32 = load i32* %sub_out_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_32"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="680" st_id="77" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_32 = load i32* %sub_out_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_32"/></StgValue>
</operation>

<operation id="681" st_id="77" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_33 = load i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_33"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="682" st_id="78" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_33 = load i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_33"/></StgValue>
</operation>

<operation id="683" st_id="78" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_34 = load i32* %sub_out_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_34"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="684" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_24_2 = add nsw i32 %sub_out_load_25, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>

<operation id="685" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_30_2 = add nsw i32 %sub_out_load_28, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="686" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_34_2 = add nsw i32 %sub_out_load_31, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>

<operation id="687" st_id="79" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_34 = load i32* %sub_out_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_34"/></StgValue>
</operation>

<operation id="688" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_37_2 = add nsw i32 %sub_out_load_34, %sub_in_load_12

]]></node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="689" st_id="79" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_35 = load i32* %sub_out_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_35"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="690" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_23_2 = add nsw i32 %sub_out_load_24, 1

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="691" st_id="80" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_23_2, i32* %sub_out_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_25_2 = add nsw i32 %sub_out_load_26, %sub_in_load_13

]]></node>
<StgValue><ssdm name="tmp_25_2"/></StgValue>
</operation>

<operation id="693" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_31_2 = add nsw i32 %sub_out_load_29, %sub_in_load_13

]]></node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="694" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_35_2 = add nsw i32 %sub_out_load_32, %sub_in_load_13

]]></node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="695" st_id="80" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_35 = load i32* %sub_out_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_35"/></StgValue>
</operation>

<operation id="696" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_38_2 = add nsw i32 %sub_out_load_35, %sub_in_load_13

]]></node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="697" st_id="81" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_24_2, i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="698" st_id="82" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_25_2, i32* %sub_out_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="700" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_29_2 = add nsw i32 %sub_out_load_27, 1

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="701" st_id="83" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_29_2, i32* %sub_out_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="702" st_id="84" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_30_2, i32* %sub_out_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="703" st_id="85" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_31_2, i32* %sub_out_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge9.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="705" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_33_2 = add nsw i32 %sub_out_load_30, 1

]]></node>
<StgValue><ssdm name="tmp_33_2"/></StgValue>
</operation>

<operation id="706" st_id="86" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_33_2, i32* %sub_out_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="707" st_id="87" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_34_2, i32* %sub_out_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="708" st_id="88" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_35_2, i32* %sub_out_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge10.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="710" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_36_2 = add nsw i32 %sub_out_load_33, 1

]]></node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="711" st_id="89" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_36_2, i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="712" st_id="90" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_37_2, i32* %sub_out_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="713" st_id="91" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_38_2, i32* %sub_out_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge11.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="715" st_id="92" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_36 = load i32* %sub_out_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_36"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="716" st_id="93" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_36 = load i32* %sub_out_addr_10, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_36"/></StgValue>
</operation>

<operation id="717" st_id="93" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_37 = load i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_37"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="718" st_id="94" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_37 = load i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_37"/></StgValue>
</operation>

<operation id="719" st_id="94" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_38 = load i32* %sub_out_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_38"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="720" st_id="95" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_38 = load i32* %sub_out_addr_11, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_38"/></StgValue>
</operation>

<operation id="721" st_id="95" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_39 = load i32* %sub_out_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_39"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="722" st_id="96" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_39 = load i32* %sub_out_addr_7, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_39"/></StgValue>
</operation>

<operation id="723" st_id="96" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_40 = load i32* %sub_out_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_40"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="724" st_id="97" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_40 = load i32* %sub_out_addr_8, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_40"/></StgValue>
</operation>

<operation id="725" st_id="97" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_41 = load i32* %sub_out_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_41"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="726" st_id="98" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_41 = load i32* %sub_out_addr_9, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_41"/></StgValue>
</operation>

<operation id="727" st_id="98" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_42 = load i32* %sub_out_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_42"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="728" st_id="99" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_42 = load i32* %sub_out_addr_4, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_42"/></StgValue>
</operation>

<operation id="729" st_id="99" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_43 = load i32* %sub_out_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_43"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="730" st_id="100" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_43 = load i32* %sub_out_addr_5, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_43"/></StgValue>
</operation>

<operation id="731" st_id="100" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_44 = load i32* %sub_out_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_44"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="732" st_id="101" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_44 = load i32* %sub_out_addr_6, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_44"/></StgValue>
</operation>

<operation id="733" st_id="101" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_45 = load i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_45"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="734" st_id="102" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="4">
<![CDATA[
:0  %sub_out_load_45 = load i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_45"/></StgValue>
</operation>

<operation id="735" st_id="102" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_46 = load i32* %sub_out_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_46"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="736" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_24_3 = add nsw i32 %sub_out_load_37, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>

<operation id="737" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_30_3 = add nsw i32 %sub_out_load_40, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_30_3"/></StgValue>
</operation>

<operation id="738" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_34_3 = add nsw i32 %sub_out_load_43, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_34_3"/></StgValue>
</operation>

<operation id="739" st_id="103" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="4">
<![CDATA[
:3  %sub_out_load_46 = load i32* %sub_out_addr_2, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_46"/></StgValue>
</operation>

<operation id="740" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_37_3 = add nsw i32 %sub_out_load_46, %sub_in_load_14

]]></node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="741" st_id="103" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_47 = load i32* %sub_out_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_47"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="742" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_23_3 = add nsw i32 %sub_out_load_36, 1

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="743" st_id="104" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_23_3, i32* %sub_out_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_25_3 = add nsw i32 %sub_out_load_38, %sub_in_load_15

]]></node>
<StgValue><ssdm name="tmp_25_3"/></StgValue>
</operation>

<operation id="745" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_31_3 = add nsw i32 %sub_out_load_41, %sub_in_load_15

]]></node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>

<operation id="746" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_35_3 = add nsw i32 %sub_out_load_44, %sub_in_load_15

]]></node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="747" st_id="104" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="4">
<![CDATA[
:6  %sub_out_load_47 = load i32* %sub_out_addr_3, align 4

]]></node>
<StgValue><ssdm name="sub_out_load_47"/></StgValue>
</operation>

<operation id="748" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_38_3 = add nsw i32 %sub_out_load_47, %sub_in_load_15

]]></node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="749" st_id="105" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_24_3, i32* %sub_out_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="750" st_id="106" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_25_3, i32* %sub_out_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="752" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_29_3 = add nsw i32 %sub_out_load_39, 1

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="753" st_id="107" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_29_3, i32* %sub_out_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="754" st_id="108" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_30_3, i32* %sub_out_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="755" st_id="109" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_31_3, i32* %sub_out_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge9.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="757" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_33_3 = add nsw i32 %sub_out_load_42, 1

]]></node>
<StgValue><ssdm name="tmp_33_3"/></StgValue>
</operation>

<operation id="758" st_id="110" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_33_3, i32* %sub_out_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="759" st_id="111" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_34_3, i32* %sub_out_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="760" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_35_3, i32* %sub_out_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond5_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge10.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="762" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_36_3 = add nsw i32 %sub_out_load_45, 1

]]></node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="763" st_id="113" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store i32 %tmp_36_3, i32* %sub_out_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="764" st_id="114" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %tmp_37_3, i32* %sub_out_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="765" st_id="115" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store i32 %tmp_38_3, i32* %sub_out_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond7_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge11.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="767" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
