
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
ENTITY HS_dataflowtest IS
END HS_dataflowtest;
 
ARCHITECTURE behavior OF HS_dataflowtest IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT HS_dataflow
    PORT(
         a : IN  std_logic;
         b : IN  std_logic;
         diff : OUT  std_logic;
         borrow : OUT  std_logic
        );
    END COMPONENT;
    

   --Inputs
   signal a : std_logic := '0';
   signal b : std_logic := '0';

 	--Outputs
   signal diff : std_logic;
   signal borrow : std_logic;
   -- No clocks detected in port list. Replace <clock> below with 
   -- appropriate port name 
 
  
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: HS_dataflow PORT MAP (
          a => a,
          b => b,
          diff => diff,
          borrow => borrow
        );

   -- Clock process definitions
 

   -- Stimulus process
   process
   begin		
    a<='0';
	 b<='0';
	 wait for 5 ns;
	  a<='0';
	 b<='1';
	 wait for 5 ns;
	  a<='1';
	 b<='0';
	 wait for 5 ns;
	  a<='1';
	 b<='1';
	 wait for 5 ns;
   end process;

END;
