
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001f4  00800100  000089b8  00008a4c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000089b8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000003a4  008002f4  008002f4  00008c40  2**0
                  ALLOC
  3 .stab         00019a88  00000000  00000000  00008c40  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00006c60  00000000  00000000  000226c8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 70 05 	jmp	0xae0	; 0xae0 <__ctors_end>
       4:	0c 94 9e 26 	jmp	0x4d3c	; 0x4d3c <__vector_1>
       8:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
       c:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      10:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      14:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      18:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      1c:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      20:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      24:	0c 94 41 26 	jmp	0x4c82	; 0x4c82 <__vector_9>
      28:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      2c:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      30:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      34:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      38:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      3c:	0c 94 bd 25 	jmp	0x4b7a	; 0x4b7a <__vector_15>
      40:	0c 94 bd 25 	jmp	0x4b7a	; 0x4b7a <__vector_15>
      44:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      48:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      4c:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      50:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      54:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      58:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      5c:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      60:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      64:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      68:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      6c:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      70:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      74:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      78:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      7c:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      80:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      84:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      88:	0c 94 8f 05 	jmp	0xb1e	; 0xb1e <__bad_interrupt>
      8c:	2f 17       	cp	r18, r31
      8e:	35 17       	cp	r19, r21
      90:	38 17       	cp	r19, r24
      92:	3b 17       	cp	r19, r27
      94:	3e 17       	cp	r19, r30
      96:	41 17       	cp	r20, r17
      98:	47 17       	cp	r20, r23
      9a:	44 17       	cp	r20, r20
      9c:	4a 17       	cp	r20, r26
      9e:	4d 17       	cp	r20, r29
      a0:	50 17       	cp	r21, r16
      a2:	59 17       	cp	r21, r25
      a4:	5c 17       	cp	r21, r28
      a6:	5f 17       	cp	r21, r31
      a8:	62 17       	cp	r22, r18
      aa:	56 17       	cp	r21, r22
      ac:	2c 17       	cp	r18, r28
      ae:	32 17       	cp	r19, r18
      b0:	65 17       	cp	r22, r21
      b2:	68 17       	cp	r22, r24
      b4:	53 17       	cp	r21, r19
      b6:	29 17       	cp	r18, r25
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <font5x7+0x42e>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2158>:
     13a:	54 61 73 6b 33 20 46 49 4e 49 53 48 45 44 0d 0a     Task3 FINISHED..
	...

0000014b <__c.2156>:
     14b:	54 32 20 65 72 72 6f 72 20 70 6f 73 74 0d 0a 00     T2 error post...

0000015b <__c.2154>:
     15b:	54 61 73 6b 33 20 69 73 20 72 75 6e 6e 69 6e 67     Task3 is running
     16b:	2e 2e 2e 0d 0a 00                                   ......

00000171 <__c.2152>:
     171:	54 32 20 65 72 72 6f 72 20 70 65 6e 64 0d 0a 00     T2 error pend...

00000181 <__c.2150>:
     181:	54 61 73 6b 33 20 53 54 41 52 54 45 44 0d 0a 00     Task3 STARTED...

00000191 <__c.2143>:
     191:	54 61 73 6b 32 20 72 65 6c 65 61 73 65 64 20 73     Task2 released s
     1a1:	65 6d 61 70 68 6f 72 65 0d 0a 00                    emaphore...

000001ac <__c.2141>:
     1ac:	54 32 20 65 72 72 6f 72 20 70 6f 73 74 0d 0a 00     T2 error post...

000001bc <__c.2139>:
     1bc:	54 61 73 6b 32 20 68 6f 6c 64 69 6e 67 20 73 65     Task2 holding se
     1cc:	6d 61 70 68 6f 72 65 0d 0a 00                       maphore...

000001d6 <__c.2137>:
     1d6:	54 32 20 65 72 72 6f 72 20 70 65 6e 64 0d 0a 00     T2 error pend...

000001e6 <__c.2135>:
     1e6:	54 61 73 6b 32 20 61 63 63 65 73 73 69 6e 67 20     Task2 accessing 
     1f6:	73 65 6d 61 70 68 6f 72 65 0d 0a 00                 semaphore...

00000202 <__c.2128>:
     202:	54 61 73 6b 31 20 72 65 6c 65 61 73 65 64 20 73     Task1 released s
     212:	65 6d 61 70 68 6f 72 65 0d 0a 00                    emaphore...

0000021d <__c.2126>:
     21d:	54 31 20 65 72 72 6f 72 20 70 6f 73 74 0d 0a 00     T1 error post...

0000022d <__c.2124>:
     22d:	54 61 73 6b 31 20 68 6f 6c 64 69 6e 67 20 73 65     Task1 holding se
     23d:	6d 61 70 68 6f 72 65 0d 0a 00                       maphore...

00000247 <__c.2122>:
     247:	54 31 20 65 72 72 6f 72 20 70 65 6e 64 0d 0a 00     T1 error pend...

00000257 <__c.2120>:
     257:	54 61 73 6b 31 20 61 63 63 65 73 73 69 6e 67 20     Task1 accessing 
     267:	73 65 6d 61 70 68 6f 72 65 0d 0a 00                 semaphore...

00000273 <__c.2114>:
     273:	45 72 72 6f 72 20 63 72 65 61 74 69 6e 67 20 73     Error creating s
     283:	65 6d 0d 0a 00                                      em...

00000288 <__c.2204>:
     288:	55 4e 4b 4f 57 4e 00                                UNKOWN.

0000028f <__c.2201>:
     28f:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

0000029e <__c.2198>:
     29e:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

000002af <__c.2195>:
     2af:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     2bf:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

000002ca <__c.2192>:
     2ca:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     2da:	20 53 69 67 6e 61 6c 00                              Signal.

000002e2 <__c.2189>:
     2e2:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     2f2:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

00000302 <__c.2186>:
     302:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     312:	72 6f 72 00                                         ror.

00000316 <__c.2183>:
     316:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

00000327 <__c.2180>:
     327:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     337:	61 72 74 00                                         art.

0000033b <__c.2177>:
     33b:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

0000034a <__c.2174>:
     34a:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     35a:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

00000365 <__c.2171>:
     365:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000371 <__c.2168>:
     371:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     381:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     391:	20 6f 6b 3f 00                                       ok?.

00000396 <__c.2165>:
     396:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     3a6:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

000003b4 <__c.2162>:
     3b4:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     3c4:	72 74 00                                            rt.

000003c7 <__c.2159>:
     3c7:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     3d7:	49 44 00                                            ID.

000003da <__c.2156>:
     3da:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     3ea:	20 57 61 6b 65 75 70 00                              Wakeup.

000003f2 <__c.2153>:
     3f2:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     402:	6c 61 74 65 64 00                                   lated.

00000408 <__c.2150>:
     408:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     418:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

00000423 <__c.2147>:
     423:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     433:	69 6e 74 65 72 00                                   inter.

00000439 <__c.2144>:
     439:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     449:	6c 6f 77 00                                         low.

0000044d <__c.2141>:
     44d:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     45d:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     46d:	6e 6f 75 67 68 21 00                                nough!.

00000474 <__c.2137>:
     474:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     484:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     494:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     4a4:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

000004b0 <__c.2134>:
     4b0:	29 3a 20 00                                         ): .

000004b4 <__c.2132>:
     4b4:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

000004c0 <__c.2057>:
     4c0:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

000004cf <__c.2132>:
     4cf:	0a 0d 00                                            ...

000004d2 <__c.2127>:
     4d2:	6e 72 6b 5f 71 75 65 75 65 3a 20 00                 nrk_queue: .

000004de <font5x7>:
     4de:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     4ee:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     506:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     516:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     52e:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     53e:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     54e:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     55e:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     56e:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     57e:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     58e:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     59e:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     5ae:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     5be:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     5ce:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     5de:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     5ee:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     5fe:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     60e:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     61e:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     62e:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     63e:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     64e:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     65e:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     66e:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     67e:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     68e:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     69e:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     6ae:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     6be:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     6ce:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     6de:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     6ee:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     6fe:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     70e:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     71e:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     72e:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     73e:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     74e:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     76a:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     77a:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     7ba:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     802:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     812:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     822:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     832:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     842:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     86a:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     87a:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     88a:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     89a:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     8aa:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     8ba:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     8ca:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     8f2:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     902:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     912:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     92a:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     93a:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     94a:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     95a:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     96a:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     97a:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     98a:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     99a:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     9aa:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     9ba:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     9ca:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     9da:	51 50 51 3c                                         QPQ<

000009de <__c.1865>:
     9de:	6e 61 6e 00                                         nan.

000009e2 <__c.1863>:
     9e2:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     9f2:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     a02:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     a12:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     a22:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     a32:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     a42:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     a52:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     a62:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     a72:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     a82:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     a92:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     aa2:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     ab2:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     ac2:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     ad2:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000ae0 <__ctors_end>:
     ae0:	11 24       	eor	r1, r1
     ae2:	1f be       	out	0x3f, r1	; 63
     ae4:	cf ef       	ldi	r28, 0xFF	; 255
     ae6:	d0 e1       	ldi	r29, 0x10	; 16
     ae8:	de bf       	out	0x3e, r29	; 62
     aea:	cd bf       	out	0x3d, r28	; 61

00000aec <__do_copy_data>:
     aec:	12 e0       	ldi	r17, 0x02	; 2
     aee:	a0 e0       	ldi	r26, 0x00	; 0
     af0:	b1 e0       	ldi	r27, 0x01	; 1
     af2:	e8 eb       	ldi	r30, 0xB8	; 184
     af4:	f9 e8       	ldi	r31, 0x89	; 137
     af6:	00 e0       	ldi	r16, 0x00	; 0
     af8:	0b bf       	out	0x3b, r16	; 59
     afa:	02 c0       	rjmp	.+4      	; 0xb00 <__do_copy_data+0x14>
     afc:	07 90       	elpm	r0, Z+
     afe:	0d 92       	st	X+, r0
     b00:	a4 3f       	cpi	r26, 0xF4	; 244
     b02:	b1 07       	cpc	r27, r17
     b04:	d9 f7       	brne	.-10     	; 0xafc <__do_copy_data+0x10>

00000b06 <__do_clear_bss>:
     b06:	16 e0       	ldi	r17, 0x06	; 6
     b08:	a4 ef       	ldi	r26, 0xF4	; 244
     b0a:	b2 e0       	ldi	r27, 0x02	; 2
     b0c:	01 c0       	rjmp	.+2      	; 0xb10 <.do_clear_bss_start>

00000b0e <.do_clear_bss_loop>:
     b0e:	1d 92       	st	X+, r1

00000b10 <.do_clear_bss_start>:
     b10:	a8 39       	cpi	r26, 0x98	; 152
     b12:	b1 07       	cpc	r27, r17
     b14:	e1 f7       	brne	.-8      	; 0xb0e <.do_clear_bss_loop>
     b16:	0e 94 ad 07 	call	0xf5a	; 0xf5a <main>
     b1a:	0c 94 da 44 	jmp	0x89b4	; 0x89b4 <_exit>

00000b1e <__bad_interrupt>:
     b1e:	0c 94 93 25 	jmp	0x4b26	; 0x4b26 <__vector_default>

00000b22 <Task3>:


}

void Task3()
{
     b22:	1f 93       	push	r17
     b24:	cf 93       	push	r28
     b26:	df 93       	push	r29
    //a task that is used to check if our implementation is correct. this task should norally be able to preempt
    //any other task if it has the earliest absolute deadline
    uint8_t cnt;
    int8_t v;

    printf( "Task3 PID=%d\r\n",nrk_get_pid());
     b28:	0e 94 d3 1f 	call	0x3fa6	; 0x3fa6 <nrk_get_pid>
     b2c:	00 d0       	rcall	.+0      	; 0xb2e <Task3+0xc>
     b2e:	00 d0       	rcall	.+0      	; 0xb30 <Task3+0xe>
     b30:	ed b7       	in	r30, 0x3d	; 61
     b32:	fe b7       	in	r31, 0x3e	; 62
     b34:	31 96       	adiw	r30, 0x01	; 1
     b36:	20 e0       	ldi	r18, 0x00	; 0
     b38:	31 e0       	ldi	r19, 0x01	; 1
     b3a:	ad b7       	in	r26, 0x3d	; 61
     b3c:	be b7       	in	r27, 0x3e	; 62
     b3e:	12 96       	adiw	r26, 0x02	; 2
     b40:	3c 93       	st	X, r19
     b42:	2e 93       	st	-X, r18
     b44:	11 97       	sbiw	r26, 0x01	; 1
     b46:	82 83       	std	Z+2, r24	; 0x02
     b48:	13 82       	std	Z+3, r1	; 0x03
     b4a:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
     b4e:	0f 90       	pop	r0
     b50:	0f 90       	pop	r0
     b52:	0f 90       	pop	r0
     b54:	0f 90       	pop	r0
    cnt=0;
     b56:	10 e0       	ldi	r17, 0x00	; 0
    while(1) {
	nrk_led_toggle(ORANGE_LED);
	printf( "Task1 cnt=%d\r\n",cnt );
     b58:	cf e0       	ldi	r28, 0x0F	; 15
     b5a:	d1 e0       	ldi	r29, 0x01	; 1
    int8_t v;

    printf( "Task3 PID=%d\r\n",nrk_get_pid());
    cnt=0;
    while(1) {
	nrk_led_toggle(ORANGE_LED);
     b5c:	80 e0       	ldi	r24, 0x00	; 0
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	0e 94 8e 12 	call	0x251c	; 0x251c <nrk_led_toggle>
	printf( "Task1 cnt=%d\r\n",cnt );
     b64:	00 d0       	rcall	.+0      	; 0xb66 <Task3+0x44>
     b66:	00 d0       	rcall	.+0      	; 0xb68 <Task3+0x46>
     b68:	ed b7       	in	r30, 0x3d	; 61
     b6a:	fe b7       	in	r31, 0x3e	; 62
     b6c:	31 96       	adiw	r30, 0x01	; 1
     b6e:	ad b7       	in	r26, 0x3d	; 61
     b70:	be b7       	in	r27, 0x3e	; 62
     b72:	12 96       	adiw	r26, 0x02	; 2
     b74:	dc 93       	st	X, r29
     b76:	ce 93       	st	-X, r28
     b78:	11 97       	sbiw	r26, 0x01	; 1
     b7a:	12 83       	std	Z+2, r17	; 0x02
     b7c:	13 82       	std	Z+3, r1	; 0x03
     b7e:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
	nrk_kprintf( PSTR("Task3 STARTED\r\n"));
     b82:	0f 90       	pop	r0
     b84:	0f 90       	pop	r0
     b86:	0f 90       	pop	r0
     b88:	0f 90       	pop	r0
     b8a:	81 e8       	ldi	r24, 0x81	; 129
     b8c:	91 e0       	ldi	r25, 0x01	; 1
     b8e:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	//v = nrk_sem_pend(my_semaphore);
	if(v==NRK_ERROR) nrk_kprintf( PSTR("T2 error pend\r\n"));
	nrk_kprintf( PSTR("Task3 is running...\r\n"));
     b92:	8b e5       	ldi	r24, 0x5B	; 91
     b94:	91 e0       	ldi	r25, 0x01	; 1
     b96:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	// wait some time inside semaphore to show the effect
	nrk_wait_until_next_period();
     b9a:	0e 94 40 1f 	call	0x3e80	; 0x3e80 <nrk_wait_until_next_period>
	//v = nrk_sem_post(my_semaphore);
	if(v==NRK_ERROR) nrk_kprintf( PSTR("T2 error post\r\n"));
	nrk_kprintf( PSTR("Task3 FINISHED\r\n"));
     b9e:	8a e3       	ldi	r24, 0x3A	; 58
     ba0:	91 e0       	ldi	r25, 0x01	; 1
     ba2:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	nrk_wait_until_next_period();
     ba6:	0e 94 40 1f 	call	0x3e80	; 0x3e80 <nrk_wait_until_next_period>
	cnt++;
     baa:	1f 5f       	subi	r17, 0xFF	; 255
    }
     bac:	d7 cf       	rjmp	.-82     	; 0xb5c <Task3+0x3a>

00000bae <Task2>:
	cnt++;
    }
}

void Task2()
{
     bae:	1f 93       	push	r17
     bb0:	cf 93       	push	r28
     bb2:	df 93       	push	r29
    uint8_t cnt;
    int8_t v;

    printf( "Task2 PID=%d\r\n",nrk_get_pid());
     bb4:	0e 94 d3 1f 	call	0x3fa6	; 0x3fa6 <nrk_get_pid>
     bb8:	00 d0       	rcall	.+0      	; 0xbba <Task2+0xc>
     bba:	00 d0       	rcall	.+0      	; 0xbbc <Task2+0xe>
     bbc:	ed b7       	in	r30, 0x3d	; 61
     bbe:	fe b7       	in	r31, 0x3e	; 62
     bc0:	31 96       	adiw	r30, 0x01	; 1
     bc2:	2e e1       	ldi	r18, 0x1E	; 30
     bc4:	31 e0       	ldi	r19, 0x01	; 1
     bc6:	ad b7       	in	r26, 0x3d	; 61
     bc8:	be b7       	in	r27, 0x3e	; 62
     bca:	12 96       	adiw	r26, 0x02	; 2
     bcc:	3c 93       	st	X, r19
     bce:	2e 93       	st	-X, r18
     bd0:	11 97       	sbiw	r26, 0x01	; 1
     bd2:	82 83       	std	Z+2, r24	; 0x02
     bd4:	13 82       	std	Z+3, r1	; 0x03
     bd6:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
     bda:	0f 90       	pop	r0
     bdc:	0f 90       	pop	r0
     bde:	0f 90       	pop	r0
     be0:	0f 90       	pop	r0
    cnt=0;
     be2:	10 e0       	ldi	r17, 0x00	; 0
    while(1) {
	nrk_led_toggle(ORANGE_LED);
	printf( "Task1 cnt=%d\r\n",cnt );
     be4:	cf e0       	ldi	r28, 0x0F	; 15
     be6:	d1 e0       	ldi	r29, 0x01	; 1
    int8_t v;

    printf( "Task2 PID=%d\r\n",nrk_get_pid());
    cnt=0;
    while(1) {
	nrk_led_toggle(ORANGE_LED);
     be8:	80 e0       	ldi	r24, 0x00	; 0
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	0e 94 8e 12 	call	0x251c	; 0x251c <nrk_led_toggle>
	printf( "Task1 cnt=%d\r\n",cnt );
     bf0:	00 d0       	rcall	.+0      	; 0xbf2 <Task2+0x44>
     bf2:	00 d0       	rcall	.+0      	; 0xbf4 <Task2+0x46>
     bf4:	ed b7       	in	r30, 0x3d	; 61
     bf6:	fe b7       	in	r31, 0x3e	; 62
     bf8:	31 96       	adiw	r30, 0x01	; 1
     bfa:	ad b7       	in	r26, 0x3d	; 61
     bfc:	be b7       	in	r27, 0x3e	; 62
     bfe:	12 96       	adiw	r26, 0x02	; 2
     c00:	dc 93       	st	X, r29
     c02:	ce 93       	st	-X, r28
     c04:	11 97       	sbiw	r26, 0x01	; 1
     c06:	12 83       	std	Z+2, r17	; 0x02
     c08:	13 82       	std	Z+3, r1	; 0x03
     c0a:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
	nrk_kprintf( PSTR("Task2 accessing semaphore\r\n"));
     c0e:	0f 90       	pop	r0
     c10:	0f 90       	pop	r0
     c12:	0f 90       	pop	r0
     c14:	0f 90       	pop	r0
     c16:	86 ee       	ldi	r24, 0xE6	; 230
     c18:	91 e0       	ldi	r25, 0x01	; 1
     c1a:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	v = nrk_sem_pend(my_semaphore);
     c1e:	80 91 86 03 	lds	r24, 0x0386
     c22:	90 91 87 03 	lds	r25, 0x0387
     c26:	0e 94 db 1b 	call	0x37b6	; 0x37b6 <nrk_sem_pend>
	if(v==NRK_ERROR) nrk_kprintf( PSTR("T2 error pend\r\n"));
     c2a:	8f 3f       	cpi	r24, 0xFF	; 255
     c2c:	21 f4       	brne	.+8      	; 0xc36 <Task2+0x88>
     c2e:	86 ed       	ldi	r24, 0xD6	; 214
     c30:	91 e0       	ldi	r25, 0x01	; 1
     c32:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	nrk_kprintf( PSTR("Task2 holding semaphore\r\n"));
     c36:	8c eb       	ldi	r24, 0xBC	; 188
     c38:	91 e0       	ldi	r25, 0x01	; 1
     c3a:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	// wait some time inside semaphore to show the effect
	nrk_wait_until_next_period();
     c3e:	0e 94 40 1f 	call	0x3e80	; 0x3e80 <nrk_wait_until_next_period>
	v = nrk_sem_post(my_semaphore);
     c42:	80 91 86 03 	lds	r24, 0x0386
     c46:	90 91 87 03 	lds	r25, 0x0387
     c4a:	0e 94 7e 1b 	call	0x36fc	; 0x36fc <nrk_sem_post>
	if(v==NRK_ERROR) nrk_kprintf( PSTR("T2 error post\r\n"));
     c4e:	8f 3f       	cpi	r24, 0xFF	; 255
     c50:	21 f4       	brne	.+8      	; 0xc5a <Task2+0xac>
     c52:	8c ea       	ldi	r24, 0xAC	; 172
     c54:	91 e0       	ldi	r25, 0x01	; 1
     c56:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	nrk_kprintf( PSTR("Task2 released semaphore\r\n"));
     c5a:	81 e9       	ldi	r24, 0x91	; 145
     c5c:	91 e0       	ldi	r25, 0x01	; 1
     c5e:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	nrk_wait_until_next_period();
     c62:	0e 94 40 1f 	call	0x3e80	; 0x3e80 <nrk_wait_until_next_period>
	cnt++;
     c66:	1f 5f       	subi	r17, 0xFF	; 255
    }
     c68:	bf cf       	rjmp	.-130    	; 0xbe8 <Task2+0x3a>

00000c6a <Task1>:
    return 0;
}


void Task1()
{
     c6a:	0f 93       	push	r16
     c6c:	1f 93       	push	r17
     c6e:	cf 93       	push	r28
     c70:	df 93       	push	r29
    uint16_t cnt;
    int8_t v;

    printf( "My node's address is %d\r\n",NODE_ADDR );
     c72:	00 d0       	rcall	.+0      	; 0xc74 <Task1+0xa>
     c74:	00 d0       	rcall	.+0      	; 0xc76 <Task1+0xc>
     c76:	8d e2       	ldi	r24, 0x2D	; 45
     c78:	91 e0       	ldi	r25, 0x01	; 1
     c7a:	ad b7       	in	r26, 0x3d	; 61
     c7c:	be b7       	in	r27, 0x3e	; 62
     c7e:	12 96       	adiw	r26, 0x02	; 2
     c80:	9c 93       	st	X, r25
     c82:	8e 93       	st	-X, r24
     c84:	11 97       	sbiw	r26, 0x01	; 1
     c86:	14 96       	adiw	r26, 0x04	; 4
     c88:	1c 92       	st	X, r1
     c8a:	1e 92       	st	-X, r1
     c8c:	13 97       	sbiw	r26, 0x03	; 3
     c8e:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>

    printf( "Task1 PID=%d\r\n",nrk_get_pid());
     c92:	0f 90       	pop	r0
     c94:	0f 90       	pop	r0
     c96:	0f 90       	pop	r0
     c98:	0f 90       	pop	r0
     c9a:	0e 94 d3 1f 	call	0x3fa6	; 0x3fa6 <nrk_get_pid>
     c9e:	00 d0       	rcall	.+0      	; 0xca0 <Task1+0x36>
     ca0:	00 d0       	rcall	.+0      	; 0xca2 <Task1+0x38>
     ca2:	ed b7       	in	r30, 0x3d	; 61
     ca4:	fe b7       	in	r31, 0x3e	; 62
     ca6:	31 96       	adiw	r30, 0x01	; 1
     ca8:	27 e4       	ldi	r18, 0x47	; 71
     caa:	31 e0       	ldi	r19, 0x01	; 1
     cac:	ad b7       	in	r26, 0x3d	; 61
     cae:	be b7       	in	r27, 0x3e	; 62
     cb0:	12 96       	adiw	r26, 0x02	; 2
     cb2:	3c 93       	st	X, r19
     cb4:	2e 93       	st	-X, r18
     cb6:	11 97       	sbiw	r26, 0x01	; 1
     cb8:	82 83       	std	Z+2, r24	; 0x02
     cba:	13 82       	std	Z+3, r1	; 0x03
     cbc:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
     cc0:	0f 90       	pop	r0
     cc2:	0f 90       	pop	r0
     cc4:	0f 90       	pop	r0
     cc6:	0f 90       	pop	r0
    cnt=0;
     cc8:	c0 e0       	ldi	r28, 0x00	; 0
     cca:	d0 e0       	ldi	r29, 0x00	; 0
    while(1) {
	nrk_led_toggle(ORANGE_LED);
	printf( "Task1 cnt=%d\r\n",cnt );
     ccc:	0f e0       	ldi	r16, 0x0F	; 15
     cce:	11 e0       	ldi	r17, 0x01	; 1
    printf( "My node's address is %d\r\n",NODE_ADDR );

    printf( "Task1 PID=%d\r\n",nrk_get_pid());
    cnt=0;
    while(1) {
	nrk_led_toggle(ORANGE_LED);
     cd0:	80 e0       	ldi	r24, 0x00	; 0
     cd2:	90 e0       	ldi	r25, 0x00	; 0
     cd4:	0e 94 8e 12 	call	0x251c	; 0x251c <nrk_led_toggle>
	printf( "Task1 cnt=%d\r\n",cnt );
     cd8:	00 d0       	rcall	.+0      	; 0xcda <Task1+0x70>
     cda:	00 d0       	rcall	.+0      	; 0xcdc <Task1+0x72>
     cdc:	ed b7       	in	r30, 0x3d	; 61
     cde:	fe b7       	in	r31, 0x3e	; 62
     ce0:	12 83       	std	Z+2, r17	; 0x02
     ce2:	01 83       	std	Z+1, r16	; 0x01
     ce4:	d4 83       	std	Z+4, r29	; 0x04
     ce6:	c3 83       	std	Z+3, r28	; 0x03
     ce8:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
	nrk_kprintf( PSTR("Task1 accessing semaphore\r\n"));
     cec:	0f 90       	pop	r0
     cee:	0f 90       	pop	r0
     cf0:	0f 90       	pop	r0
     cf2:	0f 90       	pop	r0
     cf4:	87 e5       	ldi	r24, 0x57	; 87
     cf6:	92 e0       	ldi	r25, 0x02	; 2
     cf8:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	v = nrk_sem_pend(my_semaphore);
     cfc:	80 91 86 03 	lds	r24, 0x0386
     d00:	90 91 87 03 	lds	r25, 0x0387
     d04:	0e 94 db 1b 	call	0x37b6	; 0x37b6 <nrk_sem_pend>
	if(v==NRK_ERROR) nrk_kprintf( PSTR("T1 error pend\r\n"));
     d08:	8f 3f       	cpi	r24, 0xFF	; 255
     d0a:	21 f4       	brne	.+8      	; 0xd14 <Task1+0xaa>
     d0c:	87 e4       	ldi	r24, 0x47	; 71
     d0e:	92 e0       	ldi	r25, 0x02	; 2
     d10:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	nrk_kprintf( PSTR("Task1 holding semaphore\r\n"));
     d14:	8d e2       	ldi	r24, 0x2D	; 45
     d16:	92 e0       	ldi	r25, 0x02	; 2
     d18:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	// wait some time inside semaphore to show the effect
	nrk_wait_until_next_period();
     d1c:	0e 94 40 1f 	call	0x3e80	; 0x3e80 <nrk_wait_until_next_period>
	v = nrk_sem_post(my_semaphore);
     d20:	80 91 86 03 	lds	r24, 0x0386
     d24:	90 91 87 03 	lds	r25, 0x0387
     d28:	0e 94 7e 1b 	call	0x36fc	; 0x36fc <nrk_sem_post>
	if(v==NRK_ERROR) nrk_kprintf( PSTR("T1 error post\r\n"));
     d2c:	8f 3f       	cpi	r24, 0xFF	; 255
     d2e:	21 f4       	brne	.+8      	; 0xd38 <Task1+0xce>
     d30:	8d e1       	ldi	r24, 0x1D	; 29
     d32:	92 e0       	ldi	r25, 0x02	; 2
     d34:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	nrk_kprintf( PSTR("Task1 released semaphore\r\n"));
     d38:	82 e0       	ldi	r24, 0x02	; 2
     d3a:	92 e0       	ldi	r25, 0x02	; 2
     d3c:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
	nrk_wait_until_next_period();
     d40:	0e 94 40 1f 	call	0x3e80	; 0x3e80 <nrk_wait_until_next_period>
	cnt++;
     d44:	21 96       	adiw	r28, 0x01	; 1
    }
     d46:	c4 cf       	rjmp	.-120    	; 0xcd0 <Task1+0x66>

00000d48 <nrk_create_taskset>:

}

    void
nrk_create_taskset()
{
     d48:	0f 93       	push	r16
     d4a:	1f 93       	push	r17
    TaskOne.task = Task1;
     d4c:	85 e3       	ldi	r24, 0x35	; 53
     d4e:	96 e0       	ldi	r25, 0x06	; 6
     d50:	90 93 8f 03 	sts	0x038F, r25
     d54:	80 93 8e 03 	sts	0x038E, r24
    TaskOne.Ptos = (void *) &Stack1[NRK_APP_STACKSIZE];
     d58:	83 ed       	ldi	r24, 0xD3	; 211
     d5a:	94 e0       	ldi	r25, 0x04	; 4
     d5c:	90 93 8b 03 	sts	0x038B, r25
     d60:	80 93 8a 03 	sts	0x038A, r24
    TaskOne.Pbos = (void *) &Stack1[0];
     d64:	83 e5       	ldi	r24, 0x53	; 83
     d66:	94 e0       	ldi	r25, 0x04	; 4
     d68:	90 93 8d 03 	sts	0x038D, r25
     d6c:	80 93 8c 03 	sts	0x038C, r24
    TaskOne.prio = 1;
     d70:	11 e0       	ldi	r17, 0x01	; 1
     d72:	10 93 91 03 	sts	0x0391, r17
    TaskOne.FirstActivation = TRUE;
     d76:	10 93 90 03 	sts	0x0390, r17
    TaskOne.Type = BASIC_TASK;
     d7a:	10 93 92 03 	sts	0x0392, r17
    TaskOne.SchType = PREEMPTIVE;
     d7e:	10 93 93 03 	sts	0x0393, r17
    TaskOne.period.secs = 0;
     d82:	10 92 94 03 	sts	0x0394, r1
     d86:	10 92 95 03 	sts	0x0395, r1
     d8a:	10 92 96 03 	sts	0x0396, r1
     d8e:	10 92 97 03 	sts	0x0397, r1
    TaskOne.period.nano_secs = 350*NANOS_PER_MS;
     d92:	80 e8       	ldi	r24, 0x80	; 128
     d94:	93 e9       	ldi	r25, 0x93	; 147
     d96:	ac ed       	ldi	r26, 0xDC	; 220
     d98:	b4 e1       	ldi	r27, 0x14	; 20
     d9a:	80 93 98 03 	sts	0x0398, r24
     d9e:	90 93 99 03 	sts	0x0399, r25
     da2:	a0 93 9a 03 	sts	0x039A, r26
     da6:	b0 93 9b 03 	sts	0x039B, r27
    TaskOne.cpu_reserve.secs = 0;
     daa:	10 92 9c 03 	sts	0x039C, r1
     dae:	10 92 9d 03 	sts	0x039D, r1
     db2:	10 92 9e 03 	sts	0x039E, r1
     db6:	10 92 9f 03 	sts	0x039F, r1
    TaskOne.cpu_reserve.nano_secs =  50*NANOS_PER_MS;
     dba:	80 e8       	ldi	r24, 0x80	; 128
     dbc:	90 ef       	ldi	r25, 0xF0	; 240
     dbe:	aa ef       	ldi	r26, 0xFA	; 250
     dc0:	b2 e0       	ldi	r27, 0x02	; 2
     dc2:	80 93 a0 03 	sts	0x03A0, r24
     dc6:	90 93 a1 03 	sts	0x03A1, r25
     dca:	a0 93 a2 03 	sts	0x03A2, r26
     dce:	b0 93 a3 03 	sts	0x03A3, r27
    TaskOne.offset.secs = 0;
     dd2:	10 92 a4 03 	sts	0x03A4, r1
     dd6:	10 92 a5 03 	sts	0x03A5, r1
     dda:	10 92 a6 03 	sts	0x03A6, r1
     dde:	10 92 a7 03 	sts	0x03A7, r1
    TaskOne.offset.nano_secs= 0;
     de2:	10 92 a8 03 	sts	0x03A8, r1
     de6:	10 92 a9 03 	sts	0x03A9, r1
     dea:	10 92 aa 03 	sts	0x03AA, r1
     dee:	10 92 ab 03 	sts	0x03AB, r1
    nrk_activate_task (&TaskOne);
     df2:	89 e8       	ldi	r24, 0x89	; 137
     df4:	93 e0       	ldi	r25, 0x03	; 3
     df6:	0e 94 8c 1d 	call	0x3b18	; 0x3b18 <nrk_activate_task>

    TaskTwo.task = Task2;
     dfa:	87 ed       	ldi	r24, 0xD7	; 215
     dfc:	95 e0       	ldi	r25, 0x05	; 5
     dfe:	90 93 5e 05 	sts	0x055E, r25
     e02:	80 93 5d 05 	sts	0x055D, r24
    TaskTwo.Ptos = (void *) &Stack2[NRK_APP_STACKSIZE];
     e06:	8c e2       	ldi	r24, 0x2C	; 44
     e08:	94 e0       	ldi	r25, 0x04	; 4
     e0a:	90 93 5a 05 	sts	0x055A, r25
     e0e:	80 93 59 05 	sts	0x0559, r24
    TaskTwo.Pbos = (void *) &Stack2[0];
     e12:	8c ea       	ldi	r24, 0xAC	; 172
     e14:	93 e0       	ldi	r25, 0x03	; 3
     e16:	90 93 5c 05 	sts	0x055C, r25
     e1a:	80 93 5b 05 	sts	0x055B, r24
    TaskTwo.prio = 2;
     e1e:	02 e0       	ldi	r16, 0x02	; 2
     e20:	00 93 60 05 	sts	0x0560, r16
    TaskTwo.FirstActivation = TRUE;
     e24:	10 93 5f 05 	sts	0x055F, r17
    TaskTwo.Type = BASIC_TASK;
     e28:	10 93 61 05 	sts	0x0561, r17
    TaskTwo.SchType = PREEMPTIVE;
     e2c:	10 93 62 05 	sts	0x0562, r17
    TaskTwo.period.secs = 3;
     e30:	83 e0       	ldi	r24, 0x03	; 3
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	a0 e0       	ldi	r26, 0x00	; 0
     e36:	b0 e0       	ldi	r27, 0x00	; 0
     e38:	80 93 63 05 	sts	0x0563, r24
     e3c:	90 93 64 05 	sts	0x0564, r25
     e40:	a0 93 65 05 	sts	0x0565, r26
     e44:	b0 93 66 05 	sts	0x0566, r27
    TaskTwo.period.nano_secs = 0;
     e48:	10 92 67 05 	sts	0x0567, r1
     e4c:	10 92 68 05 	sts	0x0568, r1
     e50:	10 92 69 05 	sts	0x0569, r1
     e54:	10 92 6a 05 	sts	0x056A, r1
    TaskTwo.cpu_reserve.secs = 0;
     e58:	10 92 6b 05 	sts	0x056B, r1
     e5c:	10 92 6c 05 	sts	0x056C, r1
     e60:	10 92 6d 05 	sts	0x056D, r1
     e64:	10 92 6e 05 	sts	0x056E, r1
    TaskTwo.cpu_reserve.nano_secs = 100*NANOS_PER_MS;
     e68:	80 e0       	ldi	r24, 0x00	; 0
     e6a:	91 ee       	ldi	r25, 0xE1	; 225
     e6c:	a5 ef       	ldi	r26, 0xF5	; 245
     e6e:	b5 e0       	ldi	r27, 0x05	; 5
     e70:	80 93 6f 05 	sts	0x056F, r24
     e74:	90 93 70 05 	sts	0x0570, r25
     e78:	a0 93 71 05 	sts	0x0571, r26
     e7c:	b0 93 72 05 	sts	0x0572, r27
    TaskTwo.offset.secs = 0;
     e80:	10 92 73 05 	sts	0x0573, r1
     e84:	10 92 74 05 	sts	0x0574, r1
     e88:	10 92 75 05 	sts	0x0575, r1
     e8c:	10 92 76 05 	sts	0x0576, r1
    TaskTwo.offset.nano_secs= 0;
     e90:	10 92 77 05 	sts	0x0577, r1
     e94:	10 92 78 05 	sts	0x0578, r1
     e98:	10 92 79 05 	sts	0x0579, r1
     e9c:	10 92 7a 05 	sts	0x057A, r1
    nrk_activate_task (&TaskTwo);
     ea0:	88 e5       	ldi	r24, 0x58	; 88
     ea2:	95 e0       	ldi	r25, 0x05	; 5
     ea4:	0e 94 8c 1d 	call	0x3b18	; 0x3b18 <nrk_activate_task>

    TaskThree.task = Task3;
     ea8:	81 e9       	ldi	r24, 0x91	; 145
     eaa:	95 e0       	ldi	r25, 0x05	; 5
     eac:	90 93 36 04 	sts	0x0436, r25
     eb0:	80 93 35 04 	sts	0x0435, r24
    TaskThree.Ptos = (void *) &Stack3[NRK_APP_STACKSIZE];
     eb4:	85 e8       	ldi	r24, 0x85	; 133
     eb6:	93 e0       	ldi	r25, 0x03	; 3
     eb8:	90 93 32 04 	sts	0x0432, r25
     ebc:	80 93 31 04 	sts	0x0431, r24
    TaskThree.Pbos = (void *) &Stack3[0];
     ec0:	85 e0       	ldi	r24, 0x05	; 5
     ec2:	93 e0       	ldi	r25, 0x03	; 3
     ec4:	90 93 34 04 	sts	0x0434, r25
     ec8:	80 93 33 04 	sts	0x0433, r24
    TaskThree.prio = 2;
     ecc:	00 93 38 04 	sts	0x0438, r16
    TaskThree.FirstActivation = TRUE;
     ed0:	10 93 37 04 	sts	0x0437, r17
    TaskThree.Type = BASIC_TASK;
     ed4:	10 93 39 04 	sts	0x0439, r17
    TaskThree.SchType = PREEMPTIVE;
     ed8:	10 93 3a 04 	sts	0x043A, r17
    TaskThree.period.secs = 0;
     edc:	10 92 3b 04 	sts	0x043B, r1
     ee0:	10 92 3c 04 	sts	0x043C, r1
     ee4:	10 92 3d 04 	sts	0x043D, r1
     ee8:	10 92 3e 04 	sts	0x043E, r1
    TaskThree.period.nano_secs = 200*NANOS_PER_MS;
     eec:	80 e0       	ldi	r24, 0x00	; 0
     eee:	92 ec       	ldi	r25, 0xC2	; 194
     ef0:	ab ee       	ldi	r26, 0xEB	; 235
     ef2:	bb e0       	ldi	r27, 0x0B	; 11
     ef4:	80 93 3f 04 	sts	0x043F, r24
     ef8:	90 93 40 04 	sts	0x0440, r25
     efc:	a0 93 41 04 	sts	0x0441, r26
     f00:	b0 93 42 04 	sts	0x0442, r27
    TaskThree.cpu_reserve.secs = 0;
     f04:	10 92 43 04 	sts	0x0443, r1
     f08:	10 92 44 04 	sts	0x0444, r1
     f0c:	10 92 45 04 	sts	0x0445, r1
     f10:	10 92 46 04 	sts	0x0446, r1
    TaskThree.cpu_reserve.nano_secs = 10*NANOS_PER_MS;
     f14:	80 e8       	ldi	r24, 0x80	; 128
     f16:	96 e9       	ldi	r25, 0x96	; 150
     f18:	a8 e9       	ldi	r26, 0x98	; 152
     f1a:	b0 e0       	ldi	r27, 0x00	; 0
     f1c:	80 93 47 04 	sts	0x0447, r24
     f20:	90 93 48 04 	sts	0x0448, r25
     f24:	a0 93 49 04 	sts	0x0449, r26
     f28:	b0 93 4a 04 	sts	0x044A, r27
    TaskThree.offset.secs = 0;
     f2c:	10 92 4b 04 	sts	0x044B, r1
     f30:	10 92 4c 04 	sts	0x044C, r1
     f34:	10 92 4d 04 	sts	0x044D, r1
     f38:	10 92 4e 04 	sts	0x044E, r1
    TaskThree.offset.nano_secs= 0;
     f3c:	10 92 4f 04 	sts	0x044F, r1
     f40:	10 92 50 04 	sts	0x0450, r1
     f44:	10 92 51 04 	sts	0x0451, r1
     f48:	10 92 52 04 	sts	0x0452, r1
    nrk_activate_task (&TaskThree);
     f4c:	80 e3       	ldi	r24, 0x30	; 48
     f4e:	94 e0       	ldi	r25, 0x04	; 4
     f50:	0e 94 8c 1d 	call	0x3b18	; 0x3b18 <nrk_activate_task>


}
     f54:	1f 91       	pop	r17
     f56:	0f 91       	pop	r16
     f58:	08 95       	ret

00000f5a <main>:

    int
main ()
{
    uint8_t t;
    nrk_setup_ports();
     f5a:	0e 94 b4 12 	call	0x2568	; 0x2568 <nrk_setup_ports>
    nrk_setup_uart(UART_BAUDRATE_115K2);
     f5e:	87 e0       	ldi	r24, 0x07	; 7
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	0e 94 03 13 	call	0x2606	; 0x2606 <nrk_setup_uart>

    printf( "Starting up...\r\n" );
     f66:	86 e5       	ldi	r24, 0x56	; 86
     f68:	91 e0       	ldi	r25, 0x01	; 1
     f6a:	0e 94 a1 42 	call	0x8542	; 0x8542 <puts>

    nrk_init();
     f6e:	0e 94 f2 13 	call	0x27e4	; 0x27e4 <nrk_init>

    nrk_led_clr(ORANGE_LED);
     f72:	80 e0       	ldi	r24, 0x00	; 0
     f74:	90 e0       	ldi	r25, 0x00	; 0
     f76:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
    nrk_led_clr(BLUE_LED);
     f7a:	8f ef       	ldi	r24, 0xFF	; 255
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
    nrk_led_set(GREEN_LED);
     f82:	81 e0       	ldi	r24, 0x01	; 1
     f84:	90 e0       	ldi	r25, 0x00	; 0
     f86:	0e 94 d8 12 	call	0x25b0	; 0x25b0 <nrk_led_set>
    nrk_led_clr(RED_LED);
     f8a:	82 e0       	ldi	r24, 0x02	; 2
     f8c:	90 e0       	ldi	r25, 0x00	; 0
     f8e:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>

    nrk_time_set(0,0);
     f92:	60 e0       	ldi	r22, 0x00	; 0
     f94:	70 e0       	ldi	r23, 0x00	; 0
     f96:	cb 01       	movw	r24, r22
     f98:	20 e0       	ldi	r18, 0x00	; 0
     f9a:	30 e0       	ldi	r19, 0x00	; 0
     f9c:	a9 01       	movw	r20, r18
     f9e:	0e 94 44 21 	call	0x4288	; 0x4288 <nrk_time_set>
    nrk_create_taskset ();
     fa2:	0e 94 a4 06 	call	0xd48	; 0xd48 <nrk_create_taskset>

    //instead of passing the ceiling priority, the task with the shortest period that accesses the semaphore is given
    //in this case, task1 which has a period 350*NANOS_PER_MS
    my_semaphore = nrk_sem_create(1,350*NANOS_PER_MS);
     fa6:	81 e0       	ldi	r24, 0x01	; 1
     fa8:	60 e8       	ldi	r22, 0x80	; 128
     faa:	0e 94 25 1b 	call	0x364a	; 0x364a <nrk_sem_create>
     fae:	90 93 87 03 	sts	0x0387, r25
     fb2:	80 93 86 03 	sts	0x0386, r24
    if(my_semaphore==NULL) nrk_kprintf( PSTR("Error creating sem\r\n" ));
     fb6:	00 97       	sbiw	r24, 0x00	; 0
     fb8:	21 f4       	brne	.+8      	; 0xfc2 <main+0x68>
     fba:	83 e7       	ldi	r24, 0x73	; 115
     fbc:	92 e0       	ldi	r25, 0x02	; 2
     fbe:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
    nrk_start();
     fc2:	0e 94 b8 14 	call	0x2970	; 0x2970 <nrk_start>

    return 0;
}
     fc6:	80 e0       	ldi	r24, 0x00	; 0
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	08 95       	ret

00000fcc <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
     fcc:	90 e0       	ldi	r25, 0x00	; 0
     fce:	9c 01       	movw	r18, r24
     fd0:	2b 50       	subi	r18, 0x0B	; 11
     fd2:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
     fd4:	22 0f       	add	r18, r18
     fd6:	33 1f       	adc	r19, r19
     fd8:	22 0f       	add	r18, r18
     fda:	33 1f       	adc	r19, r19
     fdc:	86 5a       	subi	r24, 0xA6	; 166
     fde:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
     fe0:	82 0f       	add	r24, r18
     fe2:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
     fe4:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
     fe6:	c0 98       	cbi	0x18, 0	; 24
     fe8:	28 e1       	ldi	r18, 0x18	; 24
     fea:	2f b9       	out	0x0f, r18	; 15
     fec:	77 9b       	sbis	0x0e, 7	; 14
     fee:	fe cf       	rjmp	.-4      	; 0xfec <halRfSetChannel+0x20>
     ff0:	9f b9       	out	0x0f, r25	; 15
     ff2:	77 9b       	sbis	0x0e, 7	; 14
     ff4:	fe cf       	rjmp	.-4      	; 0xff2 <halRfSetChannel+0x26>
     ff6:	8f b9       	out	0x0f, r24	; 15
     ff8:	77 9b       	sbis	0x0e, 7	; 14
     ffa:	fe cf       	rjmp	.-4      	; 0xff8 <halRfSetChannel+0x2c>
     ffc:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
     ffe:	78 94       	sei

} // rfSetChannel
    1000:	08 95       	ret

00001002 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
    1002:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
    1004:	c0 98       	cbi	0x18, 0	; 24
    1006:	1f b8       	out	0x0f, r1	; 15
    1008:	77 9b       	sbis	0x0e, 7	; 14
    100a:	fe cf       	rjmp	.-4      	; 0x1008 <halRfWaitForCrystalOscillator+0x6>
    100c:	8f b1       	in	r24, 0x0f	; 15
    100e:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
    1010:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
    1012:	86 ff       	sbrs	r24, 6
    1014:	f6 cf       	rjmp	.-20     	; 0x1002 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
    1016:	08 95       	ret

00001018 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    1018:	80 91 80 01 	lds	r24, 0x0180
    101c:	0e 94 e6 10 	call	0x21cc	; 0x21cc <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
    1020:	80 91 7f 01 	lds	r24, 0x017F
    1024:	0e 94 2c 11 	call	0x2258	; 0x2258 <nrk_gpio_clr>
}
    1028:	08 95       	ret

0000102a <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    102a:	80 91 80 01 	lds	r24, 0x0180
    102e:	0e 94 e6 10 	call	0x21cc	; 0x21cc <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
    1032:	80 91 7f 01 	lds	r24, 0x017F
    1036:	0e 94 e6 10 	call	0x21cc	; 0x21cc <nrk_gpio_set>
}
    103a:	08 95       	ret

0000103c <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
    103c:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
    103e:	c0 98       	cbi	0x18, 0	; 24
    1040:	87 e0       	ldi	r24, 0x07	; 7
    1042:	8f b9       	out	0x0f, r24	; 15
    1044:	77 9b       	sbis	0x0e, 7	; 14
    1046:	fe cf       	rjmp	.-4      	; 0x1044 <rf_power_down+0x8>
    1048:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    104a:	c0 98       	cbi	0x18, 0	; 24
    104c:	86 e0       	ldi	r24, 0x06	; 6
    104e:	8f b9       	out	0x0f, r24	; 15
    1050:	77 9b       	sbis	0x0e, 7	; 14
    1052:	fe cf       	rjmp	.-4      	; 0x1050 <rf_power_down+0x14>
    1054:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1056:	78 94       	sei
}
    1058:	08 95       	ret

0000105a <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
    105a:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
    105c:	c0 98       	cbi	0x18, 0	; 24
    105e:	81 e0       	ldi	r24, 0x01	; 1
    1060:	8f b9       	out	0x0f, r24	; 15
    1062:	77 9b       	sbis	0x0e, 7	; 14
    1064:	fe cf       	rjmp	.-4      	; 0x1062 <rf_power_up+0x8>
    1066:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
    1068:	88 ee       	ldi	r24, 0xE8	; 232
    106a:	93 e0       	ldi	r25, 0x03	; 3
    106c:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
    1070:	78 94       	sei

}
    1072:	08 95       	ret

00001074 <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
    1074:	80 91 90 05 	lds	r24, 0x0590
    1078:	08 95       	ret

0000107a <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    107a:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
    107c:	c0 98       	cbi	0x18, 0	; 24
    107e:	89 ec       	ldi	r24, 0xC9	; 201
    1080:	8f b9       	out	0x0f, r24	; 15
    1082:	77 9b       	sbis	0x0e, 7	; 14
    1084:	fe cf       	rjmp	.-4      	; 0x1082 <rf_security_set_ctr_counter+0x8>
    1086:	80 e8       	ldi	r24, 0x80	; 128
    1088:	8f b9       	out	0x0f, r24	; 15
    108a:	77 9b       	sbis	0x0e, 7	; 14
    108c:	fe cf       	rjmp	.-4      	; 0x108a <rf_security_set_ctr_counter+0x10>
    108e:	82 e0       	ldi	r24, 0x02	; 2
    1090:	81 50       	subi	r24, 0x01	; 1
    1092:	df 01       	movw	r26, r30
    1094:	a8 0f       	add	r26, r24
    1096:	b1 1d       	adc	r27, r1
    1098:	9c 91       	ld	r25, X
    109a:	9f b9       	out	0x0f, r25	; 15
    109c:	77 9b       	sbis	0x0e, 7	; 14
    109e:	fe cf       	rjmp	.-4      	; 0x109c <rf_security_set_ctr_counter+0x22>
    10a0:	88 23       	and	r24, r24
    10a2:	b1 f7       	brne	.-20     	; 0x1090 <rf_security_set_ctr_counter+0x16>
    10a4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
    10a6:	c0 98       	cbi	0x18, 0	; 24
    10a8:	8b ec       	ldi	r24, 0xCB	; 203
    10aa:	8f b9       	out	0x0f, r24	; 15
    10ac:	77 9b       	sbis	0x0e, 7	; 14
    10ae:	fe cf       	rjmp	.-4      	; 0x10ac <rf_security_set_ctr_counter+0x32>
    10b0:	80 e8       	ldi	r24, 0x80	; 128
    10b2:	8f b9       	out	0x0f, r24	; 15
    10b4:	77 9b       	sbis	0x0e, 7	; 14
    10b6:	fe cf       	rjmp	.-4      	; 0x10b4 <rf_security_set_ctr_counter+0x3a>
    10b8:	82 e0       	ldi	r24, 0x02	; 2
    10ba:	81 50       	subi	r24, 0x01	; 1
    10bc:	df 01       	movw	r26, r30
    10be:	a8 0f       	add	r26, r24
    10c0:	b1 1d       	adc	r27, r1
    10c2:	12 96       	adiw	r26, 0x02	; 2
    10c4:	9c 91       	ld	r25, X
    10c6:	12 97       	sbiw	r26, 0x02	; 2
    10c8:	9f b9       	out	0x0f, r25	; 15
    10ca:	77 9b       	sbis	0x0e, 7	; 14
    10cc:	fe cf       	rjmp	.-4      	; 0x10ca <rf_security_set_ctr_counter+0x50>
    10ce:	88 23       	and	r24, r24
    10d0:	a1 f7       	brne	.-24     	; 0x10ba <rf_security_set_ctr_counter+0x40>
    10d2:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
    10d4:	80 81       	ld	r24, Z
    10d6:	80 93 91 05 	sts	0x0591, r24
    tx_ctr[1]=counter[1];
    10da:	81 81       	ldd	r24, Z+1	; 0x01
    10dc:	80 93 92 05 	sts	0x0592, r24
    tx_ctr[2]=counter[2];
    10e0:	82 81       	ldd	r24, Z+2	; 0x02
    10e2:	80 93 93 05 	sts	0x0593, r24
    tx_ctr[3]=counter[3];
    10e6:	83 81       	ldd	r24, Z+3	; 0x03
    10e8:	80 93 94 05 	sts	0x0594, r24
}
    10ec:	08 95       	ret

000010ee <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
    10ee:	8f 92       	push	r8
    10f0:	9f 92       	push	r9
    10f2:	af 92       	push	r10
    10f4:	bf 92       	push	r11
    10f6:	cf 92       	push	r12
    10f8:	df 92       	push	r13
    10fa:	ef 92       	push	r14
    10fc:	ff 92       	push	r15
    10fe:	0f 93       	push	r16
    1100:	1f 93       	push	r17
    1102:	df 93       	push	r29
    1104:	cf 93       	push	r28
    1106:	00 d0       	rcall	.+0      	; 0x1108 <__stack+0x9>
    1108:	00 d0       	rcall	.+0      	; 0x110a <__stack+0xb>
    110a:	cd b7       	in	r28, 0x3d	; 61
    110c:	de b7       	in	r29, 0x3e	; 62
    110e:	e8 2e       	mov	r14, r24
    1110:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    1112:	84 e6       	ldi	r24, 0x64	; 100
    1114:	90 e0       	ldi	r25, 0x00	; 0
    1116:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>
    111a:	f0 2e       	mov	r15, r16
    111c:	20 e0       	ldi	r18, 0x00	; 0
    111e:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1120:	8e 01       	movw	r16, r28
    1122:	0f 5f       	subi	r16, 0xFF	; 255
    1124:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1126:	f3 e0       	ldi	r31, 0x03	; 3
    1128:	cf 2e       	mov	r12, r31
    112a:	d1 2c       	mov	r13, r1
    112c:	cc 0e       	add	r12, r28
    112e:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
    1130:	f7 01       	movw	r30, r14
    1132:	91 90       	ld	r9, Z+
    1134:	7f 01       	movw	r14, r30
    1136:	88 24       	eor	r8, r8
    1138:	80 81       	ld	r24, Z
    113a:	90 e0       	ldi	r25, 0x00	; 0
    113c:	88 29       	or	r24, r8
    113e:	99 29       	or	r25, r9
    1140:	9a 83       	std	Y+2, r25	; 0x02
    1142:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
    1144:	84 e6       	ldi	r24, 0x64	; 100
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	2b 83       	std	Y+3, r18	; 0x03
    114a:	3c 83       	std	Y+4, r19	; 0x04
    114c:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1150:	c0 98       	cbi	0x18, 0	; 24
    1152:	2b 81       	ldd	r18, Y+3	; 0x03
    1154:	3c 81       	ldd	r19, Y+4	; 0x04
    1156:	82 2f       	mov	r24, r18
    1158:	80 68       	ori	r24, 0x80	; 128
    115a:	8f b9       	out	0x0f, r24	; 15
    115c:	77 9b       	sbis	0x0e, 7	; 14
    115e:	fe cf       	rjmp	.-4      	; 0x115c <__stack+0x5d>
    1160:	c9 01       	movw	r24, r18
    1162:	95 95       	asr	r25
    1164:	87 95       	ror	r24
    1166:	80 7c       	andi	r24, 0xC0	; 192
    1168:	8f b9       	out	0x0f, r24	; 15
    116a:	77 9b       	sbis	0x0e, 7	; 14
    116c:	fe cf       	rjmp	.-4      	; 0x116a <__stack+0x6b>
    116e:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1170:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1172:	81 91       	ld	r24, Z+
    1174:	8f b9       	out	0x0f, r24	; 15
    1176:	77 9b       	sbis	0x0e, 7	; 14
    1178:	fe cf       	rjmp	.-4      	; 0x1176 <__stack+0x77>
    117a:	ec 15       	cp	r30, r12
    117c:	fd 05       	cpc	r31, r13
    117e:	c9 f7       	brne	.-14     	; 0x1172 <__stack+0x73>
    1180:	c0 9a       	sbi	0x18, 0	; 24
    1182:	2e 5f       	subi	r18, 0xFE	; 254
    1184:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    1186:	f1 e0       	ldi	r31, 0x01	; 1
    1188:	20 31       	cpi	r18, 0x10	; 16
    118a:	3f 07       	cpc	r19, r31
    118c:	89 f6       	brne	.-94     	; 0x1130 <__stack+0x31>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    118e:	84 e6       	ldi	r24, 0x64	; 100
    1190:	90 e0       	ldi	r25, 0x00	; 0
    1192:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>
    1196:	20 e4       	ldi	r18, 0x40	; 64
    1198:	31 e0       	ldi	r19, 0x01	; 1
    119a:	80 e1       	ldi	r24, 0x10	; 16
    119c:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
    119e:	1a 82       	std	Y+2, r1	; 0x02
    11a0:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
    11a2:	c0 98       	cbi	0x18, 0	; 24
    11a4:	42 2f       	mov	r20, r18
    11a6:	40 68       	ori	r20, 0x80	; 128
    11a8:	4f b9       	out	0x0f, r20	; 15
    11aa:	77 9b       	sbis	0x0e, 7	; 14
    11ac:	fe cf       	rjmp	.-4      	; 0x11aa <__stack+0xab>
    11ae:	a9 01       	movw	r20, r18
    11b0:	55 95       	asr	r21
    11b2:	47 95       	ror	r20
    11b4:	40 7c       	andi	r20, 0xC0	; 192
    11b6:	4f b9       	out	0x0f, r20	; 15
    11b8:	77 9b       	sbis	0x0e, 7	; 14
    11ba:	fe cf       	rjmp	.-4      	; 0x11b8 <__stack+0xb9>
    11bc:	f8 01       	movw	r30, r16
    11be:	41 91       	ld	r20, Z+
    11c0:	4f b9       	out	0x0f, r20	; 15
    11c2:	77 9b       	sbis	0x0e, 7	; 14
    11c4:	fe cf       	rjmp	.-4      	; 0x11c2 <__stack+0xc3>
    11c6:	ec 15       	cp	r30, r12
    11c8:	fd 05       	cpc	r31, r13
    11ca:	c9 f7       	brne	.-14     	; 0x11be <__stack+0xbf>
    11cc:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    11ce:	c0 98       	cbi	0x18, 0	; 24
    11d0:	48 2f       	mov	r20, r24
    11d2:	40 68       	ori	r20, 0x80	; 128
    11d4:	4f b9       	out	0x0f, r20	; 15
    11d6:	77 9b       	sbis	0x0e, 7	; 14
    11d8:	fe cf       	rjmp	.-4      	; 0x11d6 <__stack+0xd7>
    11da:	ac 01       	movw	r20, r24
    11dc:	55 95       	asr	r21
    11de:	47 95       	ror	r20
    11e0:	40 7c       	andi	r20, 0xC0	; 192
    11e2:	4f b9       	out	0x0f, r20	; 15
    11e4:	77 9b       	sbis	0x0e, 7	; 14
    11e6:	fe cf       	rjmp	.-4      	; 0x11e4 <__stack+0xe5>
    11e8:	f8 01       	movw	r30, r16
    11ea:	41 91       	ld	r20, Z+
    11ec:	4f b9       	out	0x0f, r20	; 15
    11ee:	77 9b       	sbis	0x0e, 7	; 14
    11f0:	fe cf       	rjmp	.-4      	; 0x11ee <__stack+0xef>
    11f2:	ec 15       	cp	r30, r12
    11f4:	fd 05       	cpc	r31, r13
    11f6:	c9 f7       	brne	.-14     	; 0x11ea <__stack+0xeb>
    11f8:	c0 9a       	sbi	0x18, 0	; 24
    11fa:	02 96       	adiw	r24, 0x02	; 2
    11fc:	2e 5f       	subi	r18, 0xFE	; 254
    11fe:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
    1200:	41 e0       	ldi	r20, 0x01	; 1
    1202:	8e 31       	cpi	r24, 0x1E	; 30
    1204:	94 07       	cpc	r25, r20
    1206:	59 f6       	brne	.-106    	; 0x119e <__stack+0x9f>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    1208:	81 e0       	ldi	r24, 0x01	; 1
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	9a 83       	std	Y+2, r25	; 0x02
    120e:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    1210:	c0 98       	cbi	0x18, 0	; 24
    1212:	8e ec       	ldi	r24, 0xCE	; 206
    1214:	8f b9       	out	0x0f, r24	; 15
    1216:	77 9b       	sbis	0x0e, 7	; 14
    1218:	fe cf       	rjmp	.-4      	; 0x1216 <__stack+0x117>
    121a:	80 e8       	ldi	r24, 0x80	; 128
    121c:	8f b9       	out	0x0f, r24	; 15
    121e:	77 9b       	sbis	0x0e, 7	; 14
    1220:	fe cf       	rjmp	.-4      	; 0x121e <__stack+0x11f>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1222:	c8 01       	movw	r24, r16
    1224:	02 96       	adiw	r24, 0x02	; 2
    1226:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    1228:	21 91       	ld	r18, Z+
    122a:	2f b9       	out	0x0f, r18	; 15
    122c:	77 9b       	sbis	0x0e, 7	; 14
    122e:	fe cf       	rjmp	.-4      	; 0x122c <__stack+0x12d>
    1230:	e8 17       	cp	r30, r24
    1232:	f9 07       	cpc	r31, r25
    1234:	c9 f7       	brne	.-14     	; 0x1228 <__stack+0x129>
    1236:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    1238:	c0 98       	cbi	0x18, 0	; 24
    123a:	8e e9       	ldi	r24, 0x9E	; 158
    123c:	8f b9       	out	0x0f, r24	; 15
    123e:	77 9b       	sbis	0x0e, 7	; 14
    1240:	fe cf       	rjmp	.-4      	; 0x123e <__stack+0x13f>
    1242:	80 e8       	ldi	r24, 0x80	; 128
    1244:	8f b9       	out	0x0f, r24	; 15
    1246:	77 9b       	sbis	0x0e, 7	; 14
    1248:	fe cf       	rjmp	.-4      	; 0x1246 <__stack+0x147>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    124a:	0e 5f       	subi	r16, 0xFE	; 254
    124c:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    124e:	f5 01       	movw	r30, r10
    1250:	81 91       	ld	r24, Z+
    1252:	5f 01       	movw	r10, r30
    1254:	8f b9       	out	0x0f, r24	; 15
    1256:	77 9b       	sbis	0x0e, 7	; 14
    1258:	fe cf       	rjmp	.-4      	; 0x1256 <__stack+0x157>
    125a:	a0 16       	cp	r10, r16
    125c:	b1 06       	cpc	r11, r17
    125e:	b9 f7       	brne	.-18     	; 0x124e <__stack+0x14f>
    1260:	c0 9a       	sbi	0x18, 0	; 24
}
    1262:	0f 90       	pop	r0
    1264:	0f 90       	pop	r0
    1266:	0f 90       	pop	r0
    1268:	0f 90       	pop	r0
    126a:	cf 91       	pop	r28
    126c:	df 91       	pop	r29
    126e:	1f 91       	pop	r17
    1270:	0f 91       	pop	r16
    1272:	ff 90       	pop	r15
    1274:	ef 90       	pop	r14
    1276:	df 90       	pop	r13
    1278:	cf 90       	pop	r12
    127a:	bf 90       	pop	r11
    127c:	af 90       	pop	r10
    127e:	9f 90       	pop	r9
    1280:	8f 90       	pop	r8
    1282:	08 95       	ret

00001284 <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
    1284:	c0 98       	cbi	0x18, 0	; 24
    1286:	89 e1       	ldi	r24, 0x19	; 25
    1288:	8f b9       	out	0x0f, r24	; 15
    128a:	77 9b       	sbis	0x0e, 7	; 14
    128c:	fe cf       	rjmp	.-4      	; 0x128a <rf_security_enable+0x6>
    128e:	83 e0       	ldi	r24, 0x03	; 3
    1290:	8f b9       	out	0x0f, r24	; 15
    1292:	77 9b       	sbis	0x0e, 7	; 14
    1294:	fe cf       	rjmp	.-4      	; 0x1292 <rf_security_enable+0xe>
    1296:	86 e0       	ldi	r24, 0x06	; 6
    1298:	8f b9       	out	0x0f, r24	; 15
    129a:	77 9b       	sbis	0x0e, 7	; 14
    129c:	fe cf       	rjmp	.-4      	; 0x129a <rf_security_enable+0x16>
    129e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
    12a0:	c0 98       	cbi	0x18, 0	; 24
    12a2:	8a e1       	ldi	r24, 0x1A	; 26
    12a4:	8f b9       	out	0x0f, r24	; 15
    12a6:	77 9b       	sbis	0x0e, 7	; 14
    12a8:	fe cf       	rjmp	.-4      	; 0x12a6 <rf_security_enable+0x22>
    12aa:	8e e0       	ldi	r24, 0x0E	; 14
    12ac:	8f b9       	out	0x0f, r24	; 15
    12ae:	77 9b       	sbis	0x0e, 7	; 14
    12b0:	fe cf       	rjmp	.-4      	; 0x12ae <rf_security_enable+0x2a>
    12b2:	8e e0       	ldi	r24, 0x0E	; 14
    12b4:	8f b9       	out	0x0f, r24	; 15
    12b6:	77 9b       	sbis	0x0e, 7	; 14
    12b8:	fe cf       	rjmp	.-4      	; 0x12b6 <rf_security_enable+0x32>
    12ba:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
    12bc:	81 e0       	ldi	r24, 0x01	; 1
    12be:	80 93 81 05 	sts	0x0581, r24
}
    12c2:	08 95       	ret

000012c4 <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
    12c4:	c0 98       	cbi	0x18, 0	; 24
    12c6:	89 e1       	ldi	r24, 0x19	; 25
    12c8:	8f b9       	out	0x0f, r24	; 15
    12ca:	77 9b       	sbis	0x0e, 7	; 14
    12cc:	fe cf       	rjmp	.-4      	; 0x12ca <rf_security_disable+0x6>
    12ce:	81 e0       	ldi	r24, 0x01	; 1
    12d0:	8f b9       	out	0x0f, r24	; 15
    12d2:	77 9b       	sbis	0x0e, 7	; 14
    12d4:	fe cf       	rjmp	.-4      	; 0x12d2 <rf_security_disable+0xe>
    12d6:	84 ec       	ldi	r24, 0xC4	; 196
    12d8:	8f b9       	out	0x0f, r24	; 15
    12da:	77 9b       	sbis	0x0e, 7	; 14
    12dc:	fe cf       	rjmp	.-4      	; 0x12da <rf_security_disable+0x16>
    12de:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    12e0:	10 92 81 05 	sts	0x0581, r1
}
    12e4:	08 95       	ret

000012e6 <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    12e6:	80 91 7f 05 	lds	r24, 0x057F
    12ea:	90 91 80 05 	lds	r25, 0x0580
    12ee:	08 95       	ret

000012f0 <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    12f0:	90 e0       	ldi	r25, 0x00	; 0
    12f2:	8f 71       	andi	r24, 0x1F	; 31
    12f4:	90 70       	andi	r25, 0x00	; 0
    12f6:	80 6e       	ori	r24, 0xE0	; 224
    12f8:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    12fa:	c0 98       	cbi	0x18, 0	; 24
    12fc:	25 e1       	ldi	r18, 0x15	; 21
    12fe:	2f b9       	out	0x0f, r18	; 15
    1300:	77 9b       	sbis	0x0e, 7	; 14
    1302:	fe cf       	rjmp	.-4      	; 0x1300 <rf_tx_power+0x10>
    1304:	9f b9       	out	0x0f, r25	; 15
    1306:	77 9b       	sbis	0x0e, 7	; 14
    1308:	fe cf       	rjmp	.-4      	; 0x1306 <rf_tx_power+0x16>
    130a:	8f b9       	out	0x0f, r24	; 15
    130c:	77 9b       	sbis	0x0e, 7	; 14
    130e:	fe cf       	rjmp	.-4      	; 0x130c <rf_tx_power+0x1c>
    1310:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1312:	08 95       	ret

00001314 <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    1314:	0e 94 e6 07 	call	0xfcc	; 0xfcc <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1318:	08 95       	ret

0000131a <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    131a:	80 91 82 05 	lds	r24, 0x0582
    131e:	90 91 83 05 	lds	r25, 0x0583
    1322:	98 60       	ori	r25, 0x08	; 8
    1324:	90 93 83 05 	sts	0x0583, r25
    1328:	80 93 82 05 	sts	0x0582, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    132c:	c0 98       	cbi	0x18, 0	; 24
    132e:	81 e1       	ldi	r24, 0x11	; 17
    1330:	8f b9       	out	0x0f, r24	; 15
    1332:	77 9b       	sbis	0x0e, 7	; 14
    1334:	fe cf       	rjmp	.-4      	; 0x1332 <rf_addr_decode_enable+0x18>
    1336:	80 91 83 05 	lds	r24, 0x0583
    133a:	8f b9       	out	0x0f, r24	; 15
    133c:	77 9b       	sbis	0x0e, 7	; 14
    133e:	fe cf       	rjmp	.-4      	; 0x133c <rf_addr_decode_enable+0x22>
    1340:	80 91 82 05 	lds	r24, 0x0582
    1344:	8f b9       	out	0x0f, r24	; 15
    1346:	77 9b       	sbis	0x0e, 7	; 14
    1348:	fe cf       	rjmp	.-4      	; 0x1346 <rf_addr_decode_enable+0x2c>
    134a:	c0 9a       	sbi	0x18, 0	; 24
}
    134c:	08 95       	ret

0000134e <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    134e:	80 91 82 05 	lds	r24, 0x0582
    1352:	90 91 83 05 	lds	r25, 0x0583
    1356:	97 7f       	andi	r25, 0xF7	; 247
    1358:	90 93 83 05 	sts	0x0583, r25
    135c:	80 93 82 05 	sts	0x0582, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1360:	c0 98       	cbi	0x18, 0	; 24
    1362:	81 e1       	ldi	r24, 0x11	; 17
    1364:	8f b9       	out	0x0f, r24	; 15
    1366:	77 9b       	sbis	0x0e, 7	; 14
    1368:	fe cf       	rjmp	.-4      	; 0x1366 <rf_addr_decode_disable+0x18>
    136a:	80 91 83 05 	lds	r24, 0x0583
    136e:	8f b9       	out	0x0f, r24	; 15
    1370:	77 9b       	sbis	0x0e, 7	; 14
    1372:	fe cf       	rjmp	.-4      	; 0x1370 <rf_addr_decode_disable+0x22>
    1374:	80 91 82 05 	lds	r24, 0x0582
    1378:	8f b9       	out	0x0f, r24	; 15
    137a:	77 9b       	sbis	0x0e, 7	; 14
    137c:	fe cf       	rjmp	.-4      	; 0x137a <rf_addr_decode_disable+0x2c>
    137e:	c0 9a       	sbi	0x18, 0	; 24
}
    1380:	08 95       	ret

00001382 <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    1382:	81 e0       	ldi	r24, 0x01	; 1
    1384:	80 93 8f 05 	sts	0x058F, r24
    mdmctrl0 |= 0x0010;
    1388:	80 91 82 05 	lds	r24, 0x0582
    138c:	90 91 83 05 	lds	r25, 0x0583
    1390:	80 61       	ori	r24, 0x10	; 16
    1392:	90 93 83 05 	sts	0x0583, r25
    1396:	80 93 82 05 	sts	0x0582, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    139a:	c0 98       	cbi	0x18, 0	; 24
    139c:	81 e1       	ldi	r24, 0x11	; 17
    139e:	8f b9       	out	0x0f, r24	; 15
    13a0:	77 9b       	sbis	0x0e, 7	; 14
    13a2:	fe cf       	rjmp	.-4      	; 0x13a0 <rf_auto_ack_enable+0x1e>
    13a4:	80 91 83 05 	lds	r24, 0x0583
    13a8:	8f b9       	out	0x0f, r24	; 15
    13aa:	77 9b       	sbis	0x0e, 7	; 14
    13ac:	fe cf       	rjmp	.-4      	; 0x13aa <rf_auto_ack_enable+0x28>
    13ae:	80 91 82 05 	lds	r24, 0x0582
    13b2:	8f b9       	out	0x0f, r24	; 15
    13b4:	77 9b       	sbis	0x0e, 7	; 14
    13b6:	fe cf       	rjmp	.-4      	; 0x13b4 <rf_auto_ack_enable+0x32>
    13b8:	c0 9a       	sbi	0x18, 0	; 24
}
    13ba:	08 95       	ret

000013bc <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    13bc:	10 92 8f 05 	sts	0x058F, r1
    mdmctrl0 &= (~0x0010);
    13c0:	80 91 82 05 	lds	r24, 0x0582
    13c4:	90 91 83 05 	lds	r25, 0x0583
    13c8:	8f 7e       	andi	r24, 0xEF	; 239
    13ca:	90 93 83 05 	sts	0x0583, r25
    13ce:	80 93 82 05 	sts	0x0582, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    13d2:	c0 98       	cbi	0x18, 0	; 24
    13d4:	81 e1       	ldi	r24, 0x11	; 17
    13d6:	8f b9       	out	0x0f, r24	; 15
    13d8:	77 9b       	sbis	0x0e, 7	; 14
    13da:	fe cf       	rjmp	.-4      	; 0x13d8 <rf_auto_ack_disable+0x1c>
    13dc:	80 91 83 05 	lds	r24, 0x0583
    13e0:	8f b9       	out	0x0f, r24	; 15
    13e2:	77 9b       	sbis	0x0e, 7	; 14
    13e4:	fe cf       	rjmp	.-4      	; 0x13e2 <rf_auto_ack_disable+0x26>
    13e6:	80 91 82 05 	lds	r24, 0x0582
    13ea:	8f b9       	out	0x0f, r24	; 15
    13ec:	77 9b       	sbis	0x0e, 7	; 14
    13ee:	fe cf       	rjmp	.-4      	; 0x13ec <rf_auto_ack_disable+0x30>
    13f0:	c0 9a       	sbi	0x18, 0	; 24
}
    13f2:	08 95       	ret

000013f4 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    13f4:	df 93       	push	r29
    13f6:	cf 93       	push	r28
    13f8:	00 d0       	rcall	.+0      	; 0x13fa <rf_addr_decode_set_my_mac+0x6>
    13fa:	cd b7       	in	r28, 0x3d	; 61
    13fc:	de b7       	in	r29, 0x3e	; 62
    13fe:	9a 83       	std	Y+2, r25	; 0x02
    1400:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    1402:	90 93 8b 05 	sts	0x058B, r25
    1406:	80 93 8a 05 	sts	0x058A, r24
    nrk_spin_wait_us(500);
    140a:	84 ef       	ldi	r24, 0xF4	; 244
    140c:	91 e0       	ldi	r25, 0x01	; 1
    140e:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1412:	c0 98       	cbi	0x18, 0	; 24
    1414:	8a ee       	ldi	r24, 0xEA	; 234
    1416:	8f b9       	out	0x0f, r24	; 15
    1418:	77 9b       	sbis	0x0e, 7	; 14
    141a:	fe cf       	rjmp	.-4      	; 0x1418 <rf_addr_decode_set_my_mac+0x24>
    141c:	80 e8       	ldi	r24, 0x80	; 128
    141e:	8f b9       	out	0x0f, r24	; 15
    1420:	77 9b       	sbis	0x0e, 7	; 14
    1422:	fe cf       	rjmp	.-4      	; 0x1420 <rf_addr_decode_set_my_mac+0x2c>
    1424:	fe 01       	movw	r30, r28
    1426:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
    1428:	ce 01       	movw	r24, r28
    142a:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    142c:	21 91       	ld	r18, Z+
    142e:	2f b9       	out	0x0f, r18	; 15
    1430:	77 9b       	sbis	0x0e, 7	; 14
    1432:	fe cf       	rjmp	.-4      	; 0x1430 <rf_addr_decode_set_my_mac+0x3c>
    1434:	e8 17       	cp	r30, r24
    1436:	f9 07       	cpc	r31, r25
    1438:	c9 f7       	brne	.-14     	; 0x142c <rf_addr_decode_set_my_mac+0x38>
    143a:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    143c:	84 ef       	ldi	r24, 0xF4	; 244
    143e:	91 e0       	ldi	r25, 0x01	; 1
    1440:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>
}
    1444:	0f 90       	pop	r0
    1446:	0f 90       	pop	r0
    1448:	cf 91       	pop	r28
    144a:	df 91       	pop	r29
    144c:	08 95       	ret

0000144e <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    144e:	cf 93       	push	r28
    1450:	df 93       	push	r29
    1452:	ec 01       	movw	r28, r24
    1454:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1456:	c0 98       	cbi	0x18, 0	; 24
    1458:	98 e0       	ldi	r25, 0x08	; 8
    145a:	9f b9       	out	0x0f, r25	; 15
    145c:	77 9b       	sbis	0x0e, 7	; 14
    145e:	fe cf       	rjmp	.-4      	; 0x145c <rf_set_rx+0xe>
    1460:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1462:	c0 98       	cbi	0x18, 0	; 24
    1464:	98 e0       	ldi	r25, 0x08	; 8
    1466:	9f b9       	out	0x0f, r25	; 15
    1468:	77 9b       	sbis	0x0e, 7	; 14
    146a:	fe cf       	rjmp	.-4      	; 0x1468 <rf_set_rx+0x1a>
    146c:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    146e:	0e 94 e6 07 	call	0xfcc	; 0xfcc <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    1472:	d0 93 85 05 	sts	0x0585, r29
    1476:	c0 93 84 05 	sts	0x0584, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    147a:	df 91       	pop	r29
    147c:	cf 91       	pop	r28
    147e:	08 95       	ret

00001480 <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    1480:	df 92       	push	r13
    1482:	ef 92       	push	r14
    1484:	ff 92       	push	r15
    1486:	0f 93       	push	r16
    1488:	1f 93       	push	r17
    148a:	df 93       	push	r29
    148c:	cf 93       	push	r28
    148e:	00 d0       	rcall	.+0      	; 0x1490 <rf_init+0x10>
    1490:	cd b7       	in	r28, 0x3d	; 61
    1492:	de b7       	in	r29, 0x3e	; 62
    1494:	8c 01       	movw	r16, r24
    1496:	d6 2e       	mov	r13, r22
    1498:	5a 83       	std	Y+2, r21	; 0x02
    149a:	49 83       	std	Y+1, r20	; 0x01
    149c:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    149e:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    14a0:	88 ee       	ldi	r24, 0xE8	; 232
    14a2:	93 e0       	ldi	r25, 0x03	; 3
    14a4:	0e 94 43 13 	call	0x2686	; 0x2686 <halWait>
    SET_RESET_ACTIVE();
    14a8:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    14aa:	81 e0       	ldi	r24, 0x01	; 1
    14ac:	90 e0       	ldi	r25, 0x00	; 0
    14ae:	0e 94 43 13 	call	0x2686	; 0x2686 <halWait>
    SET_RESET_INACTIVE();
    14b2:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    14b4:	84 e6       	ldi	r24, 0x64	; 100
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	0e 94 43 13 	call	0x2686	; 0x2686 <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    14bc:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    14be:	c0 98       	cbi	0x18, 0	; 24
    14c0:	81 e0       	ldi	r24, 0x01	; 1
    14c2:	8f b9       	out	0x0f, r24	; 15
    14c4:	77 9b       	sbis	0x0e, 7	; 14
    14c6:	fe cf       	rjmp	.-4      	; 0x14c4 <rf_init+0x44>
    14c8:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    14ca:	82 ee       	ldi	r24, 0xE2	; 226
    14cc:	92 e0       	ldi	r25, 0x02	; 2
    14ce:	90 93 83 05 	sts	0x0583, r25
    14d2:	80 93 82 05 	sts	0x0582, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    14d6:	c0 98       	cbi	0x18, 0	; 24
    14d8:	81 e1       	ldi	r24, 0x11	; 17
    14da:	8f b9       	out	0x0f, r24	; 15
    14dc:	77 9b       	sbis	0x0e, 7	; 14
    14de:	fe cf       	rjmp	.-4      	; 0x14dc <rf_init+0x5c>
    14e0:	80 91 83 05 	lds	r24, 0x0583
    14e4:	8f b9       	out	0x0f, r24	; 15
    14e6:	77 9b       	sbis	0x0e, 7	; 14
    14e8:	fe cf       	rjmp	.-4      	; 0x14e6 <rf_init+0x66>
    14ea:	80 91 82 05 	lds	r24, 0x0582
    14ee:	8f b9       	out	0x0f, r24	; 15
    14f0:	77 9b       	sbis	0x0e, 7	; 14
    14f2:	fe cf       	rjmp	.-4      	; 0x14f0 <rf_init+0x70>
    14f4:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    14f6:	c0 98       	cbi	0x18, 0	; 24
    14f8:	82 e1       	ldi	r24, 0x12	; 18
    14fa:	8f b9       	out	0x0f, r24	; 15
    14fc:	77 9b       	sbis	0x0e, 7	; 14
    14fe:	fe cf       	rjmp	.-4      	; 0x14fc <rf_init+0x7c>
    1500:	85 e0       	ldi	r24, 0x05	; 5
    1502:	8f b9       	out	0x0f, r24	; 15
    1504:	77 9b       	sbis	0x0e, 7	; 14
    1506:	fe cf       	rjmp	.-4      	; 0x1504 <rf_init+0x84>
    1508:	1f b8       	out	0x0f, r1	; 15
    150a:	77 9b       	sbis	0x0e, 7	; 14
    150c:	fe cf       	rjmp	.-4      	; 0x150a <rf_init+0x8a>
    150e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    1510:	c0 98       	cbi	0x18, 0	; 24
    1512:	8c e1       	ldi	r24, 0x1C	; 28
    1514:	8f b9       	out	0x0f, r24	; 15
    1516:	77 9b       	sbis	0x0e, 7	; 14
    1518:	fe cf       	rjmp	.-4      	; 0x1516 <rf_init+0x96>
    151a:	1f b8       	out	0x0f, r1	; 15
    151c:	77 9b       	sbis	0x0e, 7	; 14
    151e:	fe cf       	rjmp	.-4      	; 0x151c <rf_init+0x9c>
    1520:	8f e7       	ldi	r24, 0x7F	; 127
    1522:	8f b9       	out	0x0f, r24	; 15
    1524:	77 9b       	sbis	0x0e, 7	; 14
    1526:	fe cf       	rjmp	.-4      	; 0x1524 <rf_init+0xa4>
    1528:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    152a:	c0 98       	cbi	0x18, 0	; 24
    152c:	89 e1       	ldi	r24, 0x19	; 25
    152e:	8f b9       	out	0x0f, r24	; 15
    1530:	77 9b       	sbis	0x0e, 7	; 14
    1532:	fe cf       	rjmp	.-4      	; 0x1530 <rf_init+0xb0>
    1534:	81 e0       	ldi	r24, 0x01	; 1
    1536:	8f b9       	out	0x0f, r24	; 15
    1538:	77 9b       	sbis	0x0e, 7	; 14
    153a:	fe cf       	rjmp	.-4      	; 0x1538 <rf_init+0xb8>
    153c:	84 ec       	ldi	r24, 0xC4	; 196
    153e:	8f b9       	out	0x0f, r24	; 15
    1540:	77 9b       	sbis	0x0e, 7	; 14
    1542:	fe cf       	rjmp	.-4      	; 0x1540 <rf_init+0xc0>
    1544:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    1546:	c0 98       	cbi	0x18, 0	; 24
    1548:	87 e1       	ldi	r24, 0x17	; 23
    154a:	8f b9       	out	0x0f, r24	; 15
    154c:	77 9b       	sbis	0x0e, 7	; 14
    154e:	fe cf       	rjmp	.-4      	; 0x154c <rf_init+0xcc>
    1550:	8a e1       	ldi	r24, 0x1A	; 26
    1552:	8f b9       	out	0x0f, r24	; 15
    1554:	77 9b       	sbis	0x0e, 7	; 14
    1556:	fe cf       	rjmp	.-4      	; 0x1554 <rf_init+0xd4>
    1558:	86 e5       	ldi	r24, 0x56	; 86
    155a:	8f b9       	out	0x0f, r24	; 15
    155c:	77 9b       	sbis	0x0e, 7	; 14
    155e:	fe cf       	rjmp	.-4      	; 0x155c <rf_init+0xdc>
    1560:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    1562:	84 ef       	ldi	r24, 0xF4	; 244
    1564:	91 e0       	ldi	r25, 0x01	; 1
    1566:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    156a:	c0 98       	cbi	0x18, 0	; 24
    156c:	88 ee       	ldi	r24, 0xE8	; 232
    156e:	8f b9       	out	0x0f, r24	; 15
    1570:	77 9b       	sbis	0x0e, 7	; 14
    1572:	fe cf       	rjmp	.-4      	; 0x1570 <rf_init+0xf0>
    1574:	80 e8       	ldi	r24, 0x80	; 128
    1576:	8f b9       	out	0x0f, r24	; 15
    1578:	77 9b       	sbis	0x0e, 7	; 14
    157a:	fe cf       	rjmp	.-4      	; 0x1578 <rf_init+0xf8>
    157c:	fe 01       	movw	r30, r28
    157e:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    1580:	ce 01       	movw	r24, r28
    1582:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    1584:	21 91       	ld	r18, Z+
    1586:	2f b9       	out	0x0f, r18	; 15
    1588:	77 9b       	sbis	0x0e, 7	; 14
    158a:	fe cf       	rjmp	.-4      	; 0x1588 <rf_init+0x108>
    158c:	e8 17       	cp	r30, r24
    158e:	f9 07       	cpc	r31, r25
    1590:	c9 f7       	brne	.-14     	; 0x1584 <rf_init+0x104>
    1592:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1594:	84 ef       	ldi	r24, 0xF4	; 244
    1596:	91 e0       	ldi	r25, 0x01	; 1
    1598:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    159c:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    159e:	8d 2d       	mov	r24, r13
    15a0:	0e 94 e6 07 	call	0xfcc	; 0xfcc <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    15a4:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    15a6:	10 93 85 05 	sts	0x0585, r17
    15aa:	00 93 84 05 	sts	0x0584, r16
    rfSettings.panId = panId;
    15ae:	89 81       	ldd	r24, Y+1	; 0x01
    15b0:	9a 81       	ldd	r25, Y+2	; 0x02
    15b2:	90 93 89 05 	sts	0x0589, r25
    15b6:	80 93 88 05 	sts	0x0588, r24
    rfSettings.myAddr = myAddr;
    15ba:	f0 92 8b 05 	sts	0x058B, r15
    15be:	e0 92 8a 05 	sts	0x058A, r14
    rfSettings.txSeqNumber = 0;
    15c2:	10 92 86 05 	sts	0x0586, r1
    rfSettings.receiveOn = FALSE;
    15c6:	10 92 8c 05 	sts	0x058C, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    15ca:	0e 94 01 08 	call	0x1002	; 0x1002 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    15ce:	10 92 8f 05 	sts	0x058F, r1
    security_enable=0;
    15d2:	10 92 81 05 	sts	0x0581, r1
    last_pkt_encrypted=0;
    15d6:	10 92 90 05 	sts	0x0590, r1
} // rf_init()
    15da:	0f 90       	pop	r0
    15dc:	0f 90       	pop	r0
    15de:	cf 91       	pop	r28
    15e0:	df 91       	pop	r29
    15e2:	1f 91       	pop	r17
    15e4:	0f 91       	pop	r16
    15e6:	ff 90       	pop	r15
    15e8:	ef 90       	pop	r14
    15ea:	df 90       	pop	r13
    15ec:	08 95       	ret

000015ee <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    15ee:	81 e0       	ldi	r24, 0x01	; 1
    15f0:	80 93 8c 05 	sts	0x058C, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    15f4:	c0 98       	cbi	0x18, 0	; 24
    15f6:	83 e0       	ldi	r24, 0x03	; 3
    15f8:	8f b9       	out	0x0f, r24	; 15
    15fa:	77 9b       	sbis	0x0e, 7	; 14
    15fc:	fe cf       	rjmp	.-4      	; 0x15fa <rf_rx_on+0xc>
    15fe:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1600:	c0 98       	cbi	0x18, 0	; 24
    1602:	88 e0       	ldi	r24, 0x08	; 8
    1604:	8f b9       	out	0x0f, r24	; 15
    1606:	77 9b       	sbis	0x0e, 7	; 14
    1608:	fe cf       	rjmp	.-4      	; 0x1606 <rf_rx_on+0x18>
    160a:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    160c:	10 92 95 05 	sts	0x0595, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    1610:	08 95       	ret

00001612 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1612:	81 e0       	ldi	r24, 0x01	; 1
    1614:	80 93 8c 05 	sts	0x058C, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    1618:	c0 98       	cbi	0x18, 0	; 24
    161a:	83 e0       	ldi	r24, 0x03	; 3
    161c:	8f b9       	out	0x0f, r24	; 15
    161e:	77 9b       	sbis	0x0e, 7	; 14
    1620:	fe cf       	rjmp	.-4      	; 0x161e <rf_polling_rx_on+0xc>
    1622:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1624:	c0 98       	cbi	0x18, 0	; 24
    1626:	88 e0       	ldi	r24, 0x08	; 8
    1628:	8f b9       	out	0x0f, r24	; 15
    162a:	77 9b       	sbis	0x0e, 7	; 14
    162c:	fe cf       	rjmp	.-4      	; 0x162a <rf_polling_rx_on+0x18>
    162e:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1630:	10 92 95 05 	sts	0x0595, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    1634:	08 95       	ret

00001636 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    1636:	10 92 8c 05 	sts	0x058C, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    163a:	c0 98       	cbi	0x18, 0	; 24
    163c:	86 e0       	ldi	r24, 0x06	; 6
    163e:	8f b9       	out	0x0f, r24	; 15
    1640:	77 9b       	sbis	0x0e, 7	; 14
    1642:	fe cf       	rjmp	.-4      	; 0x1640 <rf_rx_off+0xa>
    1644:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    1646:	10 92 95 05 	sts	0x0595, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    164a:	08 95       	ret

0000164c <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    164c:	bf 92       	push	r11
    164e:	cf 92       	push	r12
    1650:	df 92       	push	r13
    1652:	ef 92       	push	r14
    1654:	ff 92       	push	r15
    1656:	0f 93       	push	r16
    1658:	1f 93       	push	r17
    165a:	df 93       	push	r29
    165c:	cf 93       	push	r28
    165e:	00 d0       	rcall	.+0      	; 0x1660 <rf_tx_tdma_packet+0x14>
    1660:	0f 92       	push	r0
    1662:	cd b7       	in	r28, 0x3d	; 61
    1664:	de b7       	in	r29, 0x3e	; 62
    1666:	8c 01       	movw	r16, r24
    1668:	6b 01       	movw	r12, r22
    166a:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    166c:	0e 94 91 25 	call	0x4b22	; 0x4b22 <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1670:	c0 98       	cbi	0x18, 0	; 24
    1672:	88 e0       	ldi	r24, 0x08	; 8
    1674:	8f b9       	out	0x0f, r24	; 15
    1676:	77 9b       	sbis	0x0e, 7	; 14
    1678:	fe cf       	rjmp	.-4      	; 0x1676 <rf_tx_tdma_packet+0x2a>
    167a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    167c:	c0 98       	cbi	0x18, 0	; 24
    167e:	88 e0       	ldi	r24, 0x08	; 8
    1680:	8f b9       	out	0x0f, r24	; 15
    1682:	77 9b       	sbis	0x0e, 7	; 14
    1684:	fe cf       	rjmp	.-4      	; 0x1682 <rf_tx_tdma_packet+0x36>
    1686:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1688:	0e 99       	sbic	0x01, 6	; 1
    168a:	fe cf       	rjmp	.-4      	; 0x1688 <rf_tx_tdma_packet+0x3c>
    168c:	84 99       	sbic	0x10, 4	; 16
    168e:	fc cf       	rjmp	.-8      	; 0x1688 <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1690:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1692:	c0 98       	cbi	0x18, 0	; 24
    1694:	89 e0       	ldi	r24, 0x09	; 9
    1696:	8f b9       	out	0x0f, r24	; 15
    1698:	77 9b       	sbis	0x0e, 7	; 14
    169a:	fe cf       	rjmp	.-4      	; 0x1698 <rf_tx_tdma_packet+0x4c>
    169c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    169e:	c0 98       	cbi	0x18, 0	; 24
    16a0:	89 e0       	ldi	r24, 0x09	; 9
    16a2:	8f b9       	out	0x0f, r24	; 15
    16a4:	77 9b       	sbis	0x0e, 7	; 14
    16a6:	fe cf       	rjmp	.-4      	; 0x16a4 <rf_tx_tdma_packet+0x58>
    16a8:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    16aa:	d8 01       	movw	r26, r16
    16ac:	12 96       	adiw	r26, 0x02	; 2
    16ae:	5c 91       	ld	r21, X
    16b0:	12 97       	sbiw	r26, 0x02	; 2
    16b2:	25 2f       	mov	r18, r21
    16b4:	33 27       	eor	r19, r19
    16b6:	27 fd       	sbrc	r18, 7
    16b8:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    16ba:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    16bc:	40 e0       	ldi	r20, 0x00	; 0
    16be:	0a c0       	rjmp	.+20     	; 0x16d4 <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    16c0:	d8 01       	movw	r26, r16
    16c2:	13 96       	adiw	r26, 0x03	; 3
    16c4:	ed 91       	ld	r30, X+
    16c6:	fc 91       	ld	r31, X
    16c8:	14 97       	sbiw	r26, 0x04	; 4
    16ca:	e8 0f       	add	r30, r24
    16cc:	f9 1f       	adc	r31, r25
    16ce:	80 81       	ld	r24, Z
    16d0:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    16d2:	4f 5f       	subi	r20, 0xFF	; 255
    16d4:	84 2f       	mov	r24, r20
    16d6:	90 e0       	ldi	r25, 0x00	; 0
    16d8:	82 17       	cp	r24, r18
    16da:	93 07       	cpc	r25, r19
    16dc:	8c f3       	brlt	.-30     	; 0x16c0 <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    16de:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    16e0:	c0 98       	cbi	0x18, 0	; 24
    16e2:	8e e3       	ldi	r24, 0x3E	; 62
    16e4:	8f b9       	out	0x0f, r24	; 15
    16e6:	77 9b       	sbis	0x0e, 7	; 14
    16e8:	fe cf       	rjmp	.-4      	; 0x16e6 <rf_tx_tdma_packet+0x9a>
    16ea:	5f b9       	out	0x0f, r21	; 15
    16ec:	77 9b       	sbis	0x0e, 7	; 14
    16ee:	fe cf       	rjmp	.-4      	; 0x16ec <rf_tx_tdma_packet+0xa0>
    16f0:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    16f2:	f8 01       	movw	r30, r16
    16f4:	86 81       	ldd	r24, Z+6	; 0x06
    16f6:	88 23       	and	r24, r24
    16f8:	19 f0       	breq	.+6      	; 0x1700 <rf_tx_tdma_packet+0xb4>
    16fa:	81 e6       	ldi	r24, 0x61	; 97
    16fc:	98 e8       	ldi	r25, 0x88	; 136
    16fe:	02 c0       	rjmp	.+4      	; 0x1704 <rf_tx_tdma_packet+0xb8>
    1700:	81 e4       	ldi	r24, 0x41	; 65
    1702:	98 e8       	ldi	r25, 0x88	; 136
    1704:	9a 83       	std	Y+2, r25	; 0x02
    1706:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1708:	c0 98       	cbi	0x18, 0	; 24
    170a:	8e e3       	ldi	r24, 0x3E	; 62
    170c:	8f b9       	out	0x0f, r24	; 15
    170e:	77 9b       	sbis	0x0e, 7	; 14
    1710:	fe cf       	rjmp	.-4      	; 0x170e <rf_tx_tdma_packet+0xc2>
    1712:	fe 01       	movw	r30, r28
    1714:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1716:	ce 01       	movw	r24, r28
    1718:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    171a:	21 91       	ld	r18, Z+
    171c:	2f b9       	out	0x0f, r18	; 15
    171e:	77 9b       	sbis	0x0e, 7	; 14
    1720:	fe cf       	rjmp	.-4      	; 0x171e <rf_tx_tdma_packet+0xd2>
    1722:	e8 17       	cp	r30, r24
    1724:	f9 07       	cpc	r31, r25
    1726:	c9 f7       	brne	.-14     	; 0x171a <rf_tx_tdma_packet+0xce>
    1728:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    172a:	c0 98       	cbi	0x18, 0	; 24
    172c:	8e e3       	ldi	r24, 0x3E	; 62
    172e:	8f b9       	out	0x0f, r24	; 15
    1730:	77 9b       	sbis	0x0e, 7	; 14
    1732:	fe cf       	rjmp	.-4      	; 0x1730 <rf_tx_tdma_packet+0xe4>
    1734:	80 91 86 05 	lds	r24, 0x0586
    1738:	8f b9       	out	0x0f, r24	; 15
    173a:	77 9b       	sbis	0x0e, 7	; 14
    173c:	fe cf       	rjmp	.-4      	; 0x173a <rf_tx_tdma_packet+0xee>
    173e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1740:	c0 98       	cbi	0x18, 0	; 24
    1742:	8e e3       	ldi	r24, 0x3E	; 62
    1744:	8f b9       	out	0x0f, r24	; 15
    1746:	77 9b       	sbis	0x0e, 7	; 14
    1748:	fe cf       	rjmp	.-4      	; 0x1746 <rf_tx_tdma_packet+0xfa>
    174a:	80 e0       	ldi	r24, 0x00	; 0
    174c:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    174e:	fc 01       	movw	r30, r24
    1750:	ec 57       	subi	r30, 0x7C	; 124
    1752:	fa 4f       	sbci	r31, 0xFA	; 250

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1754:	24 81       	ldd	r18, Z+4	; 0x04
    1756:	2f b9       	out	0x0f, r18	; 15
    1758:	77 9b       	sbis	0x0e, 7	; 14
    175a:	fe cf       	rjmp	.-4      	; 0x1758 <rf_tx_tdma_packet+0x10c>
    175c:	01 96       	adiw	r24, 0x01	; 1
    175e:	82 30       	cpi	r24, 0x02	; 2
    1760:	91 05       	cpc	r25, r1
    1762:	a9 f7       	brne	.-22     	; 0x174e <rf_tx_tdma_packet+0x102>
    1764:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1766:	c0 98       	cbi	0x18, 0	; 24
    1768:	8e e3       	ldi	r24, 0x3E	; 62
    176a:	8f b9       	out	0x0f, r24	; 15
    176c:	77 9b       	sbis	0x0e, 7	; 14
    176e:	fe cf       	rjmp	.-4      	; 0x176c <rf_tx_tdma_packet+0x120>
    1770:	80 e0       	ldi	r24, 0x00	; 0
    1772:	90 e0       	ldi	r25, 0x00	; 0
    1774:	f8 01       	movw	r30, r16
    1776:	e8 0f       	add	r30, r24
    1778:	f9 1f       	adc	r31, r25
    177a:	20 81       	ld	r18, Z
    177c:	2f b9       	out	0x0f, r18	; 15
    177e:	77 9b       	sbis	0x0e, 7	; 14
    1780:	fe cf       	rjmp	.-4      	; 0x177e <rf_tx_tdma_packet+0x132>
    1782:	01 96       	adiw	r24, 0x01	; 1
    1784:	82 30       	cpi	r24, 0x02	; 2
    1786:	91 05       	cpc	r25, r1
    1788:	a9 f7       	brne	.-22     	; 0x1774 <rf_tx_tdma_packet+0x128>
    178a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    178c:	c0 98       	cbi	0x18, 0	; 24
    178e:	8e e3       	ldi	r24, 0x3E	; 62
    1790:	8f b9       	out	0x0f, r24	; 15
    1792:	77 9b       	sbis	0x0e, 7	; 14
    1794:	fe cf       	rjmp	.-4      	; 0x1792 <rf_tx_tdma_packet+0x146>
    1796:	80 e0       	ldi	r24, 0x00	; 0
    1798:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    179a:	fc 01       	movw	r30, r24
    179c:	ec 57       	subi	r30, 0x7C	; 124
    179e:	fa 4f       	sbci	r31, 0xFA	; 250
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    17a0:	26 81       	ldd	r18, Z+6	; 0x06
    17a2:	2f b9       	out	0x0f, r18	; 15
    17a4:	77 9b       	sbis	0x0e, 7	; 14
    17a6:	fe cf       	rjmp	.-4      	; 0x17a4 <rf_tx_tdma_packet+0x158>
    17a8:	01 96       	adiw	r24, 0x01	; 1
    17aa:	82 30       	cpi	r24, 0x02	; 2
    17ac:	91 05       	cpc	r25, r1
    17ae:	a9 f7       	brne	.-22     	; 0x179a <rf_tx_tdma_packet+0x14e>
    17b0:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    17b2:	c6 01       	movw	r24, r12
    17b4:	b7 01       	movw	r22, r14
    17b6:	0e 94 1d 25 	call	0x4a3a	; 0x4a3a <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    17ba:	d8 01       	movw	r26, r16
    17bc:	15 96       	adiw	r26, 0x05	; 5
    17be:	8c 91       	ld	r24, X
    17c0:	15 97       	sbiw	r26, 0x05	; 5
    17c2:	88 23       	and	r24, r24
    17c4:	a9 f1       	breq	.+106    	; 0x1830 <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    17c6:	80 91 8c 05 	lds	r24, 0x058C
    17ca:	88 23       	and	r24, r24
    17cc:	31 f4       	brne	.+12     	; 0x17da <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    17ce:	c0 98       	cbi	0x18, 0	; 24
    17d0:	83 e0       	ldi	r24, 0x03	; 3
    17d2:	8f b9       	out	0x0f, r24	; 15
    17d4:	77 9b       	sbis	0x0e, 7	; 14
    17d6:	fe cf       	rjmp	.-4      	; 0x17d4 <rf_tx_tdma_packet+0x188>
    17d8:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    17da:	c0 98       	cbi	0x18, 0	; 24
    17dc:	1f b8       	out	0x0f, r1	; 15
    17de:	77 9b       	sbis	0x0e, 7	; 14
    17e0:	fe cf       	rjmp	.-4      	; 0x17de <rf_tx_tdma_packet+0x192>
    17e2:	8f b1       	in	r24, 0x0f	; 15
    17e4:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    17e6:	81 ff       	sbrs	r24, 1
    17e8:	f8 cf       	rjmp	.-16     	; 0x17da <rf_tx_tdma_packet+0x18e>
    17ea:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    17ec:	a5 e0       	ldi	r26, 0x05	; 5
    17ee:	ea 2e       	mov	r14, r26
    17f0:	c0 98       	cbi	0x18, 0	; 24
    17f2:	ef b8       	out	0x0f, r14	; 15
    17f4:	77 9b       	sbis	0x0e, 7	; 14
    17f6:	fe cf       	rjmp	.-4      	; 0x17f4 <rf_tx_tdma_packet+0x1a8>
    17f8:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    17fa:	c0 98       	cbi	0x18, 0	; 24
    17fc:	1f b8       	out	0x0f, r1	; 15
    17fe:	77 9b       	sbis	0x0e, 7	; 14
    1800:	fe cf       	rjmp	.-4      	; 0x17fe <rf_tx_tdma_packet+0x1b2>
    1802:	cf b0       	in	r12, 0x0f	; 15
    1804:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1806:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    1808:	25 36       	cpi	r18, 0x65	; 101
    180a:	49 f4       	brne	.+18     	; 0x181e <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    180c:	78 94       	sei
                nrk_sem_post(radio_sem);
    180e:	80 91 7f 05 	lds	r24, 0x057F
    1812:	90 91 80 05 	lds	r25, 0x0580
    1816:	0e 94 7e 1b 	call	0x36fc	; 0x36fc <nrk_sem_post>
                return FALSE;
    181a:	80 e0       	ldi	r24, 0x00	; 0
    181c:	60 c0       	rjmp	.+192    	; 0x18de <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    181e:	84 e6       	ldi	r24, 0x64	; 100
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	2b 83       	std	Y+3, r18	; 0x03
    1824:	0e 94 43 13 	call	0x2686	; 0x2686 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1828:	2b 81       	ldd	r18, Y+3	; 0x03
    182a:	c3 fe       	sbrs	r12, 3
    182c:	e1 cf       	rjmp	.-62     	; 0x17f0 <rf_tx_tdma_packet+0x1a4>
    182e:	06 c0       	rjmp	.+12     	; 0x183c <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1830:	c0 98       	cbi	0x18, 0	; 24
    1832:	84 e0       	ldi	r24, 0x04	; 4
    1834:	8f b9       	out	0x0f, r24	; 15
    1836:	77 9b       	sbis	0x0e, 7	; 14
    1838:	fe cf       	rjmp	.-4      	; 0x1836 <rf_tx_tdma_packet+0x1ea>
    183a:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    183c:	c0 98       	cbi	0x18, 0	; 24
    183e:	8e e3       	ldi	r24, 0x3E	; 62
    1840:	8f b9       	out	0x0f, r24	; 15
    1842:	77 9b       	sbis	0x0e, 7	; 14
    1844:	fe cf       	rjmp	.-4      	; 0x1842 <rf_tx_tdma_packet+0x1f6>
    1846:	40 e0       	ldi	r20, 0x00	; 0
    1848:	0c c0       	rjmp	.+24     	; 0x1862 <rf_tx_tdma_packet+0x216>
    184a:	d8 01       	movw	r26, r16
    184c:	13 96       	adiw	r26, 0x03	; 3
    184e:	ed 91       	ld	r30, X+
    1850:	fc 91       	ld	r31, X
    1852:	14 97       	sbiw	r26, 0x04	; 4
    1854:	e8 0f       	add	r30, r24
    1856:	f9 1f       	adc	r31, r25
    1858:	80 81       	ld	r24, Z
    185a:	8f b9       	out	0x0f, r24	; 15
    185c:	77 9b       	sbis	0x0e, 7	; 14
    185e:	fe cf       	rjmp	.-4      	; 0x185c <rf_tx_tdma_packet+0x210>
    1860:	4f 5f       	subi	r20, 0xFF	; 255
    1862:	84 2f       	mov	r24, r20
    1864:	90 e0       	ldi	r25, 0x00	; 0
    1866:	f8 01       	movw	r30, r16
    1868:	22 81       	ldd	r18, Z+2	; 0x02
    186a:	33 27       	eor	r19, r19
    186c:	27 fd       	sbrc	r18, 7
    186e:	30 95       	com	r19
    1870:	82 17       	cp	r24, r18
    1872:	93 07       	cpc	r25, r19
    1874:	54 f3       	brlt	.-44     	; 0x184a <rf_tx_tdma_packet+0x1fe>
    1876:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1878:	c0 98       	cbi	0x18, 0	; 24
    187a:	8e e3       	ldi	r24, 0x3E	; 62
    187c:	8f b9       	out	0x0f, r24	; 15
    187e:	77 9b       	sbis	0x0e, 7	; 14
    1880:	fe cf       	rjmp	.-4      	; 0x187e <rf_tx_tdma_packet+0x232>
    1882:	bf b8       	out	0x0f, r11	; 15
    1884:	77 9b       	sbis	0x0e, 7	; 14
    1886:	fe cf       	rjmp	.-4      	; 0x1884 <rf_tx_tdma_packet+0x238>
    1888:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    188a:	84 9b       	sbis	0x10, 4	; 16
    188c:	fe cf       	rjmp	.-4      	; 0x188a <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    188e:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    1890:	84 99       	sbic	0x10, 4	; 16
    1892:	fe cf       	rjmp	.-4      	; 0x1890 <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1894:	c0 98       	cbi	0x18, 0	; 24
    1896:	88 e0       	ldi	r24, 0x08	; 8
    1898:	8f b9       	out	0x0f, r24	; 15
    189a:	77 9b       	sbis	0x0e, 7	; 14
    189c:	fe cf       	rjmp	.-4      	; 0x189a <rf_tx_tdma_packet+0x24e>
    189e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    18a0:	c0 98       	cbi	0x18, 0	; 24
    18a2:	88 e0       	ldi	r24, 0x08	; 8
    18a4:	8f b9       	out	0x0f, r24	; 15
    18a6:	77 9b       	sbis	0x0e, 7	; 14
    18a8:	fe cf       	rjmp	.-4      	; 0x18a6 <rf_tx_tdma_packet+0x25a>
    18aa:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    18ac:	c0 98       	cbi	0x18, 0	; 24
    18ae:	89 e0       	ldi	r24, 0x09	; 9
    18b0:	8f b9       	out	0x0f, r24	; 15
    18b2:	77 9b       	sbis	0x0e, 7	; 14
    18b4:	fe cf       	rjmp	.-4      	; 0x18b2 <rf_tx_tdma_packet+0x266>
    18b6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    18b8:	c0 98       	cbi	0x18, 0	; 24
    18ba:	89 e0       	ldi	r24, 0x09	; 9
    18bc:	8f b9       	out	0x0f, r24	; 15
    18be:	77 9b       	sbis	0x0e, 7	; 14
    18c0:	fe cf       	rjmp	.-4      	; 0x18be <rf_tx_tdma_packet+0x272>
    18c2:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    18c4:	c0 98       	cbi	0x18, 0	; 24
    18c6:	86 e0       	ldi	r24, 0x06	; 6
    18c8:	8f b9       	out	0x0f, r24	; 15
    18ca:	77 9b       	sbis	0x0e, 7	; 14
    18cc:	fe cf       	rjmp	.-4      	; 0x18ca <rf_tx_tdma_packet+0x27e>
    18ce:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    18d0:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    18d2:	80 91 86 05 	lds	r24, 0x0586
    18d6:	8f 5f       	subi	r24, 0xFF	; 255
    18d8:	80 93 86 05 	sts	0x0586, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    18dc:	81 e0       	ldi	r24, 0x01	; 1

}
    18de:	0f 90       	pop	r0
    18e0:	0f 90       	pop	r0
    18e2:	0f 90       	pop	r0
    18e4:	cf 91       	pop	r28
    18e6:	df 91       	pop	r29
    18e8:	1f 91       	pop	r17
    18ea:	0f 91       	pop	r16
    18ec:	ff 90       	pop	r15
    18ee:	ef 90       	pop	r14
    18f0:	df 90       	pop	r13
    18f2:	cf 90       	pop	r12
    18f4:	bf 90       	pop	r11
    18f6:	08 95       	ret

000018f8 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    18f8:	ff 92       	push	r15
    18fa:	0f 93       	push	r16
    18fc:	1f 93       	push	r17
    18fe:	df 93       	push	r29
    1900:	cf 93       	push	r28
    1902:	00 d0       	rcall	.+0      	; 0x1904 <rf_tx_packet+0xc>
    1904:	cd b7       	in	r28, 0x3d	; 61
    1906:	de b7       	in	r29, 0x3e	; 62
    1908:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    190a:	80 91 81 05 	lds	r24, 0x0581
    190e:	88 23       	and	r24, r24
    1910:	31 f0       	breq	.+12     	; 0x191e <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    1912:	c0 98       	cbi	0x18, 0	; 24
    1914:	8d e0       	ldi	r24, 0x0D	; 13
    1916:	8f b9       	out	0x0f, r24	; 15
    1918:	77 9b       	sbis	0x0e, 7	; 14
    191a:	fe cf       	rjmp	.-4      	; 0x1918 <rf_tx_packet+0x20>
    191c:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    191e:	32 81       	ldd	r19, Z+2	; 0x02
    1920:	43 2f       	mov	r20, r19
    1922:	55 27       	eor	r21, r21
    1924:	47 fd       	sbrc	r20, 7
    1926:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    1928:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    192a:	60 e0       	ldi	r22, 0x00	; 0
    192c:	07 c0       	rjmp	.+14     	; 0x193c <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    192e:	a3 81       	ldd	r26, Z+3	; 0x03
    1930:	b4 81       	ldd	r27, Z+4	; 0x04
    1932:	a8 0f       	add	r26, r24
    1934:	b9 1f       	adc	r27, r25
    1936:	8c 91       	ld	r24, X
    1938:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    193a:	6f 5f       	subi	r22, 0xFF	; 255
    193c:	86 2f       	mov	r24, r22
    193e:	90 e0       	ldi	r25, 0x00	; 0
    1940:	84 17       	cp	r24, r20
    1942:	95 07       	cpc	r25, r21
    1944:	a4 f3       	brlt	.-24     	; 0x192e <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1946:	83 2f       	mov	r24, r19
    1948:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    194a:	90 91 81 05 	lds	r25, 0x0581
    194e:	91 11       	cpse	r25, r1
    1950:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1952:	c0 98       	cbi	0x18, 0	; 24
    1954:	98 e0       	ldi	r25, 0x08	; 8
    1956:	9f b9       	out	0x0f, r25	; 15
    1958:	77 9b       	sbis	0x0e, 7	; 14
    195a:	fe cf       	rjmp	.-4      	; 0x1958 <rf_tx_packet+0x60>
    195c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    195e:	c0 98       	cbi	0x18, 0	; 24
    1960:	98 e0       	ldi	r25, 0x08	; 8
    1962:	9f b9       	out	0x0f, r25	; 15
    1964:	77 9b       	sbis	0x0e, 7	; 14
    1966:	fe cf       	rjmp	.-4      	; 0x1964 <rf_tx_packet+0x6c>
    1968:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    196a:	0e 99       	sbic	0x01, 6	; 1
    196c:	fe cf       	rjmp	.-4      	; 0x196a <rf_tx_packet+0x72>
    196e:	84 99       	sbic	0x10, 4	; 16
    1970:	fc cf       	rjmp	.-8      	; 0x196a <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1972:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1974:	c0 98       	cbi	0x18, 0	; 24
    1976:	99 e0       	ldi	r25, 0x09	; 9
    1978:	9f b9       	out	0x0f, r25	; 15
    197a:	77 9b       	sbis	0x0e, 7	; 14
    197c:	fe cf       	rjmp	.-4      	; 0x197a <rf_tx_packet+0x82>
    197e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1980:	c0 98       	cbi	0x18, 0	; 24
    1982:	99 e0       	ldi	r25, 0x09	; 9
    1984:	9f b9       	out	0x0f, r25	; 15
    1986:	77 9b       	sbis	0x0e, 7	; 14
    1988:	fe cf       	rjmp	.-4      	; 0x1986 <rf_tx_packet+0x8e>
    198a:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    198c:	c0 98       	cbi	0x18, 0	; 24
    198e:	9e e3       	ldi	r25, 0x3E	; 62
    1990:	9f b9       	out	0x0f, r25	; 15
    1992:	77 9b       	sbis	0x0e, 7	; 14
    1994:	fe cf       	rjmp	.-4      	; 0x1992 <rf_tx_packet+0x9a>
    1996:	8f b9       	out	0x0f, r24	; 15
    1998:	77 9b       	sbis	0x0e, 7	; 14
    199a:	fe cf       	rjmp	.-4      	; 0x1998 <rf_tx_packet+0xa0>
    199c:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    199e:	81 e4       	ldi	r24, 0x41	; 65
    19a0:	98 e8       	ldi	r25, 0x88	; 136
    19a2:	9a 83       	std	Y+2, r25	; 0x02
    19a4:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    19a6:	80 91 8f 05 	lds	r24, 0x058F
    19aa:	88 23       	and	r24, r24
    19ac:	21 f0       	breq	.+8      	; 0x19b6 <rf_tx_packet+0xbe>
    19ae:	81 e6       	ldi	r24, 0x61	; 97
    19b0:	98 e8       	ldi	r25, 0x88	; 136
    19b2:	9a 83       	std	Y+2, r25	; 0x02
    19b4:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    19b6:	80 91 81 05 	lds	r24, 0x0581
    19ba:	88 23       	and	r24, r24
    19bc:	29 f0       	breq	.+10     	; 0x19c8 <rf_tx_packet+0xd0>
    19be:	89 81       	ldd	r24, Y+1	; 0x01
    19c0:	9a 81       	ldd	r25, Y+2	; 0x02
    19c2:	88 60       	ori	r24, 0x08	; 8
    19c4:	9a 83       	std	Y+2, r25	; 0x02
    19c6:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    19c8:	c0 98       	cbi	0x18, 0	; 24
    19ca:	8e e3       	ldi	r24, 0x3E	; 62
    19cc:	8f b9       	out	0x0f, r24	; 15
    19ce:	77 9b       	sbis	0x0e, 7	; 14
    19d0:	fe cf       	rjmp	.-4      	; 0x19ce <rf_tx_packet+0xd6>
    19d2:	de 01       	movw	r26, r28
    19d4:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    19d6:	ce 01       	movw	r24, r28
    19d8:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    19da:	3d 91       	ld	r19, X+
    19dc:	3f b9       	out	0x0f, r19	; 15
    19de:	77 9b       	sbis	0x0e, 7	; 14
    19e0:	fe cf       	rjmp	.-4      	; 0x19de <rf_tx_packet+0xe6>
    19e2:	a8 17       	cp	r26, r24
    19e4:	b9 07       	cpc	r27, r25
    19e6:	c9 f7       	brne	.-14     	; 0x19da <rf_tx_packet+0xe2>
    19e8:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    19ea:	c0 98       	cbi	0x18, 0	; 24
    19ec:	8e e3       	ldi	r24, 0x3E	; 62
    19ee:	8f b9       	out	0x0f, r24	; 15
    19f0:	77 9b       	sbis	0x0e, 7	; 14
    19f2:	fe cf       	rjmp	.-4      	; 0x19f0 <rf_tx_packet+0xf8>
    19f4:	80 91 86 05 	lds	r24, 0x0586
    19f8:	8f b9       	out	0x0f, r24	; 15
    19fa:	77 9b       	sbis	0x0e, 7	; 14
    19fc:	fe cf       	rjmp	.-4      	; 0x19fa <rf_tx_packet+0x102>
    19fe:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1a00:	c0 98       	cbi	0x18, 0	; 24
    1a02:	8e e3       	ldi	r24, 0x3E	; 62
    1a04:	8f b9       	out	0x0f, r24	; 15
    1a06:	77 9b       	sbis	0x0e, 7	; 14
    1a08:	fe cf       	rjmp	.-4      	; 0x1a06 <rf_tx_packet+0x10e>
    1a0a:	80 e0       	ldi	r24, 0x00	; 0
    1a0c:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1a0e:	dc 01       	movw	r26, r24
    1a10:	ac 57       	subi	r26, 0x7C	; 124
    1a12:	ba 4f       	sbci	r27, 0xFA	; 250
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1a14:	14 96       	adiw	r26, 0x04	; 4
    1a16:	3c 91       	ld	r19, X
    1a18:	14 97       	sbiw	r26, 0x04	; 4
    1a1a:	3f b9       	out	0x0f, r19	; 15
    1a1c:	77 9b       	sbis	0x0e, 7	; 14
    1a1e:	fe cf       	rjmp	.-4      	; 0x1a1c <rf_tx_packet+0x124>
    1a20:	01 96       	adiw	r24, 0x01	; 1
    1a22:	82 30       	cpi	r24, 0x02	; 2
    1a24:	91 05       	cpc	r25, r1
    1a26:	99 f7       	brne	.-26     	; 0x1a0e <rf_tx_packet+0x116>
    1a28:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1a2a:	c0 98       	cbi	0x18, 0	; 24
    1a2c:	8e e3       	ldi	r24, 0x3E	; 62
    1a2e:	8f b9       	out	0x0f, r24	; 15
    1a30:	77 9b       	sbis	0x0e, 7	; 14
    1a32:	fe cf       	rjmp	.-4      	; 0x1a30 <rf_tx_packet+0x138>
    1a34:	80 e0       	ldi	r24, 0x00	; 0
    1a36:	90 e0       	ldi	r25, 0x00	; 0
    1a38:	df 01       	movw	r26, r30
    1a3a:	a8 0f       	add	r26, r24
    1a3c:	b9 1f       	adc	r27, r25
    1a3e:	3c 91       	ld	r19, X
    1a40:	3f b9       	out	0x0f, r19	; 15
    1a42:	77 9b       	sbis	0x0e, 7	; 14
    1a44:	fe cf       	rjmp	.-4      	; 0x1a42 <rf_tx_packet+0x14a>
    1a46:	01 96       	adiw	r24, 0x01	; 1
    1a48:	82 30       	cpi	r24, 0x02	; 2
    1a4a:	91 05       	cpc	r25, r1
    1a4c:	a9 f7       	brne	.-22     	; 0x1a38 <rf_tx_packet+0x140>
    1a4e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1a50:	c0 98       	cbi	0x18, 0	; 24
    1a52:	8e e3       	ldi	r24, 0x3E	; 62
    1a54:	8f b9       	out	0x0f, r24	; 15
    1a56:	77 9b       	sbis	0x0e, 7	; 14
    1a58:	fe cf       	rjmp	.-4      	; 0x1a56 <rf_tx_packet+0x15e>
    1a5a:	80 e0       	ldi	r24, 0x00	; 0
    1a5c:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1a5e:	dc 01       	movw	r26, r24
    1a60:	ac 57       	subi	r26, 0x7C	; 124
    1a62:	ba 4f       	sbci	r27, 0xFA	; 250
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1a64:	16 96       	adiw	r26, 0x06	; 6
    1a66:	3c 91       	ld	r19, X
    1a68:	16 97       	sbiw	r26, 0x06	; 6
    1a6a:	3f b9       	out	0x0f, r19	; 15
    1a6c:	77 9b       	sbis	0x0e, 7	; 14
    1a6e:	fe cf       	rjmp	.-4      	; 0x1a6c <rf_tx_packet+0x174>
    1a70:	01 96       	adiw	r24, 0x01	; 1
    1a72:	82 30       	cpi	r24, 0x02	; 2
    1a74:	91 05       	cpc	r25, r1
    1a76:	99 f7       	brne	.-26     	; 0x1a5e <rf_tx_packet+0x166>
    1a78:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1a7a:	80 91 81 05 	lds	r24, 0x0581
    1a7e:	88 23       	and	r24, r24
    1a80:	81 f0       	breq	.+32     	; 0x1aa2 <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1a82:	c0 98       	cbi	0x18, 0	; 24
    1a84:	8e e3       	ldi	r24, 0x3E	; 62
    1a86:	8f b9       	out	0x0f, r24	; 15
    1a88:	77 9b       	sbis	0x0e, 7	; 14
    1a8a:	fe cf       	rjmp	.-4      	; 0x1a88 <rf_tx_packet+0x190>
    1a8c:	a1 e9       	ldi	r26, 0x91	; 145
    1a8e:	b5 e0       	ldi	r27, 0x05	; 5
    1a90:	8d 91       	ld	r24, X+
    1a92:	8f b9       	out	0x0f, r24	; 15
    1a94:	77 9b       	sbis	0x0e, 7	; 14
    1a96:	fe cf       	rjmp	.-4      	; 0x1a94 <rf_tx_packet+0x19c>
    1a98:	85 e0       	ldi	r24, 0x05	; 5
    1a9a:	a5 39       	cpi	r26, 0x95	; 149
    1a9c:	b8 07       	cpc	r27, r24
    1a9e:	c1 f7       	brne	.-16     	; 0x1a90 <rf_tx_packet+0x198>
    1aa0:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1aa2:	c0 98       	cbi	0x18, 0	; 24
    1aa4:	8e e3       	ldi	r24, 0x3E	; 62
    1aa6:	8f b9       	out	0x0f, r24	; 15
    1aa8:	77 9b       	sbis	0x0e, 7	; 14
    1aaa:	fe cf       	rjmp	.-4      	; 0x1aa8 <rf_tx_packet+0x1b0>
    1aac:	30 e0       	ldi	r19, 0x00	; 0
    1aae:	09 c0       	rjmp	.+18     	; 0x1ac2 <rf_tx_packet+0x1ca>
    1ab0:	a3 81       	ldd	r26, Z+3	; 0x03
    1ab2:	b4 81       	ldd	r27, Z+4	; 0x04
    1ab4:	a8 0f       	add	r26, r24
    1ab6:	b9 1f       	adc	r27, r25
    1ab8:	8c 91       	ld	r24, X
    1aba:	8f b9       	out	0x0f, r24	; 15
    1abc:	77 9b       	sbis	0x0e, 7	; 14
    1abe:	fe cf       	rjmp	.-4      	; 0x1abc <rf_tx_packet+0x1c4>
    1ac0:	3f 5f       	subi	r19, 0xFF	; 255
    1ac2:	83 2f       	mov	r24, r19
    1ac4:	90 e0       	ldi	r25, 0x00	; 0
    1ac6:	42 81       	ldd	r20, Z+2	; 0x02
    1ac8:	55 27       	eor	r21, r21
    1aca:	47 fd       	sbrc	r20, 7
    1acc:	50 95       	com	r21
    1ace:	84 17       	cp	r24, r20
    1ad0:	95 07       	cpc	r25, r21
    1ad2:	74 f3       	brlt	.-36     	; 0x1ab0 <rf_tx_packet+0x1b8>
    1ad4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1ad6:	c0 98       	cbi	0x18, 0	; 24
    1ad8:	8e e3       	ldi	r24, 0x3E	; 62
    1ada:	8f b9       	out	0x0f, r24	; 15
    1adc:	77 9b       	sbis	0x0e, 7	; 14
    1ade:	fe cf       	rjmp	.-4      	; 0x1adc <rf_tx_packet+0x1e4>
    1ae0:	2f b9       	out	0x0f, r18	; 15
    1ae2:	77 9b       	sbis	0x0e, 7	; 14
    1ae4:	fe cf       	rjmp	.-4      	; 0x1ae2 <rf_tx_packet+0x1ea>
    1ae6:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1ae8:	85 81       	ldd	r24, Z+5	; 0x05
    1aea:	88 23       	and	r24, r24
    1aec:	91 f1       	breq	.+100    	; 0x1b52 <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1aee:	80 91 8c 05 	lds	r24, 0x058C
    1af2:	88 23       	and	r24, r24
    1af4:	31 f4       	brne	.+12     	; 0x1b02 <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1af6:	c0 98       	cbi	0x18, 0	; 24
    1af8:	83 e0       	ldi	r24, 0x03	; 3
    1afa:	8f b9       	out	0x0f, r24	; 15
    1afc:	77 9b       	sbis	0x0e, 7	; 14
    1afe:	fe cf       	rjmp	.-4      	; 0x1afc <rf_tx_packet+0x204>
    1b00:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1b02:	c0 98       	cbi	0x18, 0	; 24
    1b04:	1f b8       	out	0x0f, r1	; 15
    1b06:	77 9b       	sbis	0x0e, 7	; 14
    1b08:	fe cf       	rjmp	.-4      	; 0x1b06 <rf_tx_packet+0x20e>
    1b0a:	8f b1       	in	r24, 0x0f	; 15
    1b0c:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1b0e:	81 ff       	sbrs	r24, 1
    1b10:	f8 cf       	rjmp	.-16     	; 0x1b02 <rf_tx_packet+0x20a>
    1b12:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1b14:	05 e0       	ldi	r16, 0x05	; 5
    1b16:	c0 98       	cbi	0x18, 0	; 24
    1b18:	0f b9       	out	0x0f, r16	; 15
    1b1a:	77 9b       	sbis	0x0e, 7	; 14
    1b1c:	fe cf       	rjmp	.-4      	; 0x1b1a <rf_tx_packet+0x222>
    1b1e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1b20:	c0 98       	cbi	0x18, 0	; 24
    1b22:	1f b8       	out	0x0f, r1	; 15
    1b24:	77 9b       	sbis	0x0e, 7	; 14
    1b26:	fe cf       	rjmp	.-4      	; 0x1b24 <rf_tx_packet+0x22c>
    1b28:	ff b0       	in	r15, 0x0f	; 15
    1b2a:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1b2c:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1b2e:	15 36       	cpi	r17, 0x65	; 101
    1b30:	49 f4       	brne	.+18     	; 0x1b44 <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    1b32:	78 94       	sei
                nrk_sem_post(radio_sem);
    1b34:	80 91 7f 05 	lds	r24, 0x057F
    1b38:	90 91 80 05 	lds	r25, 0x0580
    1b3c:	0e 94 7e 1b 	call	0x36fc	; 0x36fc <nrk_sem_post>
                return FALSE;
    1b40:	80 e0       	ldi	r24, 0x00	; 0
    1b42:	43 c0       	rjmp	.+134    	; 0x1bca <rf_tx_packet+0x2d2>
            }
            halWait (100);
    1b44:	84 e6       	ldi	r24, 0x64	; 100
    1b46:	90 e0       	ldi	r25, 0x00	; 0
    1b48:	0e 94 43 13 	call	0x2686	; 0x2686 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1b4c:	f3 fe       	sbrs	r15, 3
    1b4e:	e3 cf       	rjmp	.-58     	; 0x1b16 <rf_tx_packet+0x21e>
    1b50:	06 c0       	rjmp	.+12     	; 0x1b5e <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1b52:	c0 98       	cbi	0x18, 0	; 24
    1b54:	84 e0       	ldi	r24, 0x04	; 4
    1b56:	8f b9       	out	0x0f, r24	; 15
    1b58:	77 9b       	sbis	0x0e, 7	; 14
    1b5a:	fe cf       	rjmp	.-4      	; 0x1b58 <rf_tx_packet+0x260>
    1b5c:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1b5e:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1b60:	84 9b       	sbis	0x10, 4	; 16
    1b62:	fe cf       	rjmp	.-4      	; 0x1b60 <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1b64:	84 99       	sbic	0x10, 4	; 16
    1b66:	fe cf       	rjmp	.-4      	; 0x1b64 <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1b68:	80 91 8f 05 	lds	r24, 0x058F
    1b6c:	88 23       	and	r24, r24
    1b6e:	f9 f0       	breq	.+62     	; 0x1bae <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    1b70:	84 ea       	ldi	r24, 0xA4	; 164
    1b72:	92 e0       	ldi	r25, 0x02	; 2
    1b74:	0e 94 43 13 	call	0x2686	; 0x2686 <halWait>

        if(FIFO_IS_1)
    1b78:	b7 9b       	sbis	0x16, 7	; 22
    1b7a:	0b c0       	rjmp	.+22     	; 0x1b92 <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    1b7c:	c0 98       	cbi	0x18, 0	; 24
    1b7e:	8f e7       	ldi	r24, 0x7F	; 127
    1b80:	8f b9       	out	0x0f, r24	; 15
    1b82:	77 9b       	sbis	0x0e, 7	; 14
    1b84:	fe cf       	rjmp	.-4      	; 0x1b82 <rf_tx_packet+0x28a>
    1b86:	1f b8       	out	0x0f, r1	; 15
    1b88:	77 9b       	sbis	0x0e, 7	; 14
    1b8a:	fe cf       	rjmp	.-4      	; 0x1b88 <rf_tx_packet+0x290>
    1b8c:	8f b1       	in	r24, 0x0f	; 15
    1b8e:	c0 9a       	sbi	0x18, 0	; 24
    1b90:	0e c0       	rjmp	.+28     	; 0x1bae <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b92:	c0 98       	cbi	0x18, 0	; 24
    1b94:	88 e0       	ldi	r24, 0x08	; 8
    1b96:	8f b9       	out	0x0f, r24	; 15
    1b98:	77 9b       	sbis	0x0e, 7	; 14
    1b9a:	fe cf       	rjmp	.-4      	; 0x1b98 <rf_tx_packet+0x2a0>
    1b9c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1b9e:	c0 98       	cbi	0x18, 0	; 24
    1ba0:	88 e0       	ldi	r24, 0x08	; 8
    1ba2:	8f b9       	out	0x0f, r24	; 15
    1ba4:	77 9b       	sbis	0x0e, 7	; 14
    1ba6:	fe cf       	rjmp	.-4      	; 0x1ba4 <rf_tx_packet+0x2ac>
    1ba8:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    1baa:	80 e0       	ldi	r24, 0x00	; 0
    1bac:	01 c0       	rjmp	.+2      	; 0x1bb0 <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    1bae:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    1bb0:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1bb2:	c0 98       	cbi	0x18, 0	; 24
    1bb4:	96 e0       	ldi	r25, 0x06	; 6
    1bb6:	9f b9       	out	0x0f, r25	; 15
    1bb8:	77 9b       	sbis	0x0e, 7	; 14
    1bba:	fe cf       	rjmp	.-4      	; 0x1bb8 <rf_tx_packet+0x2c0>
    1bbc:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1bbe:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1bc0:	90 91 86 05 	lds	r25, 0x0586
    1bc4:	9f 5f       	subi	r25, 0xFF	; 255
    1bc6:	90 93 86 05 	sts	0x0586, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1bca:	0f 90       	pop	r0
    1bcc:	0f 90       	pop	r0
    1bce:	cf 91       	pop	r28
    1bd0:	df 91       	pop	r29
    1bd2:	1f 91       	pop	r17
    1bd4:	0f 91       	pop	r16
    1bd6:	ff 90       	pop	r15
    1bd8:	08 95       	ret

00001bda <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    1bda:	81 e0       	ldi	r24, 0x01	; 1
    1bdc:	84 9b       	sbis	0x10, 4	; 16
    1bde:	80 e0       	ldi	r24, 0x00	; 0
}
    1be0:	08 95       	ret

00001be2 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    1be2:	81 e0       	ldi	r24, 0x01	; 1
    1be4:	0e 9b       	sbis	0x01, 6	; 1
    1be6:	80 e0       	ldi	r24, 0x00	; 0
}
    1be8:	08 95       	ret

00001bea <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1bea:	81 e0       	ldi	r24, 0x01	; 1
    1bec:	84 9b       	sbis	0x10, 4	; 16
    1bee:	80 e0       	ldi	r24, 0x00	; 0
}
    1bf0:	08 95       	ret

00001bf2 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    1bf2:	df 93       	push	r29
    1bf4:	cf 93       	push	r28
    1bf6:	00 d0       	rcall	.+0      	; 0x1bf8 <rf_polling_rx_packet+0x6>
    1bf8:	00 d0       	rcall	.+0      	; 0x1bfa <rf_polling_rx_packet+0x8>
    1bfa:	cd b7       	in	r28, 0x3d	; 61
    1bfc:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    1bfe:	0e 9b       	sbis	0x01, 6	; 1
    1c00:	c7 c1       	rjmp	.+910    	; 0x1f90 <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    1c02:	10 92 90 05 	sts	0x0590, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    1c06:	0e 9b       	sbis	0x01, 6	; 1
    1c08:	1a c0       	rjmp	.+52     	; 0x1c3e <rf_polling_rx_packet+0x4c>
    1c0a:	b7 99       	sbic	0x16, 7	; 22
    1c0c:	18 c0       	rjmp	.+48     	; 0x1c3e <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1c0e:	c0 98       	cbi	0x18, 0	; 24
    1c10:	8f e7       	ldi	r24, 0x7F	; 127
    1c12:	8f b9       	out	0x0f, r24	; 15
    1c14:	77 9b       	sbis	0x0e, 7	; 14
    1c16:	fe cf       	rjmp	.-4      	; 0x1c14 <rf_polling_rx_packet+0x22>
    1c18:	1f b8       	out	0x0f, r1	; 15
    1c1a:	77 9b       	sbis	0x0e, 7	; 14
    1c1c:	fe cf       	rjmp	.-4      	; 0x1c1a <rf_polling_rx_packet+0x28>
    1c1e:	8f b1       	in	r24, 0x0f	; 15
    1c20:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c22:	c0 98       	cbi	0x18, 0	; 24
    1c24:	88 e0       	ldi	r24, 0x08	; 8
    1c26:	8f b9       	out	0x0f, r24	; 15
    1c28:	77 9b       	sbis	0x0e, 7	; 14
    1c2a:	fe cf       	rjmp	.-4      	; 0x1c28 <rf_polling_rx_packet+0x36>
    1c2c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c2e:	c0 98       	cbi	0x18, 0	; 24
    1c30:	88 e0       	ldi	r24, 0x08	; 8
    1c32:	8f b9       	out	0x0f, r24	; 15
    1c34:	77 9b       	sbis	0x0e, 7	; 14
    1c36:	fe cf       	rjmp	.-4      	; 0x1c34 <rf_polling_rx_packet+0x42>
    1c38:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    1c3a:	8f ef       	ldi	r24, 0xFF	; 255
    1c3c:	aa c1       	rjmp	.+852    	; 0x1f92 <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    1c3e:	c0 98       	cbi	0x18, 0	; 24
    1c40:	8f e7       	ldi	r24, 0x7F	; 127
    1c42:	8f b9       	out	0x0f, r24	; 15
    1c44:	77 9b       	sbis	0x0e, 7	; 14
    1c46:	fe cf       	rjmp	.-4      	; 0x1c44 <rf_polling_rx_packet+0x52>
    1c48:	1f b8       	out	0x0f, r1	; 15
    1c4a:	77 9b       	sbis	0x0e, 7	; 14
    1c4c:	fe cf       	rjmp	.-4      	; 0x1c4a <rf_polling_rx_packet+0x58>
    1c4e:	4f b1       	in	r20, 0x0f	; 15
    1c50:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    1c52:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    1c54:	c1 f4       	brne	.+48     	; 0x1c86 <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1c56:	c0 98       	cbi	0x18, 0	; 24
    1c58:	8f e7       	ldi	r24, 0x7F	; 127
    1c5a:	8f b9       	out	0x0f, r24	; 15
    1c5c:	77 9b       	sbis	0x0e, 7	; 14
    1c5e:	fe cf       	rjmp	.-4      	; 0x1c5c <rf_polling_rx_packet+0x6a>
    1c60:	1f b8       	out	0x0f, r1	; 15
    1c62:	77 9b       	sbis	0x0e, 7	; 14
    1c64:	fe cf       	rjmp	.-4      	; 0x1c62 <rf_polling_rx_packet+0x70>
    1c66:	8f b1       	in	r24, 0x0f	; 15
    1c68:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c6a:	c0 98       	cbi	0x18, 0	; 24
    1c6c:	88 e0       	ldi	r24, 0x08	; 8
    1c6e:	8f b9       	out	0x0f, r24	; 15
    1c70:	77 9b       	sbis	0x0e, 7	; 14
    1c72:	fe cf       	rjmp	.-4      	; 0x1c70 <rf_polling_rx_packet+0x7e>
    1c74:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c76:	c0 98       	cbi	0x18, 0	; 24
    1c78:	88 e0       	ldi	r24, 0x08	; 8
    1c7a:	8f b9       	out	0x0f, r24	; 15
    1c7c:	77 9b       	sbis	0x0e, 7	; 14
    1c7e:	fe cf       	rjmp	.-4      	; 0x1c7c <rf_polling_rx_packet+0x8a>
    1c80:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    1c82:	8e ef       	ldi	r24, 0xFE	; 254
    1c84:	86 c1       	rjmp	.+780    	; 0x1f92 <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    1c86:	4c 30       	cpi	r20, 0x0C	; 12
    1c88:	84 f0       	brlt	.+32     	; 0x1caa <rf_polling_rx_packet+0xb8>
    1c8a:	e0 91 84 05 	lds	r30, 0x0584
    1c8e:	f0 91 85 05 	lds	r31, 0x0585
    1c92:	84 2f       	mov	r24, r20
    1c94:	99 27       	eor	r25, r25
    1c96:	87 fd       	sbrc	r24, 7
    1c98:	90 95       	com	r25
    1c9a:	0b 97       	sbiw	r24, 0x0b	; 11
    1c9c:	24 81       	ldd	r18, Z+4	; 0x04
    1c9e:	33 27       	eor	r19, r19
    1ca0:	27 fd       	sbrc	r18, 7
    1ca2:	30 95       	com	r19
    1ca4:	28 17       	cp	r18, r24
    1ca6:	39 07       	cpc	r19, r25
    1ca8:	7c f5       	brge	.+94     	; 0x1d08 <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1caa:	c0 98       	cbi	0x18, 0	; 24
    1cac:	8f e7       	ldi	r24, 0x7F	; 127
    1cae:	8f b9       	out	0x0f, r24	; 15
    1cb0:	77 9b       	sbis	0x0e, 7	; 14
    1cb2:	fe cf       	rjmp	.-4      	; 0x1cb0 <rf_polling_rx_packet+0xbe>
    1cb4:	50 e0       	ldi	r21, 0x00	; 0
    1cb6:	84 2f       	mov	r24, r20
    1cb8:	99 27       	eor	r25, r25
    1cba:	87 fd       	sbrc	r24, 7
    1cbc:	90 95       	com	r25
    1cbe:	04 c0       	rjmp	.+8      	; 0x1cc8 <rf_polling_rx_packet+0xd6>
    1cc0:	1f b8       	out	0x0f, r1	; 15
    1cc2:	77 9b       	sbis	0x0e, 7	; 14
    1cc4:	fe cf       	rjmp	.-4      	; 0x1cc2 <rf_polling_rx_packet+0xd0>
    1cc6:	5f 5f       	subi	r21, 0xFF	; 255
    1cc8:	25 2f       	mov	r18, r21
    1cca:	30 e0       	ldi	r19, 0x00	; 0
    1ccc:	28 17       	cp	r18, r24
    1cce:	39 07       	cpc	r19, r25
    1cd0:	14 f4       	brge	.+4      	; 0x1cd6 <rf_polling_rx_packet+0xe4>
    1cd2:	b7 99       	sbic	0x16, 7	; 22
    1cd4:	f5 cf       	rjmp	.-22     	; 0x1cc0 <rf_polling_rx_packet+0xce>
    1cd6:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1cd8:	c0 98       	cbi	0x18, 0	; 24
    1cda:	8f e7       	ldi	r24, 0x7F	; 127
    1cdc:	8f b9       	out	0x0f, r24	; 15
    1cde:	77 9b       	sbis	0x0e, 7	; 14
    1ce0:	fe cf       	rjmp	.-4      	; 0x1cde <rf_polling_rx_packet+0xec>
    1ce2:	1f b8       	out	0x0f, r1	; 15
    1ce4:	77 9b       	sbis	0x0e, 7	; 14
    1ce6:	fe cf       	rjmp	.-4      	; 0x1ce4 <rf_polling_rx_packet+0xf2>
    1ce8:	8f b1       	in	r24, 0x0f	; 15
    1cea:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cec:	c0 98       	cbi	0x18, 0	; 24
    1cee:	88 e0       	ldi	r24, 0x08	; 8
    1cf0:	8f b9       	out	0x0f, r24	; 15
    1cf2:	77 9b       	sbis	0x0e, 7	; 14
    1cf4:	fe cf       	rjmp	.-4      	; 0x1cf2 <rf_polling_rx_packet+0x100>
    1cf6:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cf8:	c0 98       	cbi	0x18, 0	; 24
    1cfa:	88 e0       	ldi	r24, 0x08	; 8
    1cfc:	8f b9       	out	0x0f, r24	; 15
    1cfe:	77 9b       	sbis	0x0e, 7	; 14
    1d00:	fe cf       	rjmp	.-4      	; 0x1cfe <rf_polling_rx_packet+0x10c>
    1d02:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    1d04:	8d ef       	ldi	r24, 0xFD	; 253
    1d06:	45 c1       	rjmp	.+650    	; 0x1f92 <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1d08:	e0 91 84 05 	lds	r30, 0x0584
    1d0c:	f0 91 85 05 	lds	r31, 0x0585
    1d10:	4c 50       	subi	r20, 0x0C	; 12
    1d12:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1d14:	c0 98       	cbi	0x18, 0	; 24
    1d16:	8f e7       	ldi	r24, 0x7F	; 127
    1d18:	8f b9       	out	0x0f, r24	; 15
    1d1a:	77 9b       	sbis	0x0e, 7	; 14
    1d1c:	fe cf       	rjmp	.-4      	; 0x1d1a <rf_polling_rx_packet+0x128>
    1d1e:	fe 01       	movw	r30, r28
    1d20:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1d22:	ce 01       	movw	r24, r28
    1d24:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1d26:	1f b8       	out	0x0f, r1	; 15
    1d28:	77 9b       	sbis	0x0e, 7	; 14
    1d2a:	fe cf       	rjmp	.-4      	; 0x1d28 <rf_polling_rx_packet+0x136>
    1d2c:	2f b1       	in	r18, 0x0f	; 15
    1d2e:	21 93       	st	Z+, r18
    1d30:	e8 17       	cp	r30, r24
    1d32:	f9 07       	cpc	r31, r25
    1d34:	c1 f7       	brne	.-16     	; 0x1d26 <rf_polling_rx_packet+0x134>
    1d36:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    1d38:	e0 91 84 05 	lds	r30, 0x0584
    1d3c:	f0 91 85 05 	lds	r31, 0x0585
    1d40:	99 81       	ldd	r25, Y+1	; 0x01
    1d42:	81 e0       	ldi	r24, 0x01	; 1
    1d44:	95 ff       	sbrs	r25, 5
    1d46:	80 e0       	ldi	r24, 0x00	; 0
    1d48:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    1d4a:	c0 98       	cbi	0x18, 0	; 24
    1d4c:	8f e7       	ldi	r24, 0x7F	; 127
    1d4e:	8f b9       	out	0x0f, r24	; 15
    1d50:	77 9b       	sbis	0x0e, 7	; 14
    1d52:	fe cf       	rjmp	.-4      	; 0x1d50 <rf_polling_rx_packet+0x15e>
    1d54:	1f b8       	out	0x0f, r1	; 15
    1d56:	77 9b       	sbis	0x0e, 7	; 14
    1d58:	fe cf       	rjmp	.-4      	; 0x1d56 <rf_polling_rx_packet+0x164>
    1d5a:	e0 91 84 05 	lds	r30, 0x0584
    1d5e:	f0 91 85 05 	lds	r31, 0x0585
    1d62:	8f b1       	in	r24, 0x0f	; 15
    1d64:	80 83       	st	Z, r24
    1d66:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    1d68:	c0 98       	cbi	0x18, 0	; 24
    1d6a:	8f e7       	ldi	r24, 0x7F	; 127
    1d6c:	8f b9       	out	0x0f, r24	; 15
    1d6e:	77 9b       	sbis	0x0e, 7	; 14
    1d70:	fe cf       	rjmp	.-4      	; 0x1d6e <rf_polling_rx_packet+0x17c>
    1d72:	84 e0       	ldi	r24, 0x04	; 4
    1d74:	05 c0       	rjmp	.+10     	; 0x1d80 <rf_polling_rx_packet+0x18e>
    1d76:	1f b8       	out	0x0f, r1	; 15
    1d78:	77 9b       	sbis	0x0e, 7	; 14
    1d7a:	fe cf       	rjmp	.-4      	; 0x1d78 <rf_polling_rx_packet+0x186>
    1d7c:	81 50       	subi	r24, 0x01	; 1
    1d7e:	11 f0       	breq	.+4      	; 0x1d84 <rf_polling_rx_packet+0x192>
    1d80:	b7 99       	sbic	0x16, 7	; 22
    1d82:	f9 cf       	rjmp	.-14     	; 0x1d76 <rf_polling_rx_packet+0x184>
    1d84:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1d86:	c0 98       	cbi	0x18, 0	; 24
    1d88:	8f e7       	ldi	r24, 0x7F	; 127
    1d8a:	8f b9       	out	0x0f, r24	; 15
    1d8c:	77 9b       	sbis	0x0e, 7	; 14
    1d8e:	fe cf       	rjmp	.-4      	; 0x1d8c <rf_polling_rx_packet+0x19a>
    1d90:	80 e0       	ldi	r24, 0x00	; 0
    1d92:	90 e0       	ldi	r25, 0x00	; 0
    1d94:	1f b8       	out	0x0f, r1	; 15
    1d96:	77 9b       	sbis	0x0e, 7	; 14
    1d98:	fe cf       	rjmp	.-4      	; 0x1d96 <rf_polling_rx_packet+0x1a4>
    1d9a:	e0 91 84 05 	lds	r30, 0x0584
    1d9e:	f0 91 85 05 	lds	r31, 0x0585
    1da2:	2f b1       	in	r18, 0x0f	; 15
    1da4:	e8 0f       	add	r30, r24
    1da6:	f9 1f       	adc	r31, r25
    1da8:	21 83       	std	Z+1, r18	; 0x01
    1daa:	01 96       	adiw	r24, 0x01	; 1
    1dac:	82 30       	cpi	r24, 0x02	; 2
    1dae:	91 05       	cpc	r25, r1
    1db0:	89 f7       	brne	.-30     	; 0x1d94 <rf_polling_rx_packet+0x1a2>
    1db2:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1db4:	89 81       	ldd	r24, Y+1	; 0x01
    1db6:	83 ff       	sbrs	r24, 3
    1db8:	4d c0       	rjmp	.+154    	; 0x1e54 <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1dba:	c0 98       	cbi	0x18, 0	; 24
    1dbc:	8f e7       	ldi	r24, 0x7F	; 127
    1dbe:	8f b9       	out	0x0f, r24	; 15
    1dc0:	77 9b       	sbis	0x0e, 7	; 14
    1dc2:	fe cf       	rjmp	.-4      	; 0x1dc0 <rf_polling_rx_packet+0x1ce>
    1dc4:	eb e7       	ldi	r30, 0x7B	; 123
    1dc6:	f5 e0       	ldi	r31, 0x05	; 5
    1dc8:	1f b8       	out	0x0f, r1	; 15
    1dca:	77 9b       	sbis	0x0e, 7	; 14
    1dcc:	fe cf       	rjmp	.-4      	; 0x1dca <rf_polling_rx_packet+0x1d8>
    1dce:	8f b1       	in	r24, 0x0f	; 15
    1dd0:	81 93       	st	Z+, r24
    1dd2:	85 e0       	ldi	r24, 0x05	; 5
    1dd4:	ef 37       	cpi	r30, 0x7F	; 127
    1dd6:	f8 07       	cpc	r31, r24
    1dd8:	b9 f7       	brne	.-18     	; 0x1dc8 <rf_polling_rx_packet+0x1d6>
    1dda:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1ddc:	c0 98       	cbi	0x18, 0	; 24
    1dde:	89 e9       	ldi	r24, 0x99	; 153
    1de0:	8f b9       	out	0x0f, r24	; 15
    1de2:	77 9b       	sbis	0x0e, 7	; 14
    1de4:	fe cf       	rjmp	.-4      	; 0x1de2 <rf_polling_rx_packet+0x1f0>
    1de6:	80 e8       	ldi	r24, 0x80	; 128
    1de8:	8f b9       	out	0x0f, r24	; 15
    1dea:	77 9b       	sbis	0x0e, 7	; 14
    1dec:	fe cf       	rjmp	.-4      	; 0x1dea <rf_polling_rx_packet+0x1f8>
    1dee:	82 e0       	ldi	r24, 0x02	; 2
    1df0:	81 50       	subi	r24, 0x01	; 1
    1df2:	e8 2f       	mov	r30, r24
    1df4:	f0 e0       	ldi	r31, 0x00	; 0
    1df6:	e5 58       	subi	r30, 0x85	; 133
    1df8:	fa 4f       	sbci	r31, 0xFA	; 250
    1dfa:	90 81       	ld	r25, Z
    1dfc:	9f b9       	out	0x0f, r25	; 15
    1dfe:	77 9b       	sbis	0x0e, 7	; 14
    1e00:	fe cf       	rjmp	.-4      	; 0x1dfe <rf_polling_rx_packet+0x20c>
    1e02:	88 23       	and	r24, r24
    1e04:	a9 f7       	brne	.-22     	; 0x1df0 <rf_polling_rx_packet+0x1fe>
    1e06:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1e08:	c0 98       	cbi	0x18, 0	; 24
    1e0a:	8b e9       	ldi	r24, 0x9B	; 155
    1e0c:	8f b9       	out	0x0f, r24	; 15
    1e0e:	77 9b       	sbis	0x0e, 7	; 14
    1e10:	fe cf       	rjmp	.-4      	; 0x1e0e <rf_polling_rx_packet+0x21c>
    1e12:	80 e8       	ldi	r24, 0x80	; 128
    1e14:	8f b9       	out	0x0f, r24	; 15
    1e16:	77 9b       	sbis	0x0e, 7	; 14
    1e18:	fe cf       	rjmp	.-4      	; 0x1e16 <rf_polling_rx_packet+0x224>
    1e1a:	82 e0       	ldi	r24, 0x02	; 2
    1e1c:	81 50       	subi	r24, 0x01	; 1
    1e1e:	e8 2f       	mov	r30, r24
    1e20:	f0 e0       	ldi	r31, 0x00	; 0
    1e22:	e3 58       	subi	r30, 0x83	; 131
    1e24:	fa 4f       	sbci	r31, 0xFA	; 250
    1e26:	90 81       	ld	r25, Z
    1e28:	9f b9       	out	0x0f, r25	; 15
    1e2a:	77 9b       	sbis	0x0e, 7	; 14
    1e2c:	fe cf       	rjmp	.-4      	; 0x1e2a <rf_polling_rx_packet+0x238>
    1e2e:	88 23       	and	r24, r24
    1e30:	a9 f7       	brne	.-22     	; 0x1e1c <rf_polling_rx_packet+0x22a>
    1e32:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1e34:	c0 98       	cbi	0x18, 0	; 24
    1e36:	8c e0       	ldi	r24, 0x0C	; 12
    1e38:	8f b9       	out	0x0f, r24	; 15
    1e3a:	77 9b       	sbis	0x0e, 7	; 14
    1e3c:	fe cf       	rjmp	.-4      	; 0x1e3a <rf_polling_rx_packet+0x248>
    1e3e:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    1e40:	81 e0       	ldi	r24, 0x01	; 1
    1e42:	80 93 90 05 	sts	0x0590, r24
                rfSettings.pRxInfo->length -= 4;
    1e46:	e0 91 84 05 	lds	r30, 0x0584
    1e4a:	f0 91 85 05 	lds	r31, 0x0585
    1e4e:	83 81       	ldd	r24, Z+3	; 0x03
    1e50:	84 50       	subi	r24, 0x04	; 4
    1e52:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1e54:	c0 98       	cbi	0x18, 0	; 24
    1e56:	8f e7       	ldi	r24, 0x7F	; 127
    1e58:	8f b9       	out	0x0f, r24	; 15
    1e5a:	77 9b       	sbis	0x0e, 7	; 14
    1e5c:	fe cf       	rjmp	.-4      	; 0x1e5a <rf_polling_rx_packet+0x268>
    1e5e:	40 e0       	ldi	r20, 0x00	; 0
    1e60:	0f c0       	rjmp	.+30     	; 0x1e80 <rf_polling_rx_packet+0x28e>
    1e62:	1f b8       	out	0x0f, r1	; 15
    1e64:	77 9b       	sbis	0x0e, 7	; 14
    1e66:	fe cf       	rjmp	.-4      	; 0x1e64 <rf_polling_rx_packet+0x272>
    1e68:	e0 91 84 05 	lds	r30, 0x0584
    1e6c:	f0 91 85 05 	lds	r31, 0x0585
    1e70:	8f b1       	in	r24, 0x0f	; 15
    1e72:	05 80       	ldd	r0, Z+5	; 0x05
    1e74:	f6 81       	ldd	r31, Z+6	; 0x06
    1e76:	e0 2d       	mov	r30, r0
    1e78:	e4 0f       	add	r30, r20
    1e7a:	f1 1d       	adc	r31, r1
    1e7c:	80 83       	st	Z, r24
    1e7e:	4f 5f       	subi	r20, 0xFF	; 255
    1e80:	e0 91 84 05 	lds	r30, 0x0584
    1e84:	f0 91 85 05 	lds	r31, 0x0585
    1e88:	24 2f       	mov	r18, r20
    1e8a:	30 e0       	ldi	r19, 0x00	; 0
    1e8c:	83 81       	ldd	r24, Z+3	; 0x03
    1e8e:	99 27       	eor	r25, r25
    1e90:	87 fd       	sbrc	r24, 7
    1e92:	90 95       	com	r25
    1e94:	28 17       	cp	r18, r24
    1e96:	39 07       	cpc	r19, r25
    1e98:	24 f3       	brlt	.-56     	; 0x1e62 <rf_polling_rx_packet+0x270>
    1e9a:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1e9c:	c0 98       	cbi	0x18, 0	; 24
    1e9e:	8f e7       	ldi	r24, 0x7F	; 127
    1ea0:	8f b9       	out	0x0f, r24	; 15
    1ea2:	77 9b       	sbis	0x0e, 7	; 14
    1ea4:	fe cf       	rjmp	.-4      	; 0x1ea2 <rf_polling_rx_packet+0x2b0>
    1ea6:	1f b8       	out	0x0f, r1	; 15
    1ea8:	77 9b       	sbis	0x0e, 7	; 14
    1eaa:	fe cf       	rjmp	.-4      	; 0x1ea8 <rf_polling_rx_packet+0x2b6>
    1eac:	6f b1       	in	r22, 0x0f	; 15
    1eae:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1eb0:	c0 98       	cbi	0x18, 0	; 24
    1eb2:	8f e7       	ldi	r24, 0x7F	; 127
    1eb4:	8f b9       	out	0x0f, r24	; 15
    1eb6:	77 9b       	sbis	0x0e, 7	; 14
    1eb8:	fe cf       	rjmp	.-4      	; 0x1eb6 <rf_polling_rx_packet+0x2c4>
    1eba:	fe 01       	movw	r30, r28
    1ebc:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1ebe:	ce 01       	movw	r24, r28
    1ec0:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1ec2:	1f b8       	out	0x0f, r1	; 15
    1ec4:	77 9b       	sbis	0x0e, 7	; 14
    1ec6:	fe cf       	rjmp	.-4      	; 0x1ec4 <rf_polling_rx_packet+0x2d2>
    1ec8:	2f b1       	in	r18, 0x0f	; 15
    1eca:	21 93       	st	Z+, r18
    1ecc:	e8 17       	cp	r30, r24
    1ece:	f9 07       	cpc	r31, r25
    1ed0:	c1 f7       	brne	.-16     	; 0x1ec2 <rf_polling_rx_packet+0x2d0>
    1ed2:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    1ed4:	e0 91 84 05 	lds	r30, 0x0584
    1ed8:	f0 91 85 05 	lds	r31, 0x0585
    1edc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ede:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1ee0:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    1ee2:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1ee4:	0c c0       	rjmp	.+24     	; 0x1efe <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    1ee6:	e0 91 84 05 	lds	r30, 0x0584
    1eea:	f0 91 85 05 	lds	r31, 0x0585
    1eee:	05 80       	ldd	r0, Z+5	; 0x05
    1ef0:	f6 81       	ldd	r31, Z+6	; 0x06
    1ef2:	e0 2d       	mov	r30, r0
    1ef4:	e8 0f       	add	r30, r24
    1ef6:	f9 1f       	adc	r31, r25
    1ef8:	80 81       	ld	r24, Z
    1efa:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1efc:	5f 5f       	subi	r21, 0xFF	; 255
    1efe:	e0 91 84 05 	lds	r30, 0x0584
    1f02:	f0 91 85 05 	lds	r31, 0x0585
    1f06:	85 2f       	mov	r24, r21
    1f08:	90 e0       	ldi	r25, 0x00	; 0
    1f0a:	23 81       	ldd	r18, Z+3	; 0x03
    1f0c:	33 27       	eor	r19, r19
    1f0e:	27 fd       	sbrc	r18, 7
    1f10:	30 95       	com	r19
    1f12:	82 17       	cp	r24, r18
    1f14:	93 07       	cpc	r25, r19
    1f16:	3c f3       	brlt	.-50     	; 0x1ee6 <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    1f18:	46 17       	cp	r20, r22
    1f1a:	c1 f0       	breq	.+48     	; 0x1f4c <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1f1c:	c0 98       	cbi	0x18, 0	; 24
    1f1e:	8f e7       	ldi	r24, 0x7F	; 127
    1f20:	8f b9       	out	0x0f, r24	; 15
    1f22:	77 9b       	sbis	0x0e, 7	; 14
    1f24:	fe cf       	rjmp	.-4      	; 0x1f22 <rf_polling_rx_packet+0x330>
    1f26:	1f b8       	out	0x0f, r1	; 15
    1f28:	77 9b       	sbis	0x0e, 7	; 14
    1f2a:	fe cf       	rjmp	.-4      	; 0x1f28 <rf_polling_rx_packet+0x336>
    1f2c:	8f b1       	in	r24, 0x0f	; 15
    1f2e:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1f30:	c0 98       	cbi	0x18, 0	; 24
    1f32:	88 e0       	ldi	r24, 0x08	; 8
    1f34:	8f b9       	out	0x0f, r24	; 15
    1f36:	77 9b       	sbis	0x0e, 7	; 14
    1f38:	fe cf       	rjmp	.-4      	; 0x1f36 <rf_polling_rx_packet+0x344>
    1f3a:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1f3c:	c0 98       	cbi	0x18, 0	; 24
    1f3e:	88 e0       	ldi	r24, 0x08	; 8
    1f40:	8f b9       	out	0x0f, r24	; 15
    1f42:	77 9b       	sbis	0x0e, 7	; 14
    1f44:	fe cf       	rjmp	.-4      	; 0x1f42 <rf_polling_rx_packet+0x350>
    1f46:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    1f48:	8c ef       	ldi	r24, 0xFC	; 252
    1f4a:	23 c0       	rjmp	.+70     	; 0x1f92 <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    1f4c:	8c 81       	ldd	r24, Y+4	; 0x04
    1f4e:	87 ff       	sbrs	r24, 7
    1f50:	07 c0       	rjmp	.+14     	; 0x1f60 <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    1f52:	80 91 95 05 	lds	r24, 0x0595
    1f56:	8f 5f       	subi	r24, 0xFF	; 255
    1f58:	80 93 95 05 	sts	0x0595, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    1f5c:	81 e0       	ldi	r24, 0x01	; 1
    1f5e:	19 c0       	rjmp	.+50     	; 0x1f92 <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    1f60:	c0 98       	cbi	0x18, 0	; 24
    1f62:	8f e7       	ldi	r24, 0x7F	; 127
    1f64:	8f b9       	out	0x0f, r24	; 15
    1f66:	77 9b       	sbis	0x0e, 7	; 14
    1f68:	fe cf       	rjmp	.-4      	; 0x1f66 <rf_polling_rx_packet+0x374>
    1f6a:	1f b8       	out	0x0f, r1	; 15
    1f6c:	77 9b       	sbis	0x0e, 7	; 14
    1f6e:	fe cf       	rjmp	.-4      	; 0x1f6c <rf_polling_rx_packet+0x37a>
    1f70:	8f b1       	in	r24, 0x0f	; 15
    1f72:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1f74:	c0 98       	cbi	0x18, 0	; 24
    1f76:	88 e0       	ldi	r24, 0x08	; 8
    1f78:	8f b9       	out	0x0f, r24	; 15
    1f7a:	77 9b       	sbis	0x0e, 7	; 14
    1f7c:	fe cf       	rjmp	.-4      	; 0x1f7a <rf_polling_rx_packet+0x388>
    1f7e:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1f80:	c0 98       	cbi	0x18, 0	; 24
    1f82:	88 e0       	ldi	r24, 0x08	; 8
    1f84:	8f b9       	out	0x0f, r24	; 15
    1f86:	77 9b       	sbis	0x0e, 7	; 14
    1f88:	fe cf       	rjmp	.-4      	; 0x1f86 <rf_polling_rx_packet+0x394>
    1f8a:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    1f8c:	8b ef       	ldi	r24, 0xFB	; 251
    1f8e:	01 c0       	rjmp	.+2      	; 0x1f92 <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    1f90:	80 e0       	ldi	r24, 0x00	; 0
}
    1f92:	0f 90       	pop	r0
    1f94:	0f 90       	pop	r0
    1f96:	0f 90       	pop	r0
    1f98:	0f 90       	pop	r0
    1f9a:	cf 91       	pop	r28
    1f9c:	df 91       	pop	r29
    1f9e:	08 95       	ret

00001fa0 <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    1fa0:	80 91 95 05 	lds	r24, 0x0595
    1fa4:	88 23       	and	r24, r24
    1fa6:	29 f0       	breq	.+10     	; 0x1fb2 <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    1fa8:	80 91 95 05 	lds	r24, 0x0595
        rx_ready=0;
    1fac:	10 92 95 05 	sts	0x0595, r1
        return tmp;
    1fb0:	08 95       	ret
    }
    return 0;
    1fb2:	80 e0       	ldi	r24, 0x00	; 0
}
    1fb4:	08 95       	ret

00001fb6 <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1fb6:	c0 98       	cbi	0x18, 0	; 24
    1fb8:	88 e0       	ldi	r24, 0x08	; 8
    1fba:	8f b9       	out	0x0f, r24	; 15
    1fbc:	77 9b       	sbis	0x0e, 7	; 14
    1fbe:	fe cf       	rjmp	.-4      	; 0x1fbc <rf_flush_rx_fifo+0x6>
    1fc0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1fc2:	c0 98       	cbi	0x18, 0	; 24
    1fc4:	88 e0       	ldi	r24, 0x08	; 8
    1fc6:	8f b9       	out	0x0f, r24	; 15
    1fc8:	77 9b       	sbis	0x0e, 7	; 14
    1fca:	fe cf       	rjmp	.-4      	; 0x1fc8 <rf_flush_rx_fifo+0x12>
    1fcc:	c0 9a       	sbi	0x18, 0	; 24
}
    1fce:	08 95       	ret

00001fd0 <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    1fd0:	99 27       	eor	r25, r25
    1fd2:	87 fd       	sbrc	r24, 7
    1fd4:	90 95       	com	r25
    1fd6:	98 2f       	mov	r25, r24
    1fd8:	88 27       	eor	r24, r24
    1fda:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    1fdc:	c0 98       	cbi	0x18, 0	; 24
    1fde:	23 e1       	ldi	r18, 0x13	; 19
    1fe0:	2f b9       	out	0x0f, r18	; 15
    1fe2:	77 9b       	sbis	0x0e, 7	; 14
    1fe4:	fe cf       	rjmp	.-4      	; 0x1fe2 <rf_set_cca_thresh+0x12>
    1fe6:	9f b9       	out	0x0f, r25	; 15
    1fe8:	77 9b       	sbis	0x0e, 7	; 14
    1fea:	fe cf       	rjmp	.-4      	; 0x1fe8 <rf_set_cca_thresh+0x18>
    1fec:	8f b9       	out	0x0f, r24	; 15
    1fee:	77 9b       	sbis	0x0e, 7	; 14
    1ff0:	fe cf       	rjmp	.-4      	; 0x1fee <rf_set_cca_thresh+0x1e>
    1ff2:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1ff4:	08 95       	ret

00001ff6 <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    1ff6:	c0 98       	cbi	0x18, 0	; 24
    1ff8:	86 e0       	ldi	r24, 0x06	; 6
    1ffa:	8f b9       	out	0x0f, r24	; 15
    1ffc:	77 9b       	sbis	0x0e, 7	; 14
    1ffe:	fe cf       	rjmp	.-4      	; 0x1ffc <rf_test_mode+0x6>
    2000:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    2002:	c0 98       	cbi	0x18, 0	; 24
    2004:	82 e1       	ldi	r24, 0x12	; 18
    2006:	8f b9       	out	0x0f, r24	; 15
    2008:	77 9b       	sbis	0x0e, 7	; 14
    200a:	fe cf       	rjmp	.-4      	; 0x2008 <rf_test_mode+0x12>
    200c:	85 e0       	ldi	r24, 0x05	; 5
    200e:	8f b9       	out	0x0f, r24	; 15
    2010:	77 9b       	sbis	0x0e, 7	; 14
    2012:	fe cf       	rjmp	.-4      	; 0x2010 <rf_test_mode+0x1a>
    2014:	88 e0       	ldi	r24, 0x08	; 8
    2016:	8f b9       	out	0x0f, r24	; 15
    2018:	77 9b       	sbis	0x0e, 7	; 14
    201a:	fe cf       	rjmp	.-4      	; 0x2018 <rf_test_mode+0x22>
    201c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    201e:	c0 98       	cbi	0x18, 0	; 24
    2020:	8e e2       	ldi	r24, 0x2E	; 46
    2022:	8f b9       	out	0x0f, r24	; 15
    2024:	77 9b       	sbis	0x0e, 7	; 14
    2026:	fe cf       	rjmp	.-4      	; 0x2024 <rf_test_mode+0x2e>
    2028:	88 e1       	ldi	r24, 0x18	; 24
    202a:	8f b9       	out	0x0f, r24	; 15
    202c:	77 9b       	sbis	0x0e, 7	; 14
    202e:	fe cf       	rjmp	.-4      	; 0x202c <rf_test_mode+0x36>
    2030:	1f b8       	out	0x0f, r1	; 15
    2032:	77 9b       	sbis	0x0e, 7	; 14
    2034:	fe cf       	rjmp	.-4      	; 0x2032 <rf_test_mode+0x3c>
    2036:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    2038:	0e 94 db 0f 	call	0x1fb6	; 0x1fb6 <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    203c:	08 95       	ret

0000203e <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    203e:	c0 98       	cbi	0x18, 0	; 24
    2040:	86 e0       	ldi	r24, 0x06	; 6
    2042:	8f b9       	out	0x0f, r24	; 15
    2044:	77 9b       	sbis	0x0e, 7	; 14
    2046:	fe cf       	rjmp	.-4      	; 0x2044 <rf_data_mode+0x6>
    2048:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    204a:	c0 98       	cbi	0x18, 0	; 24
    204c:	82 e1       	ldi	r24, 0x12	; 18
    204e:	8f b9       	out	0x0f, r24	; 15
    2050:	77 9b       	sbis	0x0e, 7	; 14
    2052:	fe cf       	rjmp	.-4      	; 0x2050 <rf_data_mode+0x12>
    2054:	85 e0       	ldi	r24, 0x05	; 5
    2056:	8f b9       	out	0x0f, r24	; 15
    2058:	77 9b       	sbis	0x0e, 7	; 14
    205a:	fe cf       	rjmp	.-4      	; 0x2058 <rf_data_mode+0x1a>
    205c:	1f b8       	out	0x0f, r1	; 15
    205e:	77 9b       	sbis	0x0e, 7	; 14
    2060:	fe cf       	rjmp	.-4      	; 0x205e <rf_data_mode+0x20>
    2062:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    2064:	c0 98       	cbi	0x18, 0	; 24
    2066:	8e e2       	ldi	r24, 0x2E	; 46
    2068:	8f b9       	out	0x0f, r24	; 15
    206a:	77 9b       	sbis	0x0e, 7	; 14
    206c:	fe cf       	rjmp	.-4      	; 0x206a <rf_data_mode+0x2c>
    206e:	1f b8       	out	0x0f, r1	; 15
    2070:	77 9b       	sbis	0x0e, 7	; 14
    2072:	fe cf       	rjmp	.-4      	; 0x2070 <rf_data_mode+0x32>
    2074:	1f b8       	out	0x0f, r1	; 15
    2076:	77 9b       	sbis	0x0e, 7	; 14
    2078:	fe cf       	rjmp	.-4      	; 0x2076 <rf_data_mode+0x38>
    207a:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    207c:	0e 94 db 0f 	call	0x1fb6	; 0x1fb6 <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2080:	08 95       	ret

00002082 <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    2082:	c0 98       	cbi	0x18, 0	; 24
    2084:	86 e0       	ldi	r24, 0x06	; 6
    2086:	8f b9       	out	0x0f, r24	; 15
    2088:	77 9b       	sbis	0x0e, 7	; 14
    208a:	fe cf       	rjmp	.-4      	; 0x2088 <rf_rx_set_serial+0x6>
    208c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    208e:	c0 98       	cbi	0x18, 0	; 24
    2090:	82 e1       	ldi	r24, 0x12	; 18
    2092:	8f b9       	out	0x0f, r24	; 15
    2094:	77 9b       	sbis	0x0e, 7	; 14
    2096:	fe cf       	rjmp	.-4      	; 0x2094 <rf_rx_set_serial+0x12>
    2098:	85 e0       	ldi	r24, 0x05	; 5
    209a:	8f b9       	out	0x0f, r24	; 15
    209c:	77 9b       	sbis	0x0e, 7	; 14
    209e:	fe cf       	rjmp	.-4      	; 0x209c <rf_rx_set_serial+0x1a>
    20a0:	81 e0       	ldi	r24, 0x01	; 1
    20a2:	8f b9       	out	0x0f, r24	; 15
    20a4:	77 9b       	sbis	0x0e, 7	; 14
    20a6:	fe cf       	rjmp	.-4      	; 0x20a4 <rf_rx_set_serial+0x22>
    20a8:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    20aa:	0e 94 db 0f 	call	0x1fb6	; 0x1fb6 <rf_flush_rx_fifo>
}
    20ae:	08 95       	ret

000020b0 <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    20b0:	c0 98       	cbi	0x18, 0	; 24
    20b2:	82 e1       	ldi	r24, 0x12	; 18
    20b4:	8f b9       	out	0x0f, r24	; 15
    20b6:	77 9b       	sbis	0x0e, 7	; 14
    20b8:	fe cf       	rjmp	.-4      	; 0x20b6 <rf_tx_set_serial+0x6>
    20ba:	85 e0       	ldi	r24, 0x05	; 5
    20bc:	8f b9       	out	0x0f, r24	; 15
    20be:	77 9b       	sbis	0x0e, 7	; 14
    20c0:	fe cf       	rjmp	.-4      	; 0x20be <rf_tx_set_serial+0xe>
    20c2:	84 e0       	ldi	r24, 0x04	; 4
    20c4:	8f b9       	out	0x0f, r24	; 15
    20c6:	77 9b       	sbis	0x0e, 7	; 14
    20c8:	fe cf       	rjmp	.-4      	; 0x20c6 <rf_tx_set_serial+0x16>
    20ca:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    20cc:	0e 94 db 0f 	call	0x1fb6	; 0x1fb6 <rf_flush_rx_fifo>
}
    20d0:	08 95       	ret

000020d2 <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    20d2:	90 e0       	ldi	r25, 0x00	; 0
    20d4:	8f 70       	andi	r24, 0x0F	; 15
    20d6:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    20d8:	20 91 82 05 	lds	r18, 0x0582
    20dc:	30 91 83 05 	lds	r19, 0x0583
    20e0:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    20e2:	82 2b       	or	r24, r18
    20e4:	93 2b       	or	r25, r19
    20e6:	90 93 83 05 	sts	0x0583, r25
    20ea:	80 93 82 05 	sts	0x0582, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    20ee:	c0 98       	cbi	0x18, 0	; 24
    20f0:	81 e1       	ldi	r24, 0x11	; 17
    20f2:	8f b9       	out	0x0f, r24	; 15
    20f4:	77 9b       	sbis	0x0e, 7	; 14
    20f6:	fe cf       	rjmp	.-4      	; 0x20f4 <rf_set_preamble_length+0x22>
    20f8:	80 91 83 05 	lds	r24, 0x0583
    20fc:	8f b9       	out	0x0f, r24	; 15
    20fe:	77 9b       	sbis	0x0e, 7	; 14
    2100:	fe cf       	rjmp	.-4      	; 0x20fe <rf_set_preamble_length+0x2c>
    2102:	80 91 82 05 	lds	r24, 0x0582
    2106:	8f b9       	out	0x0f, r24	; 15
    2108:	77 9b       	sbis	0x0e, 7	; 14
    210a:	fe cf       	rjmp	.-4      	; 0x2108 <rf_set_preamble_length+0x36>
    210c:	c0 9a       	sbi	0x18, 0	; 24
}
    210e:	08 95       	ret

00002110 <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    2110:	90 e0       	ldi	r25, 0x00	; 0
    2112:	26 e0       	ldi	r18, 0x06	; 6
    2114:	88 0f       	add	r24, r24
    2116:	99 1f       	adc	r25, r25
    2118:	2a 95       	dec	r18
    211a:	e1 f7       	brne	.-8      	; 0x2114 <rf_set_cca_mode+0x4>
    211c:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    211e:	20 91 82 05 	lds	r18, 0x0582
    2122:	30 91 83 05 	lds	r19, 0x0583
    2126:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    2128:	82 2b       	or	r24, r18
    212a:	93 2b       	or	r25, r19
    212c:	90 93 83 05 	sts	0x0583, r25
    2130:	80 93 82 05 	sts	0x0582, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    2134:	c0 98       	cbi	0x18, 0	; 24
    2136:	81 e1       	ldi	r24, 0x11	; 17
    2138:	8f b9       	out	0x0f, r24	; 15
    213a:	77 9b       	sbis	0x0e, 7	; 14
    213c:	fe cf       	rjmp	.-4      	; 0x213a <rf_set_cca_mode+0x2a>
    213e:	80 91 83 05 	lds	r24, 0x0583
    2142:	8f b9       	out	0x0f, r24	; 15
    2144:	77 9b       	sbis	0x0e, 7	; 14
    2146:	fe cf       	rjmp	.-4      	; 0x2144 <rf_set_cca_mode+0x34>
    2148:	80 91 82 05 	lds	r24, 0x0582
    214c:	8f b9       	out	0x0f, r24	; 15
    214e:	77 9b       	sbis	0x0e, 7	; 14
    2150:	fe cf       	rjmp	.-4      	; 0x214e <rf_set_cca_mode+0x3e>
    2152:	c0 9a       	sbi	0x18, 0	; 24
}
    2154:	08 95       	ret

00002156 <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    2156:	c0 98       	cbi	0x18, 0	; 24
    2158:	84 e0       	ldi	r24, 0x04	; 4
    215a:	8f b9       	out	0x0f, r24	; 15
    215c:	77 9b       	sbis	0x0e, 7	; 14
    215e:	fe cf       	rjmp	.-4      	; 0x215c <rf_carrier_on+0x6>
    2160:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2162:	08 95       	ret

00002164 <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    2164:	c0 98       	cbi	0x18, 0	; 24
    2166:	86 e0       	ldi	r24, 0x06	; 6
    2168:	8f b9       	out	0x0f, r24	; 15
    216a:	77 9b       	sbis	0x0e, 7	; 14
    216c:	fe cf       	rjmp	.-4      	; 0x216a <rf_carrier_off+0x6>
    216e:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2170:	08 95       	ret

00002172 <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    2172:	5f 9b       	sbis	0x0b, 7	; 11
    2174:	fe cf       	rjmp	.-4      	; 0x2172 <getc0>
    2176:	5f 98       	cbi	0x0b, 7	; 11
    2178:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    217a:	08 95       	ret

0000217c <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    217c:	5d 9b       	sbis	0x0b, 5	; 11
    217e:	fe cf       	rjmp	.-4      	; 0x217c <putc0>
    2180:	5d 98       	cbi	0x0b, 5	; 11
    2182:	8c b9       	out	0x0c, r24	; 12
}
    2184:	08 95       	ret

00002186 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    2186:	8f ef       	ldi	r24, 0xFF	; 255
    2188:	08 95       	ret

0000218a <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    218a:	88 23       	and	r24, r24
    218c:	11 f4       	brne	.+4      	; 0x2192 <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    218e:	8b b1       	in	r24, 0x0b	; 11
    2190:	04 c0       	rjmp	.+8      	; 0x219a <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    2192:	81 30       	cpi	r24, 0x01	; 1
    2194:	31 f4       	brne	.+12     	; 0x21a2 <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    2196:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    219a:	88 1f       	adc	r24, r24
    219c:	88 27       	eor	r24, r24
    219e:	88 1f       	adc	r24, r24
    21a0:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    21a2:	80 e0       	ldi	r24, 0x00	; 0
}
    21a4:	08 95       	ret

000021a6 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    21a6:	cf 93       	push	r28
    21a8:	df 93       	push	r29
    21aa:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    21ac:	07 c0       	rjmp	.+14     	; 0x21bc <nrk_kprintf+0x16>
        putchar(c);
    21ae:	60 91 90 06 	lds	r22, 0x0690
    21b2:	70 91 91 06 	lds	r23, 0x0691
    21b6:	90 e0       	ldi	r25, 0x00	; 0
    21b8:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    21bc:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    21be:	21 96       	adiw	r28, 0x01	; 1
    21c0:	84 91       	lpm	r24, Z+
    21c2:	88 23       	and	r24, r24
    21c4:	a1 f7       	brne	.-24     	; 0x21ae <nrk_kprintf+0x8>
        putchar(c);
}
    21c6:	df 91       	pop	r29
    21c8:	cf 91       	pop	r28
    21ca:	08 95       	ret

000021cc <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    21cc:	8f 3f       	cpi	r24, 0xFF	; 255
    21ce:	09 f4       	brne	.+2      	; 0x21d2 <nrk_gpio_set+0x6>
    21d0:	3f c0       	rjmp	.+126    	; 0x2250 <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    21d2:	98 2f       	mov	r25, r24
    21d4:	96 95       	lsr	r25
    21d6:	96 95       	lsr	r25
    21d8:	96 95       	lsr	r25
    21da:	21 e0       	ldi	r18, 0x01	; 1
    21dc:	30 e0       	ldi	r19, 0x00	; 0
    21de:	02 c0       	rjmp	.+4      	; 0x21e4 <nrk_gpio_set+0x18>
    21e0:	22 0f       	add	r18, r18
    21e2:	33 1f       	adc	r19, r19
    21e4:	9a 95       	dec	r25
    21e6:	e2 f7       	brpl	.-8      	; 0x21e0 <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    21e8:	90 e0       	ldi	r25, 0x00	; 0
    21ea:	87 70       	andi	r24, 0x07	; 7
    21ec:	90 70       	andi	r25, 0x00	; 0
    21ee:	82 30       	cpi	r24, 0x02	; 2
    21f0:	91 05       	cpc	r25, r1
    21f2:	d9 f0       	breq	.+54     	; 0x222a <nrk_gpio_set+0x5e>
    21f4:	83 30       	cpi	r24, 0x03	; 3
    21f6:	91 05       	cpc	r25, r1
    21f8:	34 f4       	brge	.+12     	; 0x2206 <nrk_gpio_set+0x3a>
    21fa:	00 97       	sbiw	r24, 0x00	; 0
    21fc:	71 f0       	breq	.+28     	; 0x221a <nrk_gpio_set+0x4e>
    21fe:	81 30       	cpi	r24, 0x01	; 1
    2200:	91 05       	cpc	r25, r1
    2202:	41 f5       	brne	.+80     	; 0x2254 <nrk_gpio_set+0x88>
    2204:	0e c0       	rjmp	.+28     	; 0x2222 <nrk_gpio_set+0x56>
    2206:	84 30       	cpi	r24, 0x04	; 4
    2208:	91 05       	cpc	r25, r1
    220a:	c1 f0       	breq	.+48     	; 0x223c <nrk_gpio_set+0x70>
    220c:	84 30       	cpi	r24, 0x04	; 4
    220e:	91 05       	cpc	r25, r1
    2210:	8c f0       	brlt	.+34     	; 0x2234 <nrk_gpio_set+0x68>
    2212:	85 30       	cpi	r24, 0x05	; 5
    2214:	91 05       	cpc	r25, r1
    2216:	f1 f4       	brne	.+60     	; 0x2254 <nrk_gpio_set+0x88>
    2218:	15 c0       	rjmp	.+42     	; 0x2244 <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    221a:	8b b3       	in	r24, 0x1b	; 27
    221c:	82 2b       	or	r24, r18
    221e:	8b bb       	out	0x1b, r24	; 27
    2220:	07 c0       	rjmp	.+14     	; 0x2230 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    2222:	88 b3       	in	r24, 0x18	; 24
    2224:	82 2b       	or	r24, r18
    2226:	88 bb       	out	0x18, r24	; 24
    2228:	03 c0       	rjmp	.+6      	; 0x2230 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    222a:	85 b3       	in	r24, 0x15	; 21
    222c:	82 2b       	or	r24, r18
    222e:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2230:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    2232:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    2234:	82 b3       	in	r24, 0x12	; 18
    2236:	82 2b       	or	r24, r18
    2238:	82 bb       	out	0x12, r24	; 18
    223a:	fa cf       	rjmp	.-12     	; 0x2230 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    223c:	83 b1       	in	r24, 0x03	; 3
    223e:	82 2b       	or	r24, r18
    2240:	83 b9       	out	0x03, r24	; 3
    2242:	f6 cf       	rjmp	.-20     	; 0x2230 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    2244:	80 91 62 00 	lds	r24, 0x0062
    2248:	82 2b       	or	r24, r18
    224a:	80 93 62 00 	sts	0x0062, r24
    224e:	f0 cf       	rjmp	.-32     	; 0x2230 <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2250:	8f ef       	ldi	r24, 0xFF	; 255
    2252:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    2254:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2256:	08 95       	ret

00002258 <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2258:	8f 3f       	cpi	r24, 0xFF	; 255
    225a:	09 f4       	brne	.+2      	; 0x225e <nrk_gpio_clr+0x6>
    225c:	40 c0       	rjmp	.+128    	; 0x22de <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    225e:	98 2f       	mov	r25, r24
    2260:	96 95       	lsr	r25
    2262:	96 95       	lsr	r25
    2264:	96 95       	lsr	r25
    2266:	21 e0       	ldi	r18, 0x01	; 1
    2268:	30 e0       	ldi	r19, 0x00	; 0
    226a:	02 c0       	rjmp	.+4      	; 0x2270 <nrk_gpio_clr+0x18>
    226c:	22 0f       	add	r18, r18
    226e:	33 1f       	adc	r19, r19
    2270:	9a 95       	dec	r25
    2272:	e2 f7       	brpl	.-8      	; 0x226c <nrk_gpio_clr+0x14>
    2274:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2276:	90 e0       	ldi	r25, 0x00	; 0
    2278:	87 70       	andi	r24, 0x07	; 7
    227a:	90 70       	andi	r25, 0x00	; 0
    227c:	82 30       	cpi	r24, 0x02	; 2
    227e:	91 05       	cpc	r25, r1
    2280:	d9 f0       	breq	.+54     	; 0x22b8 <nrk_gpio_clr+0x60>
    2282:	83 30       	cpi	r24, 0x03	; 3
    2284:	91 05       	cpc	r25, r1
    2286:	34 f4       	brge	.+12     	; 0x2294 <nrk_gpio_clr+0x3c>
    2288:	00 97       	sbiw	r24, 0x00	; 0
    228a:	71 f0       	breq	.+28     	; 0x22a8 <nrk_gpio_clr+0x50>
    228c:	81 30       	cpi	r24, 0x01	; 1
    228e:	91 05       	cpc	r25, r1
    2290:	41 f5       	brne	.+80     	; 0x22e2 <nrk_gpio_clr+0x8a>
    2292:	0e c0       	rjmp	.+28     	; 0x22b0 <nrk_gpio_clr+0x58>
    2294:	84 30       	cpi	r24, 0x04	; 4
    2296:	91 05       	cpc	r25, r1
    2298:	c1 f0       	breq	.+48     	; 0x22ca <nrk_gpio_clr+0x72>
    229a:	84 30       	cpi	r24, 0x04	; 4
    229c:	91 05       	cpc	r25, r1
    229e:	8c f0       	brlt	.+34     	; 0x22c2 <nrk_gpio_clr+0x6a>
    22a0:	85 30       	cpi	r24, 0x05	; 5
    22a2:	91 05       	cpc	r25, r1
    22a4:	f1 f4       	brne	.+60     	; 0x22e2 <nrk_gpio_clr+0x8a>
    22a6:	15 c0       	rjmp	.+42     	; 0x22d2 <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    22a8:	8b b3       	in	r24, 0x1b	; 27
    22aa:	82 23       	and	r24, r18
    22ac:	8b bb       	out	0x1b, r24	; 27
    22ae:	07 c0       	rjmp	.+14     	; 0x22be <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    22b0:	88 b3       	in	r24, 0x18	; 24
    22b2:	82 23       	and	r24, r18
    22b4:	88 bb       	out	0x18, r24	; 24
    22b6:	03 c0       	rjmp	.+6      	; 0x22be <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    22b8:	85 b3       	in	r24, 0x15	; 21
    22ba:	82 23       	and	r24, r18
    22bc:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    22be:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    22c0:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    22c2:	82 b3       	in	r24, 0x12	; 18
    22c4:	82 23       	and	r24, r18
    22c6:	82 bb       	out	0x12, r24	; 18
    22c8:	fa cf       	rjmp	.-12     	; 0x22be <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    22ca:	83 b1       	in	r24, 0x03	; 3
    22cc:	82 23       	and	r24, r18
    22ce:	83 b9       	out	0x03, r24	; 3
    22d0:	f6 cf       	rjmp	.-20     	; 0x22be <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    22d2:	80 91 62 00 	lds	r24, 0x0062
    22d6:	82 23       	and	r24, r18
    22d8:	80 93 62 00 	sts	0x0062, r24
    22dc:	f0 cf       	rjmp	.-32     	; 0x22be <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    22de:	8f ef       	ldi	r24, 0xFF	; 255
    22e0:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    22e2:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    22e4:	08 95       	ret

000022e6 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    22e6:	8f 3f       	cpi	r24, 0xFF	; 255
    22e8:	89 f1       	breq	.+98     	; 0x234c <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    22ea:	28 2f       	mov	r18, r24
    22ec:	30 e0       	ldi	r19, 0x00	; 0
    22ee:	27 70       	andi	r18, 0x07	; 7
    22f0:	30 70       	andi	r19, 0x00	; 0
    22f2:	22 30       	cpi	r18, 0x02	; 2
    22f4:	31 05       	cpc	r19, r1
    22f6:	c1 f0       	breq	.+48     	; 0x2328 <nrk_gpio_get+0x42>
    22f8:	23 30       	cpi	r18, 0x03	; 3
    22fa:	31 05       	cpc	r19, r1
    22fc:	3c f4       	brge	.+14     	; 0x230c <nrk_gpio_get+0x26>
    22fe:	21 15       	cp	r18, r1
    2300:	31 05       	cpc	r19, r1
    2302:	71 f0       	breq	.+28     	; 0x2320 <nrk_gpio_get+0x3a>
    2304:	21 30       	cpi	r18, 0x01	; 1
    2306:	31 05       	cpc	r19, r1
    2308:	09 f5       	brne	.+66     	; 0x234c <nrk_gpio_get+0x66>
    230a:	0c c0       	rjmp	.+24     	; 0x2324 <nrk_gpio_get+0x3e>
    230c:	24 30       	cpi	r18, 0x04	; 4
    230e:	31 05       	cpc	r19, r1
    2310:	79 f0       	breq	.+30     	; 0x2330 <nrk_gpio_get+0x4a>
    2312:	24 30       	cpi	r18, 0x04	; 4
    2314:	31 05       	cpc	r19, r1
    2316:	54 f0       	brlt	.+20     	; 0x232c <nrk_gpio_get+0x46>
    2318:	25 30       	cpi	r18, 0x05	; 5
    231a:	31 05       	cpc	r19, r1
    231c:	b9 f4       	brne	.+46     	; 0x234c <nrk_gpio_get+0x66>
    231e:	0a c0       	rjmp	.+20     	; 0x2334 <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    2320:	29 b3       	in	r18, 0x19	; 25
    2322:	09 c0       	rjmp	.+18     	; 0x2336 <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    2324:	26 b3       	in	r18, 0x16	; 22
    2326:	07 c0       	rjmp	.+14     	; 0x2336 <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    2328:	23 b3       	in	r18, 0x13	; 19
    232a:	05 c0       	rjmp	.+10     	; 0x2336 <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    232c:	20 b3       	in	r18, 0x10	; 16
    232e:	03 c0       	rjmp	.+6      	; 0x2336 <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    2330:	21 b1       	in	r18, 0x01	; 1
    2332:	01 c0       	rjmp	.+2      	; 0x2336 <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    2334:	20 b1       	in	r18, 0x00	; 0
    2336:	30 e0       	ldi	r19, 0x00	; 0
    2338:	86 95       	lsr	r24
    233a:	86 95       	lsr	r24
    233c:	86 95       	lsr	r24
    233e:	02 c0       	rjmp	.+4      	; 0x2344 <nrk_gpio_get+0x5e>
    2340:	35 95       	asr	r19
    2342:	27 95       	ror	r18
    2344:	8a 95       	dec	r24
    2346:	e2 f7       	brpl	.-8      	; 0x2340 <nrk_gpio_get+0x5a>
    2348:	21 70       	andi	r18, 0x01	; 1
    234a:	01 c0       	rjmp	.+2      	; 0x234e <nrk_gpio_get+0x68>
        default:
            return -1;
    234c:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    234e:	82 2f       	mov	r24, r18
    2350:	08 95       	ret

00002352 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    2352:	88 23       	and	r24, r24
    2354:	19 f0       	breq	.+6      	; 0x235c <nrk_gpio_pullups+0xa>
    2356:	80 b5       	in	r24, 0x20	; 32
    2358:	8b 7f       	andi	r24, 0xFB	; 251
    235a:	02 c0       	rjmp	.+4      	; 0x2360 <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    235c:	80 b5       	in	r24, 0x20	; 32
    235e:	84 60       	ori	r24, 0x04	; 4
    2360:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    2362:	81 e0       	ldi	r24, 0x01	; 1
    2364:	08 95       	ret

00002366 <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2366:	8f 3f       	cpi	r24, 0xFF	; 255
    2368:	09 f4       	brne	.+2      	; 0x236c <nrk_gpio_toggle+0x6>
    236a:	3f c0       	rjmp	.+126    	; 0x23ea <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    236c:	98 2f       	mov	r25, r24
    236e:	96 95       	lsr	r25
    2370:	96 95       	lsr	r25
    2372:	96 95       	lsr	r25
    2374:	21 e0       	ldi	r18, 0x01	; 1
    2376:	30 e0       	ldi	r19, 0x00	; 0
    2378:	02 c0       	rjmp	.+4      	; 0x237e <nrk_gpio_toggle+0x18>
    237a:	22 0f       	add	r18, r18
    237c:	33 1f       	adc	r19, r19
    237e:	9a 95       	dec	r25
    2380:	e2 f7       	brpl	.-8      	; 0x237a <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2382:	90 e0       	ldi	r25, 0x00	; 0
    2384:	87 70       	andi	r24, 0x07	; 7
    2386:	90 70       	andi	r25, 0x00	; 0
    2388:	82 30       	cpi	r24, 0x02	; 2
    238a:	91 05       	cpc	r25, r1
    238c:	d9 f0       	breq	.+54     	; 0x23c4 <nrk_gpio_toggle+0x5e>
    238e:	83 30       	cpi	r24, 0x03	; 3
    2390:	91 05       	cpc	r25, r1
    2392:	34 f4       	brge	.+12     	; 0x23a0 <nrk_gpio_toggle+0x3a>
    2394:	00 97       	sbiw	r24, 0x00	; 0
    2396:	71 f0       	breq	.+28     	; 0x23b4 <nrk_gpio_toggle+0x4e>
    2398:	81 30       	cpi	r24, 0x01	; 1
    239a:	91 05       	cpc	r25, r1
    239c:	41 f5       	brne	.+80     	; 0x23ee <nrk_gpio_toggle+0x88>
    239e:	0e c0       	rjmp	.+28     	; 0x23bc <nrk_gpio_toggle+0x56>
    23a0:	84 30       	cpi	r24, 0x04	; 4
    23a2:	91 05       	cpc	r25, r1
    23a4:	c1 f0       	breq	.+48     	; 0x23d6 <nrk_gpio_toggle+0x70>
    23a6:	84 30       	cpi	r24, 0x04	; 4
    23a8:	91 05       	cpc	r25, r1
    23aa:	8c f0       	brlt	.+34     	; 0x23ce <nrk_gpio_toggle+0x68>
    23ac:	85 30       	cpi	r24, 0x05	; 5
    23ae:	91 05       	cpc	r25, r1
    23b0:	f1 f4       	brne	.+60     	; 0x23ee <nrk_gpio_toggle+0x88>
    23b2:	15 c0       	rjmp	.+42     	; 0x23de <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    23b4:	8b b3       	in	r24, 0x1b	; 27
    23b6:	82 27       	eor	r24, r18
    23b8:	8b bb       	out	0x1b, r24	; 27
    23ba:	07 c0       	rjmp	.+14     	; 0x23ca <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    23bc:	88 b3       	in	r24, 0x18	; 24
    23be:	82 27       	eor	r24, r18
    23c0:	88 bb       	out	0x18, r24	; 24
    23c2:	03 c0       	rjmp	.+6      	; 0x23ca <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    23c4:	85 b3       	in	r24, 0x15	; 21
    23c6:	82 27       	eor	r24, r18
    23c8:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    23ca:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    23cc:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    23ce:	82 b3       	in	r24, 0x12	; 18
    23d0:	82 27       	eor	r24, r18
    23d2:	82 bb       	out	0x12, r24	; 18
    23d4:	fa cf       	rjmp	.-12     	; 0x23ca <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    23d6:	83 b1       	in	r24, 0x03	; 3
    23d8:	82 27       	eor	r24, r18
    23da:	83 b9       	out	0x03, r24	; 3
    23dc:	f6 cf       	rjmp	.-20     	; 0x23ca <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    23de:	80 91 62 00 	lds	r24, 0x0062
    23e2:	82 27       	eor	r24, r18
    23e4:	80 93 62 00 	sts	0x0062, r24
    23e8:	f0 cf       	rjmp	.-32     	; 0x23ca <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    23ea:	8f ef       	ldi	r24, 0xFF	; 255
    23ec:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    23ee:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    23f0:	08 95       	ret

000023f2 <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    23f2:	8f 3f       	cpi	r24, 0xFF	; 255
    23f4:	09 f4       	brne	.+2      	; 0x23f8 <nrk_gpio_direction+0x6>
    23f6:	8c c0       	rjmp	.+280    	; 0x2510 <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    23f8:	98 2f       	mov	r25, r24
    23fa:	96 95       	lsr	r25
    23fc:	96 95       	lsr	r25
    23fe:	96 95       	lsr	r25
    2400:	21 e0       	ldi	r18, 0x01	; 1
    2402:	30 e0       	ldi	r19, 0x00	; 0
    2404:	02 c0       	rjmp	.+4      	; 0x240a <nrk_gpio_direction+0x18>
    2406:	22 0f       	add	r18, r18
    2408:	33 1f       	adc	r19, r19
    240a:	9a 95       	dec	r25
    240c:	e2 f7       	brpl	.-8      	; 0x2406 <nrk_gpio_direction+0x14>
    240e:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    2410:	66 23       	and	r22, r22
    2412:	09 f0       	breq	.+2      	; 0x2416 <nrk_gpio_direction+0x24>
    2414:	4a c0       	rjmp	.+148    	; 0x24aa <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    2416:	32 2f       	mov	r19, r18
    2418:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    241a:	87 70       	andi	r24, 0x07	; 7
    241c:	90 70       	andi	r25, 0x00	; 0
    241e:	82 30       	cpi	r24, 0x02	; 2
    2420:	91 05       	cpc	r25, r1
    2422:	19 f1       	breq	.+70     	; 0x246a <nrk_gpio_direction+0x78>
    2424:	83 30       	cpi	r24, 0x03	; 3
    2426:	91 05       	cpc	r25, r1
    2428:	3c f4       	brge	.+14     	; 0x2438 <nrk_gpio_direction+0x46>
    242a:	00 97       	sbiw	r24, 0x00	; 0
    242c:	81 f0       	breq	.+32     	; 0x244e <nrk_gpio_direction+0x5c>
    242e:	81 30       	cpi	r24, 0x01	; 1
    2430:	91 05       	cpc	r25, r1
    2432:	09 f0       	breq	.+2      	; 0x2436 <nrk_gpio_direction+0x44>
    2434:	6d c0       	rjmp	.+218    	; 0x2510 <nrk_gpio_direction+0x11e>
    2436:	12 c0       	rjmp	.+36     	; 0x245c <nrk_gpio_direction+0x6a>
    2438:	84 30       	cpi	r24, 0x04	; 4
    243a:	91 05       	cpc	r25, r1
    243c:	21 f1       	breq	.+72     	; 0x2486 <nrk_gpio_direction+0x94>
    243e:	84 30       	cpi	r24, 0x04	; 4
    2440:	91 05       	cpc	r25, r1
    2442:	d4 f0       	brlt	.+52     	; 0x2478 <nrk_gpio_direction+0x86>
    2444:	85 30       	cpi	r24, 0x05	; 5
    2446:	91 05       	cpc	r25, r1
    2448:	09 f0       	breq	.+2      	; 0x244c <nrk_gpio_direction+0x5a>
    244a:	62 c0       	rjmp	.+196    	; 0x2510 <nrk_gpio_direction+0x11e>
    244c:	23 c0       	rjmp	.+70     	; 0x2494 <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    244e:	8a b3       	in	r24, 0x1a	; 26
    2450:	83 23       	and	r24, r19
    2452:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    2454:	8b b3       	in	r24, 0x1b	; 27
    2456:	82 2b       	or	r24, r18
    2458:	8b bb       	out	0x1b, r24	; 27
    245a:	58 c0       	rjmp	.+176    	; 0x250c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    245c:	87 b3       	in	r24, 0x17	; 23
    245e:	83 23       	and	r24, r19
    2460:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    2462:	88 b3       	in	r24, 0x18	; 24
    2464:	82 2b       	or	r24, r18
    2466:	88 bb       	out	0x18, r24	; 24
    2468:	51 c0       	rjmp	.+162    	; 0x250c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    246a:	84 b3       	in	r24, 0x14	; 20
    246c:	83 23       	and	r24, r19
    246e:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    2470:	85 b3       	in	r24, 0x15	; 21
    2472:	82 2b       	or	r24, r18
    2474:	85 bb       	out	0x15, r24	; 21
    2476:	4a c0       	rjmp	.+148    	; 0x250c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    2478:	81 b3       	in	r24, 0x11	; 17
    247a:	83 23       	and	r24, r19
    247c:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    247e:	82 b3       	in	r24, 0x12	; 18
    2480:	82 2b       	or	r24, r18
    2482:	82 bb       	out	0x12, r24	; 18
    2484:	43 c0       	rjmp	.+134    	; 0x250c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    2486:	82 b1       	in	r24, 0x02	; 2
    2488:	83 23       	and	r24, r19
    248a:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    248c:	83 b1       	in	r24, 0x03	; 3
    248e:	82 2b       	or	r24, r18
    2490:	83 b9       	out	0x03, r24	; 3
    2492:	3c c0       	rjmp	.+120    	; 0x250c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    2494:	80 91 61 00 	lds	r24, 0x0061
    2498:	83 23       	and	r24, r19
    249a:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    249e:	80 91 62 00 	lds	r24, 0x0062
    24a2:	82 2b       	or	r24, r18
    24a4:	80 93 62 00 	sts	0x0062, r24
    24a8:	31 c0       	rjmp	.+98     	; 0x250c <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    24aa:	87 70       	andi	r24, 0x07	; 7
    24ac:	90 70       	andi	r25, 0x00	; 0
    24ae:	82 30       	cpi	r24, 0x02	; 2
    24b0:	91 05       	cpc	r25, r1
    24b2:	d9 f0       	breq	.+54     	; 0x24ea <nrk_gpio_direction+0xf8>
    24b4:	83 30       	cpi	r24, 0x03	; 3
    24b6:	91 05       	cpc	r25, r1
    24b8:	34 f4       	brge	.+12     	; 0x24c6 <nrk_gpio_direction+0xd4>
    24ba:	00 97       	sbiw	r24, 0x00	; 0
    24bc:	71 f0       	breq	.+28     	; 0x24da <nrk_gpio_direction+0xe8>
    24be:	81 30       	cpi	r24, 0x01	; 1
    24c0:	91 05       	cpc	r25, r1
    24c2:	41 f5       	brne	.+80     	; 0x2514 <nrk_gpio_direction+0x122>
    24c4:	0e c0       	rjmp	.+28     	; 0x24e2 <nrk_gpio_direction+0xf0>
    24c6:	84 30       	cpi	r24, 0x04	; 4
    24c8:	91 05       	cpc	r25, r1
    24ca:	b9 f0       	breq	.+46     	; 0x24fa <nrk_gpio_direction+0x108>
    24cc:	84 30       	cpi	r24, 0x04	; 4
    24ce:	91 05       	cpc	r25, r1
    24d0:	84 f0       	brlt	.+32     	; 0x24f2 <nrk_gpio_direction+0x100>
    24d2:	85 30       	cpi	r24, 0x05	; 5
    24d4:	91 05       	cpc	r25, r1
    24d6:	f1 f4       	brne	.+60     	; 0x2514 <nrk_gpio_direction+0x122>
    24d8:	14 c0       	rjmp	.+40     	; 0x2502 <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    24da:	8a b3       	in	r24, 0x1a	; 26
    24dc:	82 2b       	or	r24, r18
    24de:	8a bb       	out	0x1a, r24	; 26
    24e0:	15 c0       	rjmp	.+42     	; 0x250c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    24e2:	87 b3       	in	r24, 0x17	; 23
    24e4:	82 2b       	or	r24, r18
    24e6:	87 bb       	out	0x17, r24	; 23
    24e8:	11 c0       	rjmp	.+34     	; 0x250c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    24ea:	84 b3       	in	r24, 0x14	; 20
    24ec:	82 2b       	or	r24, r18
    24ee:	84 bb       	out	0x14, r24	; 20
    24f0:	0d c0       	rjmp	.+26     	; 0x250c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    24f2:	81 b3       	in	r24, 0x11	; 17
    24f4:	82 2b       	or	r24, r18
    24f6:	81 bb       	out	0x11, r24	; 17
    24f8:	09 c0       	rjmp	.+18     	; 0x250c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    24fa:	82 b1       	in	r24, 0x02	; 2
    24fc:	82 2b       	or	r24, r18
    24fe:	82 b9       	out	0x02, r24	; 2
    2500:	05 c0       	rjmp	.+10     	; 0x250c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    2502:	80 91 61 00 	lds	r24, 0x0061
    2506:	82 2b       	or	r24, r18
    2508:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    250c:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    250e:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    2510:	8f ef       	ldi	r24, 0xFF	; 255
    2512:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    2514:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    2516:	08 95       	ret

00002518 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    2518:	8f ef       	ldi	r24, 0xFF	; 255
    251a:	08 95       	ret

0000251c <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    251c:	00 97       	sbiw	r24, 0x00	; 0
    251e:	11 f4       	brne	.+4      	; 0x2524 <nrk_led_toggle+0x8>
    2520:	80 e0       	ldi	r24, 0x00	; 0
    2522:	09 c0       	rjmp	.+18     	; 0x2536 <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    2524:	81 30       	cpi	r24, 0x01	; 1
    2526:	91 05       	cpc	r25, r1
    2528:	11 f4       	brne	.+4      	; 0x252e <nrk_led_toggle+0x12>
    252a:	88 e0       	ldi	r24, 0x08	; 8
    252c:	04 c0       	rjmp	.+8      	; 0x2536 <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    252e:	82 30       	cpi	r24, 0x02	; 2
    2530:	91 05       	cpc	r25, r1
    2532:	29 f4       	brne	.+10     	; 0x253e <nrk_led_toggle+0x22>
    2534:	80 e1       	ldi	r24, 0x10	; 16
    2536:	0e 94 b3 11 	call	0x2366	; 0x2366 <nrk_gpio_toggle>
    else            return -1;

    return 1;
    253a:	81 e0       	ldi	r24, 0x01	; 1
    253c:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    253e:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2540:	08 95       	ret

00002542 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    2542:	00 97       	sbiw	r24, 0x00	; 0
    2544:	11 f4       	brne	.+4      	; 0x254a <nrk_led_clr+0x8>
    2546:	80 e0       	ldi	r24, 0x00	; 0
    2548:	09 c0       	rjmp	.+18     	; 0x255c <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    254a:	81 30       	cpi	r24, 0x01	; 1
    254c:	91 05       	cpc	r25, r1
    254e:	11 f4       	brne	.+4      	; 0x2554 <nrk_led_clr+0x12>
    2550:	88 e0       	ldi	r24, 0x08	; 8
    2552:	04 c0       	rjmp	.+8      	; 0x255c <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    2554:	82 30       	cpi	r24, 0x02	; 2
    2556:	91 05       	cpc	r25, r1
    2558:	29 f4       	brne	.+10     	; 0x2564 <nrk_led_clr+0x22>
    255a:	80 e1       	ldi	r24, 0x10	; 16
    255c:	0e 94 e6 10 	call	0x21cc	; 0x21cc <nrk_gpio_set>
    else            return -1;

    return 1;
    2560:	81 e0       	ldi	r24, 0x01	; 1
    2562:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    2564:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2566:	08 95       	ret

00002568 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    2568:	80 b5       	in	r24, 0x20	; 32
    256a:	84 60       	ori	r24, 0x04	; 4
    256c:	80 bd       	out	0x20, r24	; 32
    256e:	87 e0       	ldi	r24, 0x07	; 7
    2570:	87 bb       	out	0x17, r24	; 23
    2572:	88 bb       	out	0x18, r24	; 24
    2574:	8f ef       	ldi	r24, 0xFF	; 255
    2576:	84 bb       	out	0x14, r24	; 20
    2578:	15 ba       	out	0x15, r1	; 21
    257a:	82 e0       	ldi	r24, 0x02	; 2
    257c:	82 b9       	out	0x02, r24	; 2
    257e:	87 e6       	ldi	r24, 0x67	; 103
    2580:	8a bb       	out	0x1a, r24	; 26
    2582:	80 e4       	ldi	r24, 0x40	; 64
    2584:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    2586:	80 e5       	ldi	r24, 0x50	; 80
    2588:	8d b9       	out	0x0d, r24	; 13
    258a:	81 e0       	ldi	r24, 0x01	; 1
    258c:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    258e:	80 e0       	ldi	r24, 0x00	; 0
    2590:	90 e0       	ldi	r25, 0x00	; 0
    2592:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
    nrk_led_clr(1);
    2596:	81 e0       	ldi	r24, 0x01	; 1
    2598:	90 e0       	ldi	r25, 0x00	; 0
    259a:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
    nrk_led_clr(2);
    259e:	82 e0       	ldi	r24, 0x02	; 2
    25a0:	90 e0       	ldi	r25, 0x00	; 0
    25a2:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
    nrk_led_clr(3);
    25a6:	83 e0       	ldi	r24, 0x03	; 3
    25a8:	90 e0       	ldi	r25, 0x00	; 0
    25aa:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
}
    25ae:	08 95       	ret

000025b0 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    25b0:	00 97       	sbiw	r24, 0x00	; 0
    25b2:	11 f4       	brne	.+4      	; 0x25b8 <nrk_led_set+0x8>
    25b4:	80 e0       	ldi	r24, 0x00	; 0
    25b6:	09 c0       	rjmp	.+18     	; 0x25ca <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    25b8:	81 30       	cpi	r24, 0x01	; 1
    25ba:	91 05       	cpc	r25, r1
    25bc:	11 f4       	brne	.+4      	; 0x25c2 <nrk_led_set+0x12>
    25be:	88 e0       	ldi	r24, 0x08	; 8
    25c0:	04 c0       	rjmp	.+8      	; 0x25ca <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    25c2:	82 30       	cpi	r24, 0x02	; 2
    25c4:	91 05       	cpc	r25, r1
    25c6:	29 f4       	brne	.+10     	; 0x25d2 <nrk_led_set+0x22>
    25c8:	80 e1       	ldi	r24, 0x10	; 16
    25ca:	0e 94 2c 11 	call	0x2258	; 0x2258 <nrk_gpio_clr>
    else            return -1;

    return 1;
    25ce:	81 e0       	ldi	r24, 0x01	; 1
    25d0:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    25d2:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    25d4:	08 95       	ret

000025d6 <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    25d6:	90 91 9b 00 	lds	r25, 0x009B
    25da:	95 ff       	sbrs	r25, 5
    25dc:	fc cf       	rjmp	.-8      	; 0x25d6 <putc1>
    25de:	90 91 9b 00 	lds	r25, 0x009B
    25e2:	9f 7d       	andi	r25, 0xDF	; 223
    25e4:	90 93 9b 00 	sts	0x009B, r25
    25e8:	80 93 9c 00 	sts	0x009C, r24
}
    25ec:	08 95       	ret

000025ee <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    25ee:	90 93 90 00 	sts	0x0090, r25
    25f2:	89 b9       	out	0x09, r24	; 9
    25f4:	86 e0       	ldi	r24, 0x06	; 6
    25f6:	80 93 95 00 	sts	0x0095, r24
    25fa:	52 98       	cbi	0x0a, 2	; 10
    25fc:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    25fe:	8a b1       	in	r24, 0x0a	; 10
    2600:	88 61       	ori	r24, 0x18	; 24
    2602:	8a b9       	out	0x0a, r24	; 10
}
    2604:	08 95       	ret

00002606 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    2606:	0f 93       	push	r16
    2608:	1f 93       	push	r17
    260a:	cf 93       	push	r28
    260c:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    260e:	0e 94 f7 12 	call	0x25ee	; 0x25ee <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    2612:	ce eb       	ldi	r28, 0xBE	; 190
    2614:	d0 e1       	ldi	r29, 0x10	; 16
    2616:	09 eb       	ldi	r16, 0xB9	; 185
    2618:	10 e1       	ldi	r17, 0x10	; 16
    261a:	ce 01       	movw	r24, r28
    261c:	b8 01       	movw	r22, r16
    261e:	0e 94 d6 41 	call	0x83ac	; 0x83ac <fdevopen>
    2622:	90 93 91 06 	sts	0x0691, r25
    2626:	80 93 90 06 	sts	0x0690, r24
    stdin = fdevopen( putc0, getc0);
    262a:	ce 01       	movw	r24, r28
    262c:	b8 01       	movw	r22, r16
    262e:	0e 94 d6 41 	call	0x83ac	; 0x83ac <fdevopen>
    2632:	90 93 8f 06 	sts	0x068F, r25
    2636:	80 93 8e 06 	sts	0x068E, r24
    ENABLE_UART0_RX_INT();
#endif



}
    263a:	df 91       	pop	r29
    263c:	cf 91       	pop	r28
    263e:	1f 91       	pop	r17
    2640:	0f 91       	pop	r16
    2642:	08 95       	ret

00002644 <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2644:	90 93 98 00 	sts	0x0098, r25
    2648:	80 93 99 00 	sts	0x0099, r24
    264c:	86 e0       	ldi	r24, 0x06	; 6
    264e:	80 93 9d 00 	sts	0x009D, r24
    2652:	ea e9       	ldi	r30, 0x9A	; 154
    2654:	f0 e0       	ldi	r31, 0x00	; 0
    2656:	80 81       	ld	r24, Z
    2658:	8b 7f       	andi	r24, 0xFB	; 251
    265a:	80 83       	st	Z, r24
    265c:	ab e9       	ldi	r26, 0x9B	; 155
    265e:	b0 e0       	ldi	r27, 0x00	; 0
    2660:	8c 91       	ld	r24, X
    2662:	82 60       	ori	r24, 0x02	; 2
    2664:	8c 93       	st	X, r24
    ENABLE_UART1();
    2666:	80 81       	ld	r24, Z
    2668:	88 61       	ori	r24, 0x18	; 24
    266a:	80 83       	st	Z, r24
}
    266c:	08 95       	ret

0000266e <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    266e:	80 91 9b 00 	lds	r24, 0x009B
    2672:	87 ff       	sbrs	r24, 7
    2674:	fc cf       	rjmp	.-8      	; 0x266e <getc1>
    2676:	80 91 9b 00 	lds	r24, 0x009B
    267a:	8f 77       	andi	r24, 0x7F	; 127
    267c:	80 93 9b 00 	sts	0x009B, r24
    2680:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    2684:	08 95       	ret

00002686 <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    268e:	01 97       	sbiw	r24, 0x01	; 1
    2690:	d1 f7       	brne	.-12     	; 0x2686 <halWait>

} // halWait
    2692:	08 95       	ret

00002694 <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    2694:	0e 94 66 43 	call	0x86cc	; 0x86cc <__eerd_byte_m128>
}
    2698:	08 95       	ret

0000269a <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    269a:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eewr_byte_m128>
    return 0;
}
    269e:	80 e0       	ldi	r24, 0x00	; 0
    26a0:	08 95       	ret

000026a2 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    26a2:	ef 92       	push	r14
    26a4:	ff 92       	push	r15
    26a6:	0f 93       	push	r16
    26a8:	1f 93       	push	r17
    26aa:	cf 93       	push	r28
    26ac:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    26ae:	e8 2e       	mov	r14, r24
    26b0:	e7 01       	movw	r28, r14
    26b2:	7e 01       	movw	r14, r28
    26b4:	f9 2e       	mov	r15, r25
    26b6:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    26b8:	80 e0       	ldi	r24, 0x00	; 0
    26ba:	90 e0       	ldi	r25, 0x00	; 0
    26bc:	0e 94 66 43 	call	0x86cc	; 0x86cc <__eerd_byte_m128>
    26c0:	08 2f       	mov	r16, r24
    26c2:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    26c4:	81 e0       	ldi	r24, 0x01	; 1
    26c6:	90 e0       	ldi	r25, 0x00	; 0
    26c8:	0e 94 66 43 	call	0x86cc	; 0x86cc <__eerd_byte_m128>
    26cc:	e8 2e       	mov	r14, r24
    26ce:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    26d0:	82 e0       	ldi	r24, 0x02	; 2
    26d2:	90 e0       	ldi	r25, 0x00	; 0
    26d4:	0e 94 66 43 	call	0x86cc	; 0x86cc <__eerd_byte_m128>
    26d8:	f8 2e       	mov	r15, r24
    26da:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    26dc:	83 e0       	ldi	r24, 0x03	; 3
    26de:	90 e0       	ldi	r25, 0x00	; 0
    26e0:	0e 94 66 43 	call	0x86cc	; 0x86cc <__eerd_byte_m128>
    26e4:	18 2f       	mov	r17, r24
    26e6:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    26e8:	84 e0       	ldi	r24, 0x04	; 4
    26ea:	90 e0       	ldi	r25, 0x00	; 0
    26ec:	0e 94 66 43 	call	0x86cc	; 0x86cc <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    26f0:	fe 0c       	add	r15, r14
    ct+=buf[2];
    26f2:	f0 0e       	add	r15, r16
    ct+=buf[3];
    26f4:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    26f6:	8f 15       	cp	r24, r15
    26f8:	11 f4       	brne	.+4      	; 0x26fe <read_eeprom_mac_address+0x5c>
    26fa:	81 e0       	ldi	r24, 0x01	; 1
    26fc:	01 c0       	rjmp	.+2      	; 0x2700 <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    26fe:	8f ef       	ldi	r24, 0xFF	; 255
}
    2700:	df 91       	pop	r29
    2702:	cf 91       	pop	r28
    2704:	1f 91       	pop	r17
    2706:	0f 91       	pop	r16
    2708:	ff 90       	pop	r15
    270a:	ef 90       	pop	r14
    270c:	08 95       	ret

0000270e <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    270e:	cf 93       	push	r28
    2710:	df 93       	push	r29
    2712:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2714:	85 e0       	ldi	r24, 0x05	; 5
    2716:	90 e0       	ldi	r25, 0x00	; 0
    2718:	0e 94 66 43 	call	0x86cc	; 0x86cc <__eerd_byte_m128>
    271c:	88 83       	st	Y, r24
    return NRK_OK;
}
    271e:	81 e0       	ldi	r24, 0x01	; 1
    2720:	df 91       	pop	r29
    2722:	cf 91       	pop	r28
    2724:	08 95       	ret

00002726 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    2726:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2728:	86 e0       	ldi	r24, 0x06	; 6
    272a:	90 e0       	ldi	r25, 0x00	; 0
    272c:	60 81       	ld	r22, Z
    272e:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eewr_byte_m128>
    return NRK_OK;
}
    2732:	81 e0       	ldi	r24, 0x01	; 1
    2734:	08 95       	ret

00002736 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2736:	cf 93       	push	r28
    2738:	df 93       	push	r29
    273a:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    273c:	86 e0       	ldi	r24, 0x06	; 6
    273e:	90 e0       	ldi	r25, 0x00	; 0
    2740:	0e 94 66 43 	call	0x86cc	; 0x86cc <__eerd_byte_m128>
    2744:	88 83       	st	Y, r24
    return NRK_OK;
}
    2746:	81 e0       	ldi	r24, 0x01	; 1
    2748:	df 91       	pop	r29
    274a:	cf 91       	pop	r28
    274c:	08 95       	ret

0000274e <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    274e:	0f 93       	push	r16
    2750:	1f 93       	push	r17
    2752:	cf 93       	push	r28
    2754:	df 93       	push	r29
    2756:	08 2f       	mov	r16, r24
    2758:	19 2f       	mov	r17, r25
    275a:	c8 e0       	ldi	r28, 0x08	; 8
    275c:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    275e:	ce 01       	movw	r24, r28
    2760:	0e 94 66 43 	call	0x86cc	; 0x86cc <__eerd_byte_m128>
    2764:	f8 01       	movw	r30, r16
    2766:	81 93       	st	Z+, r24
    2768:	8f 01       	movw	r16, r30
    276a:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    276c:	c8 31       	cpi	r28, 0x18	; 24
    276e:	d1 05       	cpc	r29, r1
    2770:	b1 f7       	brne	.-20     	; 0x275e <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    2772:	81 e0       	ldi	r24, 0x01	; 1
    2774:	df 91       	pop	r29
    2776:	cf 91       	pop	r28
    2778:	1f 91       	pop	r17
    277a:	0f 91       	pop	r16
    277c:	08 95       	ret

0000277e <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    277e:	0f 93       	push	r16
    2780:	1f 93       	push	r17
    2782:	cf 93       	push	r28
    2784:	df 93       	push	r29
    2786:	08 2f       	mov	r16, r24
    2788:	19 2f       	mov	r17, r25
    278a:	c8 e0       	ldi	r28, 0x08	; 8
    278c:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    278e:	f8 01       	movw	r30, r16
    2790:	61 91       	ld	r22, Z+
    2792:	8f 01       	movw	r16, r30
    2794:	ce 01       	movw	r24, r28
    2796:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eewr_byte_m128>
    279a:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    279c:	c8 31       	cpi	r28, 0x18	; 24
    279e:	d1 05       	cpc	r29, r1
    27a0:	b1 f7       	brne	.-20     	; 0x278e <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    27a2:	81 e0       	ldi	r24, 0x01	; 1
    27a4:	df 91       	pop	r29
    27a6:	cf 91       	pop	r28
    27a8:	1f 91       	pop	r17
    27aa:	0f 91       	pop	r16
    27ac:	08 95       	ret

000027ae <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    27ae:	cf 93       	push	r28
    27b0:	df 93       	push	r29
    27b2:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    27b4:	87 e0       	ldi	r24, 0x07	; 7
    27b6:	90 e0       	ldi	r25, 0x00	; 0
    27b8:	0e 94 66 43 	call	0x86cc	; 0x86cc <__eerd_byte_m128>
    27bc:	88 83       	st	Y, r24
    return NRK_OK;
}
    27be:	81 e0       	ldi	r24, 0x01	; 1
    27c0:	df 91       	pop	r29
    27c2:	cf 91       	pop	r28
    27c4:	08 95       	ret

000027c6 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    27c6:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    27c8:	87 e0       	ldi	r24, 0x07	; 7
    27ca:	90 e0       	ldi	r25, 0x00	; 0
    27cc:	60 81       	ld	r22, Z
    27ce:	0e 94 6e 43 	call	0x86dc	; 0x86dc <__eewr_byte_m128>
    return NRK_OK;
}
    27d2:	81 e0       	ldi	r24, 0x01	; 1
    27d4:	08 95       	ret

000027d6 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    27d6:	f8 94       	cli
};
    27d8:	08 95       	ret

000027da <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    27da:	78 94       	sei
};
    27dc:	08 95       	ret

000027de <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    27de:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    27e2:	ff cf       	rjmp	.-2      	; 0x27e2 <nrk_halt+0x4>

000027e4 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    27e4:	0f 93       	push	r16
    27e6:	1f 93       	push	r17
    27e8:	df 93       	push	r29
    27ea:	cf 93       	push	r28
    27ec:	cd b7       	in	r28, 0x3d	; 61
    27ee:	de b7       	in	r29, 0x3e	; 62
    27f0:	a3 97       	sbiw	r28, 0x23	; 35
    27f2:	0f b6       	in	r0, 0x3f	; 63
    27f4:	f8 94       	cli
    27f6:	de bf       	out	0x3e, r29	; 62
    27f8:	0f be       	out	0x3f, r0	; 63
    27fa:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    27fc:	0e 94 3a 19 	call	0x3274	; 0x3274 <nrk_signal_create>
    2800:	80 93 4f 06 	sts	0x064F, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2804:	8f 3f       	cpi	r24, 0xFF	; 255
    2806:	21 f4       	brne	.+8      	; 0x2810 <nrk_init+0x2c>
    2808:	8e e0       	ldi	r24, 0x0E	; 14
    280a:	60 e0       	ldi	r22, 0x00	; 0
    280c:	0e 94 c2 17 	call	0x2f84	; 0x2f84 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2810:	0e 94 73 26 	call	0x4ce6	; 0x4ce6 <_nrk_startup_error>
   //if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
#ifndef IGNORE_EXT_RST_ERROR
   if((i&0x2)!=0) nrk_kernel_error_add(NRK_EXT_RST_ERROR,0);
    2814:	08 2f       	mov	r16, r24
    2816:	81 ff       	sbrs	r24, 1
    2818:	04 c0       	rjmp	.+8      	; 0x2822 <nrk_init+0x3e>
    281a:	84 e1       	ldi	r24, 0x14	; 20
    281c:	60 e0       	ldi	r22, 0x00	; 0
    281e:	0e 94 c2 17 	call	0x2f84	; 0x2f84 <nrk_kernel_error_add>
#endif
#ifndef IGNORE_BROWN_OUT_ERROR
   if((i&0x4)!=0) nrk_kernel_error_add(NRK_BOD_ERROR,0);
    2822:	02 ff       	sbrs	r16, 2
    2824:	04 c0       	rjmp	.+8      	; 0x282e <nrk_init+0x4a>
    2826:	83 e1       	ldi	r24, 0x13	; 19
    2828:	60 e0       	ldi	r22, 0x00	; 0
    282a:	0e 94 c2 17 	call	0x2f84	; 0x2f84 <nrk_kernel_error_add>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    282e:	10 92 52 06 	sts	0x0652, r1
    nrk_cur_task_TCB = NULL;
    2832:	10 92 60 06 	sts	0x0660, r1
    2836:	10 92 5f 06 	sts	0x065F, r1
    
    nrk_high_ready_TCB = NULL;
    283a:	10 92 51 06 	sts	0x0651, r1
    283e:	10 92 50 06 	sts	0x0650, r1
    nrk_high_ready_prio = 0; 
    2842:	10 92 61 06 	sts	0x0661, r1
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2846:	10 92 5e 06 	sts	0x065E, r1
    284a:	ef e3       	ldi	r30, 0x3F	; 63
    284c:	f6 e0       	ldi	r31, 0x06	; 6

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    284e:	8f ef       	ldi	r24, 0xFF	; 255
    2850:	80 83       	st	Z, r24
    nrk_sem_list[i].value=-1;
    2852:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].resource_ceiling=-1;
    2854:	81 83       	std	Z+1, r24	; 0x01
    2856:	33 96       	adiw	r30, 0x03	; 3
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
    2858:	96 e0       	ldi	r25, 0x06	; 6
    285a:	ee 34       	cpi	r30, 0x4E	; 78
    285c:	f9 07       	cpc	r31, r25
    285e:	c1 f7       	brne	.-16     	; 0x2850 <nrk_init+0x6c>
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2860:	93 e6       	ldi	r25, 0x63	; 99
    2862:	90 93 a2 05 	sts	0x05A2, r25
        nrk_task_TCB[i].task_ID = -1; 
    2866:	80 93 a0 05 	sts	0x05A0, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    286a:	90 93 c3 05 	sts	0x05C3, r25
        nrk_task_TCB[i].task_ID = -1; 
    286e:	80 93 c1 05 	sts	0x05C1, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2872:	90 93 e4 05 	sts	0x05E4, r25
        nrk_task_TCB[i].task_ID = -1; 
    2876:	80 93 e2 05 	sts	0x05E2, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    287a:	90 93 05 06 	sts	0x0605, r25
        nrk_task_TCB[i].task_ID = -1; 
    287e:	80 93 03 06 	sts	0x0603, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2882:	90 93 26 06 	sts	0x0626, r25
        nrk_task_TCB[i].task_ID = -1; 
    2886:	80 93 24 06 	sts	0x0624, r24
    288a:	e5 e6       	ldi	r30, 0x65	; 101
    288c:	f6 e0       	ldi	r31, 0x06	; 6
    288e:	20 e0       	ldi	r18, 0x00	; 0
    2890:	30 e0       	ldi	r19, 0x00	; 0
    2892:	01 c0       	rjmp	.+2      	; 0x2896 <nrk_init+0xb2>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2894:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    2896:	a9 01       	movw	r20, r18
    2898:	4f 5f       	subi	r20, 0xFF	; 255
    289a:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    289c:	ca 01       	movw	r24, r20
    289e:	88 0f       	add	r24, r24
    28a0:	99 1f       	adc	r25, r25
    28a2:	88 0f       	add	r24, r24
    28a4:	99 1f       	adc	r25, r25
    28a6:	84 0f       	add	r24, r20
    28a8:	95 1f       	adc	r25, r21
    28aa:	8e 59       	subi	r24, 0x9E	; 158
    28ac:	99 4f       	sbci	r25, 0xF9	; 249
    28ae:	91 83       	std	Z+1, r25	; 0x01
    28b0:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    28b2:	c9 01       	movw	r24, r18
    28b4:	88 0f       	add	r24, r24
    28b6:	99 1f       	adc	r25, r25
    28b8:	88 0f       	add	r24, r24
    28ba:	99 1f       	adc	r25, r25
    28bc:	82 0f       	add	r24, r18
    28be:	93 1f       	adc	r25, r19
    28c0:	8e 59       	subi	r24, 0x9E	; 158
    28c2:	99 4f       	sbci	r25, 0xF9	; 249
    28c4:	94 83       	std	Z+4, r25	; 0x04
    28c6:	83 83       	std	Z+3, r24	; 0x03
    28c8:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    28ca:	45 30       	cpi	r20, 0x05	; 5
    28cc:	51 05       	cpc	r21, r1
    28ce:	11 f7       	brne	.-60     	; 0x2894 <nrk_init+0xb0>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    28d0:	10 92 64 06 	sts	0x0664, r1
    28d4:	10 92 63 06 	sts	0x0663, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    28d8:	10 92 7f 06 	sts	0x067F, r1
    28dc:	10 92 7e 06 	sts	0x067E, r1
	_head_node = NULL;
    28e0:	10 92 55 06 	sts	0x0655, r1
    28e4:	10 92 54 06 	sts	0x0654, r1
	_free_node = &_nrk_readyQ[0];
    28e8:	82 e6       	ldi	r24, 0x62	; 98
    28ea:	96 e0       	ldi	r25, 0x06	; 6
    28ec:	90 93 97 05 	sts	0x0597, r25
    28f0:	80 93 96 05 	sts	0x0596, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    28f4:	8e 01       	movw	r16, r28
    28f6:	0f 5f       	subi	r16, 0xFF	; 255
    28f8:	1f 4f       	sbci	r17, 0xFF	; 255
    28fa:	c8 01       	movw	r24, r16
    28fc:	64 ea       	ldi	r22, 0xA4	; 164
    28fe:	72 e2       	ldi	r23, 0x22	; 34
    2900:	0e 94 ed 26 	call	0x4dda	; 0x4dda <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2904:	c8 01       	movw	r24, r16
    2906:	68 ed       	ldi	r22, 0xD8	; 216
    2908:	74 e0       	ldi	r23, 0x04	; 4
    290a:	40 e8       	ldi	r20, 0x80	; 128
    290c:	50 e0       	ldi	r21, 0x00	; 0
    290e:	0e 94 33 27 	call	0x4e66	; 0x4e66 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2912:	85 e5       	ldi	r24, 0x55	; 85
    2914:	80 93 d8 04 	sts	0x04D8, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2918:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    291a:	1c 86       	std	Y+12, r1	; 0x0c
    291c:	1d 86       	std	Y+13, r1	; 0x0d
    291e:	1e 86       	std	Y+14, r1	; 0x0e
    2920:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2922:	18 8a       	std	Y+16, r1	; 0x10
    2924:	19 8a       	std	Y+17, r1	; 0x11
    2926:	1a 8a       	std	Y+18, r1	; 0x12
    2928:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    292a:	1c 8a       	std	Y+20, r1	; 0x14
    292c:	1d 8a       	std	Y+21, r1	; 0x15
    292e:	1e 8a       	std	Y+22, r1	; 0x16
    2930:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2932:	18 8e       	std	Y+24, r1	; 0x18
    2934:	19 8e       	std	Y+25, r1	; 0x19
    2936:	1a 8e       	std	Y+26, r1	; 0x1a
    2938:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    293a:	1c 8e       	std	Y+28, r1	; 0x1c
    293c:	1d 8e       	std	Y+29, r1	; 0x1d
    293e:	1e 8e       	std	Y+30, r1	; 0x1e
    2940:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2942:	18 a2       	std	Y+32, r1	; 0x20
    2944:	19 a2       	std	Y+33, r1	; 0x21
    2946:	1a a2       	std	Y+34, r1	; 0x22
    2948:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    294a:	81 e0       	ldi	r24, 0x01	; 1
    294c:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    294e:	92 e0       	ldi	r25, 0x02	; 2
    2950:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2952:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2954:	c8 01       	movw	r24, r16
    2956:	0e 94 8c 1d 	call	0x3b18	; 0x3b18 <nrk_activate_task>
	
}
    295a:	a3 96       	adiw	r28, 0x23	; 35
    295c:	0f b6       	in	r0, 0x3f	; 63
    295e:	f8 94       	cli
    2960:	de bf       	out	0x3e, r29	; 62
    2962:	0f be       	out	0x3f, r0	; 63
    2964:	cd bf       	out	0x3d, r28	; 61
    2966:	cf 91       	pop	r28
    2968:	df 91       	pop	r29
    296a:	1f 91       	pop	r17
    296c:	0f 91       	pop	r16
    296e:	08 95       	ret

00002970 <nrk_start>:




void nrk_start (void)
{
    2970:	cf 92       	push	r12
    2972:	df 92       	push	r13
    2974:	ff 92       	push	r15
    2976:	0f 93       	push	r16
    2978:	1f 93       	push	r17
    297a:	df 93       	push	r29
    297c:	cf 93       	push	r28
    297e:	00 d0       	rcall	.+0      	; 0x2980 <nrk_start+0x10>
    2980:	cd b7       	in	r28, 0x3d	; 61
    2982:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    2984:	b0 ea       	ldi	r27, 0xA0	; 160
    2986:	cb 2e       	mov	r12, r27
    2988:	b5 e0       	ldi	r27, 0x05	; 5
    298a:	db 2e       	mov	r13, r27
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    298c:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    298e:	f6 01       	movw	r30, r12
    2990:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    2992:	ff 2d       	mov	r31, r15
    2994:	ff 3f       	cpi	r31, 0xFF	; 255
    2996:	b1 f0       	breq	.+44     	; 0x29c4 <nrk_start+0x54>
    2998:	00 ea       	ldi	r16, 0xA0	; 160
    299a:	15 e0       	ldi	r17, 0x05	; 5
    299c:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    299e:	92 17       	cp	r25, r18
    29a0:	61 f0       	breq	.+24     	; 0x29ba <nrk_start+0x4a>
    29a2:	f8 01       	movw	r30, r16
    29a4:	80 81       	ld	r24, Z
    29a6:	f8 16       	cp	r15, r24
    29a8:	41 f4       	brne	.+16     	; 0x29ba <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    29aa:	85 e0       	ldi	r24, 0x05	; 5
    29ac:	6f 2d       	mov	r22, r15
    29ae:	29 83       	std	Y+1, r18	; 0x01
    29b0:	9a 83       	std	Y+2, r25	; 0x02
    29b2:	0e 94 c2 17 	call	0x2f84	; 0x2f84 <nrk_kernel_error_add>
    29b6:	9a 81       	ldd	r25, Y+2	; 0x02
    29b8:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    29ba:	2f 5f       	subi	r18, 0xFF	; 255
    29bc:	0f 5d       	subi	r16, 0xDF	; 223
    29be:	1f 4f       	sbci	r17, 0xFF	; 255
    29c0:	25 30       	cpi	r18, 0x05	; 5
    29c2:	69 f7       	brne	.-38     	; 0x299e <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    29c4:	9f 5f       	subi	r25, 0xFF	; 255
    29c6:	21 e2       	ldi	r18, 0x21	; 33
    29c8:	30 e0       	ldi	r19, 0x00	; 0
    29ca:	c2 0e       	add	r12, r18
    29cc:	d3 1e       	adc	r13, r19
    29ce:	95 30       	cpi	r25, 0x05	; 5
    29d0:	f1 f6       	brne	.-68     	; 0x298e <nrk_start+0x1e>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    29d2:	0e 94 4e 1c 	call	0x389c	; 0x389c <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    29d6:	99 27       	eor	r25, r25
    29d8:	87 fd       	sbrc	r24, 7
    29da:	90 95       	com	r25
    29dc:	fc 01       	movw	r30, r24
    29de:	a5 e0       	ldi	r26, 0x05	; 5
    29e0:	ee 0f       	add	r30, r30
    29e2:	ff 1f       	adc	r31, r31
    29e4:	aa 95       	dec	r26
    29e6:	e1 f7       	brne	.-8      	; 0x29e0 <nrk_start+0x70>
    29e8:	e8 0f       	add	r30, r24
    29ea:	f9 1f       	adc	r31, r25
    29ec:	e8 56       	subi	r30, 0x68	; 104
    29ee:	fa 4f       	sbci	r31, 0xFA	; 250
    29f0:	82 85       	ldd	r24, Z+10	; 0x0a
    29f2:	80 93 61 06 	sts	0x0661, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    29f6:	f0 93 60 06 	sts	0x0660, r31
    29fa:	e0 93 5f 06 	sts	0x065F, r30
    29fe:	f0 93 51 06 	sts	0x0651, r31
    2a02:	e0 93 50 06 	sts	0x0650, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2a06:	80 93 52 06 	sts	0x0652, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2a0a:	0e 94 68 27 	call	0x4ed0	; 0x4ed0 <nrk_target_start>
    nrk_stack_pointer_init(); 
    2a0e:	0e 94 59 27 	call	0x4eb2	; 0x4eb2 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2a12:	0e 94 b5 32 	call	0x656a	; 0x656a <nrk_start_high_ready_task>
    2a16:	ff cf       	rjmp	.-2      	; 0x2a16 <nrk_start+0xa6>

00002a18 <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2a18:	ef 92       	push	r14
    2a1a:	ff 92       	push	r15
    2a1c:	0f 93       	push	r16
    2a1e:	1f 93       	push	r17
    2a20:	cf 93       	push	r28
    2a22:	df 93       	push	r29
    2a24:	ec 01       	movw	r28, r24
    2a26:	7b 01       	movw	r14, r22
    2a28:	8a 01       	movw	r16, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2a2a:	89 85       	ldd	r24, Y+9	; 0x09
    2a2c:	82 30       	cpi	r24, 0x02	; 2
    2a2e:	21 f0       	breq	.+8      	; 0x2a38 <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    2a30:	80 91 4e 06 	lds	r24, 0x064E
    2a34:	88 83       	st	Y, r24
    2a36:	01 c0       	rjmp	.+2      	; 0x2a3a <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2a38:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2a3a:	80 91 4e 06 	lds	r24, 0x064E
    2a3e:	85 30       	cpi	r24, 0x05	; 5
    2a40:	20 f0       	brcs	.+8      	; 0x2a4a <nrk_TCB_init+0x32>
    2a42:	87 e0       	ldi	r24, 0x07	; 7
    2a44:	60 e0       	ldi	r22, 0x00	; 0
    2a46:	0e 94 c2 17 	call	0x2f84	; 0x2f84 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2a4a:	89 85       	ldd	r24, Y+9	; 0x09
    2a4c:	82 30       	cpi	r24, 0x02	; 2
    2a4e:	29 f0       	breq	.+10     	; 0x2a5a <nrk_TCB_init+0x42>
    2a50:	80 91 4e 06 	lds	r24, 0x064E
    2a54:	8f 5f       	subi	r24, 0xFF	; 255
    2a56:	80 93 4e 06 	sts	0x064E, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2a5a:	80 91 4e 06 	lds	r24, 0x064E
    2a5e:	88 23       	and	r24, r24
    2a60:	19 f4       	brne	.+6      	; 0x2a68 <nrk_TCB_init+0x50>
    2a62:	81 e0       	ldi	r24, 0x01	; 1
    2a64:	80 93 4e 06 	sts	0x064E, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2a68:	88 81       	ld	r24, Y
    2a6a:	99 27       	eor	r25, r25
    2a6c:	87 fd       	sbrc	r24, 7
    2a6e:	90 95       	com	r25
    2a70:	fc 01       	movw	r30, r24
    2a72:	a5 e0       	ldi	r26, 0x05	; 5
    2a74:	ee 0f       	add	r30, r30
    2a76:	ff 1f       	adc	r31, r31
    2a78:	aa 95       	dec	r26
    2a7a:	e1 f7       	brne	.-8      	; 0x2a74 <nrk_TCB_init+0x5c>
    2a7c:	e8 0f       	add	r30, r24
    2a7e:	f9 1f       	adc	r31, r25
    2a80:	e8 56       	subi	r30, 0x68	; 104
    2a82:	fa 4f       	sbci	r31, 0xFA	; 250
    2a84:	f1 82       	std	Z+1, r15	; 0x01
    2a86:	e0 82       	st	Z, r14
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2a88:	88 85       	ldd	r24, Y+8	; 0x08
    2a8a:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2a8c:	88 81       	ld	r24, Y
    2a8e:	99 27       	eor	r25, r25
    2a90:	87 fd       	sbrc	r24, 7
    2a92:	90 95       	com	r25
    2a94:	fc 01       	movw	r30, r24
    2a96:	75 e0       	ldi	r23, 0x05	; 5
    2a98:	ee 0f       	add	r30, r30
    2a9a:	ff 1f       	adc	r31, r31
    2a9c:	7a 95       	dec	r23
    2a9e:	e1 f7       	brne	.-8      	; 0x2a98 <nrk_TCB_init+0x80>
    2aa0:	e8 0f       	add	r30, r24
    2aa2:	f9 1f       	adc	r31, r25
    2aa4:	e8 56       	subi	r30, 0x68	; 104
    2aa6:	fa 4f       	sbci	r31, 0xFA	; 250
    2aa8:	83 e0       	ldi	r24, 0x03	; 3
    2aaa:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2aac:	28 81       	ld	r18, Y
    2aae:	82 2f       	mov	r24, r18
    2ab0:	99 27       	eor	r25, r25
    2ab2:	87 fd       	sbrc	r24, 7
    2ab4:	90 95       	com	r25
    2ab6:	fc 01       	movw	r30, r24
    2ab8:	65 e0       	ldi	r22, 0x05	; 5
    2aba:	ee 0f       	add	r30, r30
    2abc:	ff 1f       	adc	r31, r31
    2abe:	6a 95       	dec	r22
    2ac0:	e1 f7       	brne	.-8      	; 0x2aba <nrk_TCB_init+0xa2>
    2ac2:	e8 0f       	add	r30, r24
    2ac4:	f9 1f       	adc	r31, r25
    2ac6:	e8 56       	subi	r30, 0x68	; 104
    2ac8:	fa 4f       	sbci	r31, 0xFA	; 250
    2aca:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2acc:	88 81       	ld	r24, Y
    2ace:	99 27       	eor	r25, r25
    2ad0:	87 fd       	sbrc	r24, 7
    2ad2:	90 95       	com	r25
    2ad4:	7c 01       	movw	r14, r24
    2ad6:	55 e0       	ldi	r21, 0x05	; 5
    2ad8:	ee 0c       	add	r14, r14
    2ada:	ff 1c       	adc	r15, r15
    2adc:	5a 95       	dec	r21
    2ade:	e1 f7       	brne	.-8      	; 0x2ad8 <nrk_TCB_init+0xc0>
    2ae0:	e8 0e       	add	r14, r24
    2ae2:	f9 1e       	adc	r15, r25
    2ae4:	88 e9       	ldi	r24, 0x98	; 152
    2ae6:	95 e0       	ldi	r25, 0x05	; 5
    2ae8:	e8 0e       	add	r14, r24
    2aea:	f9 1e       	adc	r15, r25
    2aec:	f7 01       	movw	r30, r14
    2aee:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2af0:	ce 01       	movw	r24, r28
    2af2:	0b 96       	adiw	r24, 0x0b	; 11
    2af4:	0e 94 55 21 	call	0x42aa	; 0x42aa <_nrk_time_to_ticks>
    2af8:	f7 01       	movw	r30, r14
    2afa:	94 8f       	std	Z+28, r25	; 0x1c
    2afc:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2afe:	8b 85       	ldd	r24, Y+11	; 0x0b
    2b00:	9c 85       	ldd	r25, Y+12	; 0x0c
    2b02:	ad 85       	ldd	r26, Y+13	; 0x0d
    2b04:	be 85       	ldd	r27, Y+14	; 0x0e
    2b06:	8e 33       	cpi	r24, 0x3E	; 62
    2b08:	91 05       	cpc	r25, r1
    2b0a:	a1 05       	cpc	r26, r1
    2b0c:	b1 05       	cpc	r27, r1
    2b0e:	20 f0       	brcs	.+8      	; 0x2b18 <nrk_TCB_init+0x100>
    2b10:	86 e1       	ldi	r24, 0x16	; 22
    2b12:	68 81       	ld	r22, Y
    2b14:	0e 94 c2 17 	call	0x2f84	; 0x2f84 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2b18:	e8 80       	ld	r14, Y
    2b1a:	ff 24       	eor	r15, r15
    2b1c:	e7 fc       	sbrc	r14, 7
    2b1e:	f0 94       	com	r15
    2b20:	ce 01       	movw	r24, r28
    2b22:	4b 96       	adiw	r24, 0x1b	; 27
    2b24:	0e 94 55 21 	call	0x42aa	; 0x42aa <_nrk_time_to_ticks>
    2b28:	f7 01       	movw	r30, r14
    2b2a:	45 e0       	ldi	r20, 0x05	; 5
    2b2c:	ee 0f       	add	r30, r30
    2b2e:	ff 1f       	adc	r31, r31
    2b30:	4a 95       	dec	r20
    2b32:	e1 f7       	brne	.-8      	; 0x2b2c <nrk_TCB_init+0x114>
    2b34:	ee 0d       	add	r30, r14
    2b36:	ff 1d       	adc	r31, r15
    2b38:	e8 56       	subi	r30, 0x68	; 104
    2b3a:	fa 4f       	sbci	r31, 0xFA	; 250
    2b3c:	96 8b       	std	Z+22, r25	; 0x16
    2b3e:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2b40:	88 81       	ld	r24, Y
    2b42:	99 27       	eor	r25, r25
    2b44:	87 fd       	sbrc	r24, 7
    2b46:	90 95       	com	r25
    2b48:	7c 01       	movw	r14, r24
    2b4a:	35 e0       	ldi	r19, 0x05	; 5
    2b4c:	ee 0c       	add	r14, r14
    2b4e:	ff 1c       	adc	r15, r15
    2b50:	3a 95       	dec	r19
    2b52:	e1 f7       	brne	.-8      	; 0x2b4c <nrk_TCB_init+0x134>
    2b54:	e8 0e       	add	r14, r24
    2b56:	f9 1e       	adc	r15, r25
    2b58:	88 e9       	ldi	r24, 0x98	; 152
    2b5a:	95 e0       	ldi	r25, 0x05	; 5
    2b5c:	e8 0e       	add	r14, r24
    2b5e:	f9 1e       	adc	r15, r25
    2b60:	f7 01       	movw	r30, r14
    2b62:	85 89       	ldd	r24, Z+21	; 0x15
    2b64:	96 89       	ldd	r25, Z+22	; 0x16
    2b66:	23 8d       	ldd	r18, Z+27	; 0x1b
    2b68:	34 8d       	ldd	r19, Z+28	; 0x1c
    2b6a:	82 0f       	add	r24, r18
    2b6c:	93 1f       	adc	r25, r19
    2b6e:	90 8f       	std	Z+24, r25	; 0x18
    2b70:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    2b72:	ce 01       	movw	r24, r28
    2b74:	43 96       	adiw	r24, 0x13	; 19
    2b76:	0e 94 55 21 	call	0x42aa	; 0x42aa <_nrk_time_to_ticks>
    2b7a:	f7 01       	movw	r30, r14
    2b7c:	96 8f       	std	Z+30, r25	; 0x1e
    2b7e:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2b80:	88 81       	ld	r24, Y
    2b82:	99 27       	eor	r25, r25
    2b84:	87 fd       	sbrc	r24, 7
    2b86:	90 95       	com	r25
    2b88:	fc 01       	movw	r30, r24
    2b8a:	25 e0       	ldi	r18, 0x05	; 5
    2b8c:	ee 0f       	add	r30, r30
    2b8e:	ff 1f       	adc	r31, r31
    2b90:	2a 95       	dec	r18
    2b92:	e1 f7       	brne	.-8      	; 0x2b8c <nrk_TCB_init+0x174>
    2b94:	e8 0f       	add	r30, r24
    2b96:	f9 1f       	adc	r31, r25
    2b98:	e8 56       	subi	r30, 0x68	; 104
    2b9a:	fa 4f       	sbci	r31, 0xFA	; 250
    2b9c:	85 8d       	ldd	r24, Z+29	; 0x1d
    2b9e:	96 8d       	ldd	r25, Z+30	; 0x1e
    2ba0:	92 8f       	std	Z+26, r25	; 0x1a
    2ba2:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2ba4:	81 e0       	ldi	r24, 0x01	; 1
    2ba6:	90 e0       	ldi	r25, 0x00	; 0
    2ba8:	90 a3       	std	Z+32, r25	; 0x20
    2baa:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2bac:	13 83       	std	Z+3, r17	; 0x03
    2bae:	02 83       	std	Z+2, r16	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2bb0:	81 e0       	ldi	r24, 0x01	; 1
    2bb2:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2bb4:	df 91       	pop	r29
    2bb6:	cf 91       	pop	r28
    2bb8:	1f 91       	pop	r17
    2bba:	0f 91       	pop	r16
    2bbc:	ff 90       	pop	r15
    2bbe:	ef 90       	pop	r14
    2bc0:	08 95       	ret

00002bc2 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2bc2:	0e 94 bf 22 	call	0x457e	; 0x457e <_nrk_scheduler>

  	return;
}
    2bc6:	08 95       	ret

00002bc8 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    2bc8:	85 e6       	ldi	r24, 0x65	; 101
    2bca:	90 e0       	ldi	r25, 0x00	; 0
    2bcc:	08 95       	ret

00002bce <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    2bce:	e0 91 5f 06 	lds	r30, 0x065F
    2bd2:	f0 91 60 06 	lds	r31, 0x0660
    2bd6:	84 87       	std	Z+12, r24	; 0x0c
}
    2bd8:	08 95       	ret

00002bda <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    2bda:	e0 91 5f 06 	lds	r30, 0x065F
    2bde:	f0 91 60 06 	lds	r31, 0x0660
}
    2be2:	84 85       	ldd	r24, Z+12	; 0x0c
    2be4:	08 95       	ret

00002be6 <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    2be6:	20 91 d7 04 	lds	r18, 0x04D7
    2bea:	22 23       	and	r18, r18
    2bec:	41 f0       	breq	.+16     	; 0x2bfe <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    2bee:	fb 01       	movw	r30, r22
    2bf0:	20 83       	st	Z, r18
    *task_id = error_task;
    2bf2:	20 91 85 03 	lds	r18, 0x0385
    2bf6:	fc 01       	movw	r30, r24
    2bf8:	20 83       	st	Z, r18
    return 1;
    2bfa:	81 e0       	ldi	r24, 0x01	; 1
    2bfc:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    2bfe:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    2c00:	08 95       	ret

00002c02 <pause>:
    }

}

void pause()
{
    2c02:	df 93       	push	r29
    2c04:	cf 93       	push	r28
    2c06:	0f 92       	push	r0
    2c08:	cd b7       	in	r28, 0x3d	; 61
    2c0a:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2c0c:	19 82       	std	Y+1, r1	; 0x01
    2c0e:	07 c0       	rjmp	.+14     	; 0x2c1e <pause+0x1c>
        nrk_spin_wait_us (2000);
    2c10:	80 ed       	ldi	r24, 0xD0	; 208
    2c12:	97 e0       	ldi	r25, 0x07	; 7
    2c14:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2c18:	89 81       	ldd	r24, Y+1	; 0x01
    2c1a:	8f 5f       	subi	r24, 0xFF	; 255
    2c1c:	89 83       	std	Y+1, r24	; 0x01
    2c1e:	89 81       	ldd	r24, Y+1	; 0x01
    2c20:	84 36       	cpi	r24, 0x64	; 100
    2c22:	b0 f3       	brcs	.-20     	; 0x2c10 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    2c24:	0f 90       	pop	r0
    2c26:	cf 91       	pop	r28
    2c28:	df 91       	pop	r29
    2c2a:	08 95       	ret

00002c2c <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    2c2c:	81 e0       	ldi	r24, 0x01	; 1
    2c2e:	90 e0       	ldi	r25, 0x00	; 0
    2c30:	0e 94 d8 12 	call	0x25b0	; 0x25b0 <nrk_led_set>
    pause();
    2c34:	0e 94 01 16 	call	0x2c02	; 0x2c02 <pause>
    nrk_led_clr(GREEN_LED);
    2c38:	81 e0       	ldi	r24, 0x01	; 1
    2c3a:	90 e0       	ldi	r25, 0x00	; 0
    2c3c:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
    pause();
    2c40:	0e 94 01 16 	call	0x2c02	; 0x2c02 <pause>
}
    2c44:	08 95       	ret

00002c46 <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    2c46:	81 e0       	ldi	r24, 0x01	; 1
    2c48:	90 e0       	ldi	r25, 0x00	; 0
    2c4a:	0e 94 d8 12 	call	0x25b0	; 0x25b0 <nrk_led_set>
    pause();
    2c4e:	0e 94 01 16 	call	0x2c02	; 0x2c02 <pause>
    pause();
    2c52:	0e 94 01 16 	call	0x2c02	; 0x2c02 <pause>
    pause();
    2c56:	0e 94 01 16 	call	0x2c02	; 0x2c02 <pause>
    nrk_led_clr(GREEN_LED);
    2c5a:	81 e0       	ldi	r24, 0x01	; 1
    2c5c:	90 e0       	ldi	r25, 0x00	; 0
    2c5e:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
    pause();
    2c62:	0e 94 01 16 	call	0x2c02	; 0x2c02 <pause>
}
    2c66:	08 95       	ret

00002c68 <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    2c68:	ff 92       	push	r15
    2c6a:	0f 93       	push	r16
    2c6c:	1f 93       	push	r17
    2c6e:	df 93       	push	r29
    2c70:	cf 93       	push	r28
    2c72:	00 d0       	rcall	.+0      	; 0x2c74 <blink_morse_code_error+0xc>
    2c74:	0f 92       	push	r0
    2c76:	cd b7       	in	r28, 0x3d	; 61
    2c78:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    2c7a:	00 d0       	rcall	.+0      	; 0x2c7c <blink_morse_code_error+0x14>
    2c7c:	00 d0       	rcall	.+0      	; 0x2c7e <blink_morse_code_error+0x16>
    2c7e:	00 d0       	rcall	.+0      	; 0x2c80 <blink_morse_code_error+0x18>
    2c80:	ed b7       	in	r30, 0x3d	; 61
    2c82:	fe b7       	in	r31, 0x3e	; 62
    2c84:	31 96       	adiw	r30, 0x01	; 1
    2c86:	8e 01       	movw	r16, r28
    2c88:	0f 5f       	subi	r16, 0xFF	; 255
    2c8a:	1f 4f       	sbci	r17, 0xFF	; 255
    2c8c:	ad b7       	in	r26, 0x3d	; 61
    2c8e:	be b7       	in	r27, 0x3e	; 62
    2c90:	12 96       	adiw	r26, 0x02	; 2
    2c92:	1c 93       	st	X, r17
    2c94:	0e 93       	st	-X, r16
    2c96:	11 97       	sbiw	r26, 0x01	; 1
    2c98:	29 e8       	ldi	r18, 0x89	; 137
    2c9a:	31 e0       	ldi	r19, 0x01	; 1
    2c9c:	33 83       	std	Z+3, r19	; 0x03
    2c9e:	22 83       	std	Z+2, r18	; 0x02
    2ca0:	84 83       	std	Z+4, r24	; 0x04
    2ca2:	15 82       	std	Z+5, r1	; 0x05
    2ca4:	0e 94 d8 42 	call	0x85b0	; 0x85b0 <sprintf>

    for(i=0; i<strlen(str); i++ )
    2ca8:	ed b7       	in	r30, 0x3d	; 61
    2caa:	fe b7       	in	r31, 0x3e	; 62
    2cac:	36 96       	adiw	r30, 0x06	; 6
    2cae:	0f b6       	in	r0, 0x3f	; 63
    2cb0:	f8 94       	cli
    2cb2:	fe bf       	out	0x3e, r31	; 62
    2cb4:	0f be       	out	0x3f, r0	; 63
    2cb6:	ed bf       	out	0x3d, r30	; 61
    2cb8:	ff 24       	eor	r15, r15
    2cba:	72 c0       	rjmp	.+228    	; 0x2da0 <blink_morse_code_error+0x138>
    {
        switch( str[i])
    2cbc:	80 0f       	add	r24, r16
    2cbe:	91 1f       	adc	r25, r17
    2cc0:	dc 01       	movw	r26, r24
    2cc2:	8c 91       	ld	r24, X
    2cc4:	84 33       	cpi	r24, 0x34	; 52
    2cc6:	d1 f1       	breq	.+116    	; 0x2d3c <blink_morse_code_error+0xd4>
    2cc8:	85 33       	cpi	r24, 0x35	; 53
    2cca:	70 f4       	brcc	.+28     	; 0x2ce8 <blink_morse_code_error+0x80>
    2ccc:	81 33       	cpi	r24, 0x31	; 49
    2cce:	f9 f0       	breq	.+62     	; 0x2d0e <blink_morse_code_error+0xa6>
    2cd0:	82 33       	cpi	r24, 0x32	; 50
    2cd2:	20 f4       	brcc	.+8      	; 0x2cdc <blink_morse_code_error+0x74>
    2cd4:	80 33       	cpi	r24, 0x30	; 48
    2cd6:	09 f0       	breq	.+2      	; 0x2cda <blink_morse_code_error+0x72>
    2cd8:	5c c0       	rjmp	.+184    	; 0x2d92 <blink_morse_code_error+0x12a>
    2cda:	16 c0       	rjmp	.+44     	; 0x2d08 <blink_morse_code_error+0xa0>
    2cdc:	82 33       	cpi	r24, 0x32	; 50
    2cde:	11 f1       	breq	.+68     	; 0x2d24 <blink_morse_code_error+0xbc>
    2ce0:	83 33       	cpi	r24, 0x33	; 51
    2ce2:	09 f0       	breq	.+2      	; 0x2ce6 <blink_morse_code_error+0x7e>
    2ce4:	56 c0       	rjmp	.+172    	; 0x2d92 <blink_morse_code_error+0x12a>
    2ce6:	23 c0       	rjmp	.+70     	; 0x2d2e <blink_morse_code_error+0xc6>
    2ce8:	87 33       	cpi	r24, 0x37	; 55
    2cea:	c9 f1       	breq	.+114    	; 0x2d5e <blink_morse_code_error+0xf6>
    2cec:	88 33       	cpi	r24, 0x38	; 56
    2cee:	30 f4       	brcc	.+12     	; 0x2cfc <blink_morse_code_error+0x94>
    2cf0:	85 33       	cpi	r24, 0x35	; 53
    2cf2:	69 f1       	breq	.+90     	; 0x2d4e <blink_morse_code_error+0xe6>
    2cf4:	86 33       	cpi	r24, 0x36	; 54
    2cf6:	09 f0       	breq	.+2      	; 0x2cfa <blink_morse_code_error+0x92>
    2cf8:	4c c0       	rjmp	.+152    	; 0x2d92 <blink_morse_code_error+0x12a>
    2cfa:	2c c0       	rjmp	.+88     	; 0x2d54 <blink_morse_code_error+0xec>
    2cfc:	88 33       	cpi	r24, 0x38	; 56
    2cfe:	b1 f1       	breq	.+108    	; 0x2d6c <blink_morse_code_error+0x104>
    2d00:	89 33       	cpi	r24, 0x39	; 57
    2d02:	09 f0       	breq	.+2      	; 0x2d06 <blink_morse_code_error+0x9e>
    2d04:	46 c0       	rjmp	.+140    	; 0x2d92 <blink_morse_code_error+0x12a>
    2d06:	3b c0       	rjmp	.+118    	; 0x2d7e <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    2d08:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
    2d0c:	02 c0       	rjmp	.+4      	; 0x2d12 <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    2d0e:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
            blink_dash();
    2d12:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dash();
    2d16:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dash();
    2d1a:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dash();
    2d1e:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            break;
    2d22:	37 c0       	rjmp	.+110    	; 0x2d92 <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    2d24:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
            blink_dot();
    2d28:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
    2d2c:	f4 cf       	rjmp	.-24     	; 0x2d16 <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    2d2e:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
            blink_dot();
    2d32:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
            blink_dot();
    2d36:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
    2d3a:	ef cf       	rjmp	.-34     	; 0x2d1a <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2d3c:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
            blink_dot();
    2d40:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
            blink_dot();
    2d44:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
            blink_dot();
    2d48:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
    2d4c:	e8 cf       	rjmp	.-48     	; 0x2d1e <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    2d4e:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
    2d52:	02 c0       	rjmp	.+4      	; 0x2d58 <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    2d54:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dot();
    2d58:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
    2d5c:	04 c0       	rjmp	.+8      	; 0x2d66 <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    2d5e:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dash();
    2d62:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dot();
    2d66:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
    2d6a:	06 c0       	rjmp	.+12     	; 0x2d78 <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    2d6c:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dash();
    2d70:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dash();
    2d74:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dot();
    2d78:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
    2d7c:	08 c0       	rjmp	.+16     	; 0x2d8e <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    2d7e:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dash();
    2d82:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dash();
    2d86:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dash();
    2d8a:	0e 94 23 16 	call	0x2c46	; 0x2c46 <blink_dash>
            blink_dot();
    2d8e:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <blink_dot>
            break;
        }
        pause();
    2d92:	0e 94 01 16 	call	0x2c02	; 0x2c02 <pause>
        pause();
    2d96:	0e 94 01 16 	call	0x2c02	; 0x2c02 <pause>
        pause();
    2d9a:	0e 94 01 16 	call	0x2c02	; 0x2c02 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    2d9e:	f3 94       	inc	r15
    2da0:	f8 01       	movw	r30, r16
    2da2:	01 90       	ld	r0, Z+
    2da4:	00 20       	and	r0, r0
    2da6:	e9 f7       	brne	.-6      	; 0x2da2 <blink_morse_code_error+0x13a>
    2da8:	31 97       	sbiw	r30, 0x01	; 1
    2daa:	e0 1b       	sub	r30, r16
    2dac:	f1 0b       	sbc	r31, r17
    2dae:	8f 2d       	mov	r24, r15
    2db0:	90 e0       	ldi	r25, 0x00	; 0
    2db2:	8e 17       	cp	r24, r30
    2db4:	9f 07       	cpc	r25, r31
    2db6:	08 f4       	brcc	.+2      	; 0x2dba <blink_morse_code_error+0x152>
    2db8:	81 cf       	rjmp	.-254    	; 0x2cbc <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    2dba:	0f 90       	pop	r0
    2dbc:	0f 90       	pop	r0
    2dbe:	0f 90       	pop	r0
    2dc0:	cf 91       	pop	r28
    2dc2:	df 91       	pop	r29
    2dc4:	1f 91       	pop	r17
    2dc6:	0f 91       	pop	r16
    2dc8:	ff 90       	pop	r15
    2dca:	08 95       	ret

00002dcc <nrk_error_print>:
    *task_id = error_task;
    return 1;
}

int8_t nrk_error_print ()
{
    2dcc:	0f 93       	push	r16
    2dce:	1f 93       	push	r17
    int8_t t=0,i=0;
    if (error_num == 0)
    2dd0:	80 91 d7 04 	lds	r24, 0x04D7
    2dd4:	88 23       	and	r24, r24
    2dd6:	19 f4       	brne	.+6      	; 0x2dde <nrk_error_print+0x12>
    }

#endif  /*  */
    error_num = 0;
    return t;
}
    2dd8:	1f 91       	pop	r17
    2dda:	0f 91       	pop	r16
    2ddc:	08 95       	ret
    int8_t t=0,i=0;
    if (error_num == 0)
        return 0;

#ifdef NRK_HALT_ON_ERROR
    nrk_int_disable ();
    2dde:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    nrk_watchdog_disable();
#endif
#endif

#ifndef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    2de2:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    2de6:	84 eb       	ldi	r24, 0xB4	; 180
    2de8:	94 e0       	ldi	r25, 0x04	; 4
    2dea:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
        printf ("%d", error_task);
    2dee:	00 d0       	rcall	.+0      	; 0x2df0 <nrk_error_print+0x24>
    2df0:	00 d0       	rcall	.+0      	; 0x2df2 <nrk_error_print+0x26>
    2df2:	ed b7       	in	r30, 0x3d	; 61
    2df4:	fe b7       	in	r31, 0x3e	; 62
    2df6:	31 96       	adiw	r30, 0x01	; 1
    2df8:	89 e8       	ldi	r24, 0x89	; 137
    2dfa:	91 e0       	ldi	r25, 0x01	; 1
    2dfc:	ad b7       	in	r26, 0x3d	; 61
    2dfe:	be b7       	in	r27, 0x3e	; 62
    2e00:	12 96       	adiw	r26, 0x02	; 2
    2e02:	9c 93       	st	X, r25
    2e04:	8e 93       	st	-X, r24
    2e06:	11 97       	sbiw	r26, 0x01	; 1
    2e08:	80 91 85 03 	lds	r24, 0x0385
    2e0c:	82 83       	std	Z+2, r24	; 0x02
    2e0e:	13 82       	std	Z+3, r1	; 0x03
    2e10:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
        nrk_kprintf (PSTR ("): "));
    2e14:	0f 90       	pop	r0
    2e16:	0f 90       	pop	r0
    2e18:	0f 90       	pop	r0
    2e1a:	0f 90       	pop	r0
    2e1c:	80 eb       	ldi	r24, 0xB0	; 176
    2e1e:	94 e0       	ldi	r25, 0x04	; 4
    2e20:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    2e24:	80 91 d7 04 	lds	r24, 0x04D7
    2e28:	88 31       	cpi	r24, 0x18	; 24
    2e2a:	10 f0       	brcs	.+4      	; 0x2e30 <nrk_error_print+0x64>
            error_num = NRK_UNKOWN;
    2e2c:	10 92 d7 04 	sts	0x04D7, r1
        switch (error_num)
    2e30:	80 91 d7 04 	lds	r24, 0x04D7
    2e34:	90 e0       	ldi	r25, 0x00	; 0
    2e36:	01 97       	sbiw	r24, 0x01	; 1
    2e38:	86 31       	cpi	r24, 0x16	; 22
    2e3a:	91 05       	cpc	r25, r1
    2e3c:	08 f0       	brcs	.+2      	; 0x2e40 <nrk_error_print+0x74>
    2e3e:	4b c0       	rjmp	.+150    	; 0x2ed6 <nrk_error_print+0x10a>
    2e40:	8a 5b       	subi	r24, 0xBA	; 186
    2e42:	9f 4f       	sbci	r25, 0xFF	; 255
    2e44:	fc 01       	movw	r30, r24
    2e46:	ee 0f       	add	r30, r30
    2e48:	ff 1f       	adc	r31, r31
    2e4a:	05 90       	lpm	r0, Z+
    2e4c:	f4 91       	lpm	r31, Z+
    2e4e:	e0 2d       	mov	r30, r0
    2e50:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    2e52:	84 e7       	ldi	r24, 0x74	; 116
    2e54:	94 e0       	ldi	r25, 0x04	; 4
    2e56:	41 c0       	rjmp	.+130    	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2e58:	8d e4       	ldi	r24, 0x4D	; 77
    2e5a:	94 e0       	ldi	r25, 0x04	; 4
    2e5c:	3e c0       	rjmp	.+124    	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    2e5e:	89 e3       	ldi	r24, 0x39	; 57
    2e60:	94 e0       	ldi	r25, 0x04	; 4
    2e62:	3b c0       	rjmp	.+118    	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2e64:	83 e2       	ldi	r24, 0x23	; 35
    2e66:	94 e0       	ldi	r25, 0x04	; 4
    2e68:	38 c0       	rjmp	.+112    	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    2e6a:	88 e0       	ldi	r24, 0x08	; 8
    2e6c:	94 e0       	ldi	r25, 0x04	; 4
    2e6e:	35 c0       	rjmp	.+106    	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    2e70:	82 ef       	ldi	r24, 0xF2	; 242
    2e72:	93 e0       	ldi	r25, 0x03	; 3
    2e74:	32 c0       	rjmp	.+100    	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    2e76:	8a ed       	ldi	r24, 0xDA	; 218
    2e78:	93 e0       	ldi	r25, 0x03	; 3
    2e7a:	2f c0       	rjmp	.+94     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    2e7c:	87 ec       	ldi	r24, 0xC7	; 199
    2e7e:	93 e0       	ldi	r25, 0x03	; 3
    2e80:	2c c0       	rjmp	.+88     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    2e82:	84 eb       	ldi	r24, 0xB4	; 180
    2e84:	93 e0       	ldi	r25, 0x03	; 3
    2e86:	29 c0       	rjmp	.+82     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    2e88:	86 e9       	ldi	r24, 0x96	; 150
    2e8a:	93 e0       	ldi	r25, 0x03	; 3
    2e8c:	26 c0       	rjmp	.+76     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    2e8e:	81 e7       	ldi	r24, 0x71	; 113
    2e90:	93 e0       	ldi	r25, 0x03	; 3
    2e92:	23 c0       	rjmp	.+70     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    2e94:	85 e6       	ldi	r24, 0x65	; 101
    2e96:	93 e0       	ldi	r25, 0x03	; 3
    2e98:	20 c0       	rjmp	.+64     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2e9a:	8a e4       	ldi	r24, 0x4A	; 74
    2e9c:	93 e0       	ldi	r25, 0x03	; 3
    2e9e:	1d c0       	rjmp	.+58     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    2ea0:	8b e3       	ldi	r24, 0x3B	; 59
    2ea2:	93 e0       	ldi	r25, 0x03	; 3
    2ea4:	1a c0       	rjmp	.+52     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2ea6:	87 e2       	ldi	r24, 0x27	; 39
    2ea8:	93 e0       	ldi	r25, 0x03	; 3
    2eaa:	17 c0       	rjmp	.+46     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    2eac:	86 e1       	ldi	r24, 0x16	; 22
    2eae:	93 e0       	ldi	r25, 0x03	; 3
    2eb0:	14 c0       	rjmp	.+40     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    2eb2:	82 e0       	ldi	r24, 0x02	; 2
    2eb4:	93 e0       	ldi	r25, 0x03	; 3
    2eb6:	11 c0       	rjmp	.+34     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    2eb8:	82 ee       	ldi	r24, 0xE2	; 226
    2eba:	92 e0       	ldi	r25, 0x02	; 2
    2ebc:	0e c0       	rjmp	.+28     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    2ebe:	8a ec       	ldi	r24, 0xCA	; 202
    2ec0:	92 e0       	ldi	r25, 0x02	; 2
    2ec2:	0b c0       	rjmp	.+22     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    2ec4:	8f ea       	ldi	r24, 0xAF	; 175
    2ec6:	92 e0       	ldi	r25, 0x02	; 2
    2ec8:	08 c0       	rjmp	.+16     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    2eca:	8e e9       	ldi	r24, 0x9E	; 158
    2ecc:	92 e0       	ldi	r25, 0x02	; 2
    2ece:	05 c0       	rjmp	.+10     	; 0x2eda <nrk_error_print+0x10e>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    2ed0:	8f e8       	ldi	r24, 0x8F	; 143
    2ed2:	92 e0       	ldi	r25, 0x02	; 2
    2ed4:	02 c0       	rjmp	.+4      	; 0x2eda <nrk_error_print+0x10e>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    2ed6:	88 e8       	ldi	r24, 0x88	; 136
    2ed8:	92 e0       	ldi	r25, 0x02	; 2
    2eda:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
        }
        putchar ('\r');
    2ede:	60 91 90 06 	lds	r22, 0x0690
    2ee2:	70 91 91 06 	lds	r23, 0x0691
    2ee6:	8d e0       	ldi	r24, 0x0D	; 13
    2ee8:	90 e0       	ldi	r25, 0x00	; 0
    2eea:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
        putchar ('\n');
    2eee:	60 91 90 06 	lds	r22, 0x0690
    2ef2:	70 91 91 06 	lds	r23, 0x0691
    2ef6:	8a e0       	ldi	r24, 0x0A	; 10
    2ef8:	90 e0       	ldi	r25, 0x00	; 0
    2efa:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    2efe:	10 e0       	ldi	r17, 0x00	; 0
    2f00:	1f c0       	rjmp	.+62     	; 0x2f40 <nrk_error_print+0x174>
        {
            nrk_led_set (2);
    2f02:	82 e0       	ldi	r24, 0x02	; 2
    2f04:	90 e0       	ldi	r25, 0x00	; 0
    2f06:	0e 94 d8 12 	call	0x25b0	; 0x25b0 <nrk_led_set>
            nrk_led_clr (3);
    2f0a:	83 e0       	ldi	r24, 0x03	; 3
    2f0c:	90 e0       	ldi	r25, 0x00	; 0
    2f0e:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
    2f12:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2f14:	88 ee       	ldi	r24, 0xE8	; 232
    2f16:	93 e0       	ldi	r25, 0x03	; 3
    2f18:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>
    2f1c:	01 50       	subi	r16, 0x01	; 1
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2f1e:	d1 f7       	brne	.-12     	; 0x2f14 <nrk_error_print+0x148>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2f20:	83 e0       	ldi	r24, 0x03	; 3
    2f22:	90 e0       	ldi	r25, 0x00	; 0
    2f24:	0e 94 d8 12 	call	0x25b0	; 0x25b0 <nrk_led_set>
            nrk_led_clr (2);
    2f28:	82 e0       	ldi	r24, 0x02	; 2
    2f2a:	90 e0       	ldi	r25, 0x00	; 0
    2f2c:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
    2f30:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2f32:	88 ee       	ldi	r24, 0xE8	; 232
    2f34:	93 e0       	ldi	r25, 0x03	; 3
    2f36:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>
    2f3a:	01 50       	subi	r16, 0x01	; 1
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2f3c:	d1 f7       	brne	.-12     	; 0x2f32 <nrk_error_print+0x166>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    2f3e:	1f 5f       	subi	r17, 0xFF	; 255
    2f40:	14 31       	cpi	r17, 0x14	; 20
    2f42:	fc f2       	brlt	.-66     	; 0x2f02 <nrk_error_print+0x136>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    2f44:	83 e0       	ldi	r24, 0x03	; 3
    2f46:	90 e0       	ldi	r25, 0x00	; 0
    2f48:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
        nrk_led_clr (2);
    2f4c:	82 e0       	ldi	r24, 0x02	; 2
    2f4e:	90 e0       	ldi	r25, 0x00	; 0
    2f50:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
        blink_morse_code_error( error_task );
    2f54:	80 91 85 03 	lds	r24, 0x0385
    2f58:	0e 94 34 16 	call	0x2c68	; 0x2c68 <blink_morse_code_error>
        pause();
    2f5c:	0e 94 01 16 	call	0x2c02	; 0x2c02 <pause>
        nrk_led_set(2);
    2f60:	82 e0       	ldi	r24, 0x02	; 2
    2f62:	90 e0       	ldi	r25, 0x00	; 0
    2f64:	0e 94 d8 12 	call	0x25b0	; 0x25b0 <nrk_led_set>
        pause();
    2f68:	0e 94 01 16 	call	0x2c02	; 0x2c02 <pause>
        nrk_led_clr(2);
    2f6c:	82 e0       	ldi	r24, 0x02	; 2
    2f6e:	90 e0       	ldi	r25, 0x00	; 0
    2f70:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
        pause();
    2f74:	0e 94 01 16 	call	0x2c02	; 0x2c02 <pause>
        blink_morse_code_error( error_num);
    2f78:	80 91 d7 04 	lds	r24, 0x04D7
    2f7c:	0e 94 34 16 	call	0x2c68	; 0x2c68 <blink_morse_code_error>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    2f80:	10 e0       	ldi	r17, 0x00	; 0
    2f82:	bf cf       	rjmp	.-130    	; 0x2f02 <nrk_error_print+0x136>

00002f84 <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    2f84:	ef 92       	push	r14
    2f86:	ff 92       	push	r15
    2f88:	0f 93       	push	r16
    2f8a:	1f 93       	push	r17
    2f8c:	18 2f       	mov	r17, r24
    2f8e:	e6 2e       	mov	r14, r22
    error_num = n;
    2f90:	80 93 d7 04 	sts	0x04D7, r24
    error_task = task;
    2f94:	60 93 85 03 	sts	0x0385, r22
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2f98:	0e 94 e6 16 	call	0x2dcc	; 0x2dcc <nrk_error_print>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2f9c:	00 e0       	ldi	r16, 0x00	; 0
    2f9e:	21 c0       	rjmp	.+66     	; 0x2fe2 <nrk_kernel_error_add+0x5e>
        {
            nrk_led_set (2);
    2fa0:	82 e0       	ldi	r24, 0x02	; 2
    2fa2:	90 e0       	ldi	r25, 0x00	; 0
    2fa4:	0e 94 d8 12 	call	0x25b0	; 0x25b0 <nrk_led_set>
            nrk_led_clr (3);
    2fa8:	83 e0       	ldi	r24, 0x03	; 3
    2faa:	90 e0       	ldi	r25, 0x00	; 0
    2fac:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
    2fb0:	94 e6       	ldi	r25, 0x64	; 100
    2fb2:	f9 2e       	mov	r15, r25
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2fb4:	88 ee       	ldi	r24, 0xE8	; 232
    2fb6:	93 e0       	ldi	r25, 0x03	; 3
    2fb8:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>
    2fbc:	fa 94       	dec	r15
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    2fbe:	d1 f7       	brne	.-12     	; 0x2fb4 <nrk_kernel_error_add+0x30>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    2fc0:	83 e0       	ldi	r24, 0x03	; 3
    2fc2:	90 e0       	ldi	r25, 0x00	; 0
    2fc4:	0e 94 d8 12 	call	0x25b0	; 0x25b0 <nrk_led_set>
            nrk_led_clr (2);
    2fc8:	82 e0       	ldi	r24, 0x02	; 2
    2fca:	90 e0       	ldi	r25, 0x00	; 0
    2fcc:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
    2fd0:	84 e6       	ldi	r24, 0x64	; 100
    2fd2:	f8 2e       	mov	r15, r24
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    2fd4:	88 ee       	ldi	r24, 0xE8	; 232
    2fd6:	93 e0       	ldi	r25, 0x03	; 3
    2fd8:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <nrk_spin_wait_us>
    2fdc:	fa 94       	dec	r15
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    2fde:	d1 f7       	brne	.-12     	; 0x2fd4 <nrk_kernel_error_add+0x50>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    2fe0:	0f 5f       	subi	r16, 0xFF	; 255
    2fe2:	04 31       	cpi	r16, 0x14	; 20
    2fe4:	e8 f2       	brcs	.-70     	; 0x2fa0 <nrk_kernel_error_add+0x1c>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    2fe6:	83 e0       	ldi	r24, 0x03	; 3
    2fe8:	90 e0       	ldi	r25, 0x00	; 0
    2fea:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
        nrk_led_clr (2);
    2fee:	82 e0       	ldi	r24, 0x02	; 2
    2ff0:	90 e0       	ldi	r25, 0x00	; 0
    2ff2:	0e 94 a1 12 	call	0x2542	; 0x2542 <nrk_led_clr>
        blink_morse_code_error( task );
    2ff6:	8e 2d       	mov	r24, r14
    2ff8:	0e 94 34 16 	call	0x2c68	; 0x2c68 <blink_morse_code_error>
        blink_morse_code_error( n );
    2ffc:	81 2f       	mov	r24, r17
    2ffe:	0e 94 34 16 	call	0x2c68	; 0x2c68 <blink_morse_code_error>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    3002:	00 e0       	ldi	r16, 0x00	; 0
    3004:	cd cf       	rjmp	.-102    	; 0x2fa0 <nrk_kernel_error_add+0x1c>

00003006 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3006:	80 93 d7 04 	sts	0x04D7, r24
    error_task = nrk_cur_task_TCB->task_ID;
    300a:	e0 91 5f 06 	lds	r30, 0x065F
    300e:	f0 91 60 06 	lds	r31, 0x0660
    3012:	80 85       	ldd	r24, Z+8	; 0x08
    3014:	80 93 85 03 	sts	0x0385, r24
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3018:	0e 94 e6 16 	call	0x2dcc	; 0x2dcc <nrk_error_print>
#endif  /*  */
}
    301c:	08 95       	ret

0000301e <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    301e:	6f 92       	push	r6
    3020:	7f 92       	push	r7
    3022:	8f 92       	push	r8
    3024:	9f 92       	push	r9
    3026:	af 92       	push	r10
    3028:	bf 92       	push	r11
    302a:	cf 92       	push	r12
    302c:	df 92       	push	r13
    302e:	ef 92       	push	r14
    3030:	ff 92       	push	r15
    3032:	0f 93       	push	r16
    3034:	1f 93       	push	r17
    3036:	cf 93       	push	r28
    3038:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    303a:	80 ec       	ldi	r24, 0xC0	; 192
    303c:	94 e0       	ldi	r25, 0x04	; 4
    303e:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3042:	00 d0       	rcall	.+0      	; 0x3044 <dump_stack_info+0x26>
    3044:	00 d0       	rcall	.+0      	; 0x3046 <dump_stack_info+0x28>
    3046:	8c e8       	ldi	r24, 0x8C	; 140
    3048:	91 e0       	ldi	r25, 0x01	; 1
    304a:	ad b7       	in	r26, 0x3d	; 61
    304c:	be b7       	in	r27, 0x3e	; 62
    304e:	12 96       	adiw	r26, 0x02	; 2
    3050:	9c 93       	st	X, r25
    3052:	8e 93       	st	-X, r24
    3054:	11 97       	sbiw	r26, 0x01	; 1
    3056:	e0 91 5f 06 	lds	r30, 0x065F
    305a:	f0 91 60 06 	lds	r31, 0x0660
    305e:	80 85       	ldd	r24, Z+8	; 0x08
    3060:	99 27       	eor	r25, r25
    3062:	87 fd       	sbrc	r24, 7
    3064:	90 95       	com	r25
    3066:	14 96       	adiw	r26, 0x04	; 4
    3068:	9c 93       	st	X, r25
    306a:	8e 93       	st	-X, r24
    306c:	13 97       	sbiw	r26, 0x03	; 3
    306e:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    3072:	e0 91 5f 06 	lds	r30, 0x065F
    3076:	f0 91 60 06 	lds	r31, 0x0660
    307a:	c2 81       	ldd	r28, Z+2	; 0x02
    307c:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    307e:	85 e9       	ldi	r24, 0x95	; 149
    3080:	91 e0       	ldi	r25, 0x01	; 1
    3082:	ed b7       	in	r30, 0x3d	; 61
    3084:	fe b7       	in	r31, 0x3e	; 62
    3086:	92 83       	std	Z+2, r25	; 0x02
    3088:	81 83       	std	Z+1, r24	; 0x01
    308a:	d4 83       	std	Z+4, r29	; 0x04
    308c:	c3 83       	std	Z+3, r28	; 0x03
    308e:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
    printf( "canary = %x ",*stkc );
    3092:	ed b7       	in	r30, 0x3d	; 61
    3094:	fe b7       	in	r31, 0x3e	; 62
    3096:	31 96       	adiw	r30, 0x01	; 1
    3098:	62 ea       	ldi	r22, 0xA2	; 162
    309a:	e6 2e       	mov	r14, r22
    309c:	61 e0       	ldi	r22, 0x01	; 1
    309e:	f6 2e       	mov	r15, r22
    30a0:	ad b7       	in	r26, 0x3d	; 61
    30a2:	be b7       	in	r27, 0x3e	; 62
    30a4:	12 96       	adiw	r26, 0x02	; 2
    30a6:	fc 92       	st	X, r15
    30a8:	ee 92       	st	-X, r14
    30aa:	11 97       	sbiw	r26, 0x01	; 1
    30ac:	88 81       	ld	r24, Y
    30ae:	82 83       	std	Z+2, r24	; 0x02
    30b0:	13 82       	std	Z+3, r1	; 0x03
    30b2:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    30b6:	5f ea       	ldi	r21, 0xAF	; 175
    30b8:	c5 2e       	mov	r12, r21
    30ba:	51 e0       	ldi	r21, 0x01	; 1
    30bc:	d5 2e       	mov	r13, r21
    30be:	ed b7       	in	r30, 0x3d	; 61
    30c0:	fe b7       	in	r31, 0x3e	; 62
    30c2:	d2 82       	std	Z+2, r13	; 0x02
    30c4:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    30c6:	e0 91 5f 06 	lds	r30, 0x065F
    30ca:	f0 91 60 06 	lds	r31, 0x0660
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    30ce:	80 81       	ld	r24, Z
    30d0:	91 81       	ldd	r25, Z+1	; 0x01
    30d2:	ad b7       	in	r26, 0x3d	; 61
    30d4:	be b7       	in	r27, 0x3e	; 62
    30d6:	14 96       	adiw	r26, 0x04	; 4
    30d8:	9c 93       	st	X, r25
    30da:	8e 93       	st	-X, r24
    30dc:	13 97       	sbiw	r26, 0x03	; 3
    30de:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    30e2:	49 eb       	ldi	r20, 0xB9	; 185
    30e4:	a4 2e       	mov	r10, r20
    30e6:	41 e0       	ldi	r20, 0x01	; 1
    30e8:	b4 2e       	mov	r11, r20
    30ea:	ed b7       	in	r30, 0x3d	; 61
    30ec:	fe b7       	in	r31, 0x3e	; 62
    30ee:	b2 82       	std	Z+2, r11	; 0x02
    30f0:	a1 82       	std	Z+1, r10	; 0x01
    30f2:	80 91 5f 06 	lds	r24, 0x065F
    30f6:	90 91 60 06 	lds	r25, 0x0660
    30fa:	94 83       	std	Z+4, r25	; 0x04
    30fc:	83 83       	std	Z+3, r24	; 0x03
    30fe:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
    3102:	08 e9       	ldi	r16, 0x98	; 152
    3104:	15 e0       	ldi	r17, 0x05	; 5
    3106:	0f 90       	pop	r0
    3108:	0f 90       	pop	r0
    310a:	0f 90       	pop	r0
    310c:	0f 90       	pop	r0
    310e:	c0 e0       	ldi	r28, 0x00	; 0
    3110:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3112:	39 ec       	ldi	r19, 0xC9	; 201
    3114:	63 2e       	mov	r6, r19
    3116:	31 e0       	ldi	r19, 0x01	; 1
    3118:	73 2e       	mov	r7, r19
        printf( "canary = %x ",*stkc );
    311a:	47 01       	movw	r8, r14
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    311c:	c6 01       	movw	r24, r12
    311e:	dc 2c       	mov	r13, r12
    3120:	c9 2e       	mov	r12, r25
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3122:	c5 01       	movw	r24, r10
    3124:	ba 2c       	mov	r11, r10
    3126:	a9 2e       	mov	r10, r25
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    3128:	d8 01       	movw	r26, r16
    312a:	12 96       	adiw	r26, 0x02	; 2
    312c:	ed 90       	ld	r14, X+
    312e:	fc 90       	ld	r15, X
    3130:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3132:	00 d0       	rcall	.+0      	; 0x3134 <dump_stack_info+0x116>
    3134:	00 d0       	rcall	.+0      	; 0x3136 <dump_stack_info+0x118>
    3136:	00 d0       	rcall	.+0      	; 0x3138 <dump_stack_info+0x11a>
    3138:	ed b7       	in	r30, 0x3d	; 61
    313a:	fe b7       	in	r31, 0x3e	; 62
    313c:	31 96       	adiw	r30, 0x01	; 1
    313e:	ad b7       	in	r26, 0x3d	; 61
    3140:	be b7       	in	r27, 0x3e	; 62
    3142:	12 96       	adiw	r26, 0x02	; 2
    3144:	7c 92       	st	X, r7
    3146:	6e 92       	st	-X, r6
    3148:	11 97       	sbiw	r26, 0x01	; 1
    314a:	d3 83       	std	Z+3, r29	; 0x03
    314c:	c2 83       	std	Z+2, r28	; 0x02
    314e:	f5 82       	std	Z+5, r15	; 0x05
    3150:	e4 82       	std	Z+4, r14	; 0x04
    3152:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
        printf( "canary = %x ",*stkc );
    3156:	0f 90       	pop	r0
    3158:	0f 90       	pop	r0
    315a:	ed b7       	in	r30, 0x3d	; 61
    315c:	fe b7       	in	r31, 0x3e	; 62
    315e:	31 96       	adiw	r30, 0x01	; 1
    3160:	ad b7       	in	r26, 0x3d	; 61
    3162:	be b7       	in	r27, 0x3e	; 62
    3164:	11 96       	adiw	r26, 0x01	; 1
    3166:	8c 92       	st	X, r8
    3168:	11 97       	sbiw	r26, 0x01	; 1
    316a:	12 96       	adiw	r26, 0x02	; 2
    316c:	9c 92       	st	X, r9
    316e:	d7 01       	movw	r26, r14
    3170:	8c 91       	ld	r24, X
    3172:	82 83       	std	Z+2, r24	; 0x02
    3174:	13 82       	std	Z+3, r1	; 0x03
    3176:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    317a:	ed b7       	in	r30, 0x3d	; 61
    317c:	fe b7       	in	r31, 0x3e	; 62
    317e:	d1 82       	std	Z+1, r13	; 0x01
    3180:	c2 82       	std	Z+2, r12	; 0x02
    3182:	d8 01       	movw	r26, r16
    3184:	8d 91       	ld	r24, X+
    3186:	9c 91       	ld	r25, X
    3188:	94 83       	std	Z+4, r25	; 0x04
    318a:	83 83       	std	Z+3, r24	; 0x03
    318c:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3190:	ed b7       	in	r30, 0x3d	; 61
    3192:	fe b7       	in	r31, 0x3e	; 62
    3194:	b1 82       	std	Z+1, r11	; 0x01
    3196:	a2 82       	std	Z+2, r10	; 0x02
    3198:	ce 01       	movw	r24, r28
    319a:	25 e0       	ldi	r18, 0x05	; 5
    319c:	88 0f       	add	r24, r24
    319e:	99 1f       	adc	r25, r25
    31a0:	2a 95       	dec	r18
    31a2:	e1 f7       	brne	.-8      	; 0x319c <dump_stack_info+0x17e>
    31a4:	8c 0f       	add	r24, r28
    31a6:	9d 1f       	adc	r25, r29
    31a8:	88 56       	subi	r24, 0x68	; 104
    31aa:	9a 4f       	sbci	r25, 0xFA	; 250
    31ac:	94 83       	std	Z+4, r25	; 0x04
    31ae:	83 83       	std	Z+3, r24	; 0x03
    31b0:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
    31b4:	21 96       	adiw	r28, 0x01	; 1
    31b6:	0f 5d       	subi	r16, 0xDF	; 223
    31b8:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    31ba:	0f 90       	pop	r0
    31bc:	0f 90       	pop	r0
    31be:	0f 90       	pop	r0
    31c0:	0f 90       	pop	r0
    31c2:	c5 30       	cpi	r28, 0x05	; 5
    31c4:	d1 05       	cpc	r29, r1
    31c6:	09 f0       	breq	.+2      	; 0x31ca <dump_stack_info+0x1ac>
    31c8:	af cf       	rjmp	.-162    	; 0x3128 <dump_stack_info+0x10a>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    31ca:	df 91       	pop	r29
    31cc:	cf 91       	pop	r28
    31ce:	1f 91       	pop	r17
    31d0:	0f 91       	pop	r16
    31d2:	ff 90       	pop	r15
    31d4:	ef 90       	pop	r14
    31d6:	df 90       	pop	r13
    31d8:	cf 90       	pop	r12
    31da:	bf 90       	pop	r11
    31dc:	af 90       	pop	r10
    31de:	9f 90       	pop	r9
    31e0:	8f 90       	pop	r8
    31e2:	7f 90       	pop	r7
    31e4:	6f 90       	pop	r6
    31e6:	08 95       	ret

000031e8 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    31e8:	cf 93       	push	r28
    31ea:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    31ec:	e0 91 5f 06 	lds	r30, 0x065F
    31f0:	f0 91 60 06 	lds	r31, 0x0660
    31f4:	c2 81       	ldd	r28, Z+2	; 0x02
    31f6:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    31f8:	88 81       	ld	r24, Y
    31fa:	85 35       	cpi	r24, 0x55	; 85
    31fc:	39 f0       	breq	.+14     	; 0x320c <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    31fe:	0e 94 0f 18 	call	0x301e	; 0x301e <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    3202:	81 e0       	ldi	r24, 0x01	; 1
    3204:	0e 94 03 18 	call	0x3006	; 0x3006 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    3208:	85 e5       	ldi	r24, 0x55	; 85
    320a:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    320c:	e0 91 5f 06 	lds	r30, 0x065F
    3210:	f0 91 60 06 	lds	r31, 0x0660
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3214:	80 81       	ld	r24, Z
    3216:	91 81       	ldd	r25, Z+1	; 0x01
    3218:	21 e1       	ldi	r18, 0x11	; 17
    321a:	80 30       	cpi	r24, 0x00	; 0
    321c:	92 07       	cpc	r25, r18
    321e:	28 f0       	brcs	.+10     	; 0x322a <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3220:	0e 94 0f 18 	call	0x301e	; 0x301e <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3224:	82 e1       	ldi	r24, 0x12	; 18
    3226:	0e 94 03 18 	call	0x3006	; 0x3006 <nrk_error_add>




#endif
}
    322a:	df 91       	pop	r29
    322c:	cf 91       	pop	r28
    322e:	08 95       	ret

00003230 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3230:	99 27       	eor	r25, r25
    3232:	87 fd       	sbrc	r24, 7
    3234:	90 95       	com	r25
    3236:	fc 01       	movw	r30, r24
    3238:	75 e0       	ldi	r23, 0x05	; 5
    323a:	ee 0f       	add	r30, r30
    323c:	ff 1f       	adc	r31, r31
    323e:	7a 95       	dec	r23
    3240:	e1 f7       	brne	.-8      	; 0x323a <nrk_stack_check_pid+0xa>
    3242:	e8 0f       	add	r30, r24
    3244:	f9 1f       	adc	r31, r25
    3246:	e8 56       	subi	r30, 0x68	; 104
    3248:	fa 4f       	sbci	r31, 0xFA	; 250
    324a:	a2 81       	ldd	r26, Z+2	; 0x02
    324c:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    324e:	8c 91       	ld	r24, X
    3250:	85 35       	cpi	r24, 0x55	; 85
    3252:	19 f0       	breq	.+6      	; 0x325a <nrk_stack_check_pid+0x2a>
    {
        *stkc=STK_CANARY_VAL;
    3254:	85 e5       	ldi	r24, 0x55	; 85
    3256:	8c 93       	st	X, r24
    3258:	09 c0       	rjmp	.+18     	; 0x326c <nrk_stack_check_pid+0x3c>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    325a:	80 81       	ld	r24, Z
    325c:	91 81       	ldd	r25, Z+1	; 0x01
    325e:	21 e1       	ldi	r18, 0x11	; 17
    3260:	80 30       	cpi	r24, 0x00	; 0
    3262:	92 07       	cpc	r25, r18
    3264:	28 f0       	brcs	.+10     	; 0x3270 <nrk_stack_check_pid+0x40>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3266:	82 e1       	ldi	r24, 0x12	; 18
    3268:	0e 94 03 18 	call	0x3006	; 0x3006 <nrk_error_add>
        return NRK_ERROR;
    326c:	8f ef       	ldi	r24, 0xFF	; 255
    326e:	08 95       	ret
    }
#endif
    return NRK_OK;
    3270:	81 e0       	ldi	r24, 0x01	; 1
}
    3272:	08 95       	ret

00003274 <nrk_signal_create>:
int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    3274:	60 91 2c 04 	lds	r22, 0x042C
    3278:	70 91 2d 04 	lds	r23, 0x042D
    327c:	80 91 2e 04 	lds	r24, 0x042E
    3280:	90 91 2f 04 	lds	r25, 0x042F
    3284:	e0 e0       	ldi	r30, 0x00	; 0
    3286:	f0 e0       	ldi	r31, 0x00	; 0
    3288:	9b 01       	movw	r18, r22
    328a:	ac 01       	movw	r20, r24
    328c:	0e 2e       	mov	r0, r30
    328e:	04 c0       	rjmp	.+8      	; 0x3298 <nrk_signal_create+0x24>
    3290:	56 95       	lsr	r21
    3292:	47 95       	ror	r20
    3294:	37 95       	ror	r19
    3296:	27 95       	ror	r18
    3298:	0a 94       	dec	r0
    329a:	d2 f7       	brpl	.-12     	; 0x3290 <nrk_signal_create+0x1c>
    329c:	20 fd       	sbrc	r18, 0
    329e:	1a c0       	rjmp	.+52     	; 0x32d4 <nrk_signal_create+0x60>
		{    
			_nrk_signal_list|=SIG(i);
    32a0:	21 e0       	ldi	r18, 0x01	; 1
    32a2:	30 e0       	ldi	r19, 0x00	; 0
    32a4:	40 e0       	ldi	r20, 0x00	; 0
    32a6:	50 e0       	ldi	r21, 0x00	; 0
    32a8:	0e 2e       	mov	r0, r30
    32aa:	04 c0       	rjmp	.+8      	; 0x32b4 <nrk_signal_create+0x40>
    32ac:	22 0f       	add	r18, r18
    32ae:	33 1f       	adc	r19, r19
    32b0:	44 1f       	adc	r20, r20
    32b2:	55 1f       	adc	r21, r21
    32b4:	0a 94       	dec	r0
    32b6:	d2 f7       	brpl	.-12     	; 0x32ac <nrk_signal_create+0x38>
    32b8:	26 2b       	or	r18, r22
    32ba:	37 2b       	or	r19, r23
    32bc:	48 2b       	or	r20, r24
    32be:	59 2b       	or	r21, r25
    32c0:	20 93 2c 04 	sts	0x042C, r18
    32c4:	30 93 2d 04 	sts	0x042D, r19
    32c8:	40 93 2e 04 	sts	0x042E, r20
    32cc:	50 93 2f 04 	sts	0x042F, r21
			return i;
    32d0:	8e 2f       	mov	r24, r30
    32d2:	08 95       	ret
    32d4:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    32d6:	e0 32       	cpi	r30, 0x20	; 32
    32d8:	f1 05       	cpc	r31, r1
    32da:	b1 f6       	brne	.-84     	; 0x3288 <nrk_signal_create+0x14>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    32dc:	8f ef       	ldi	r24, 0xFF	; 255


}
    32de:	08 95       	ret

000032e0 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    32e0:	e0 91 5f 06 	lds	r30, 0x065F
    32e4:	f0 91 60 06 	lds	r31, 0x0660


}

uint32_t nrk_signal_get_registered_mask()
{
    32e8:	65 85       	ldd	r22, Z+13	; 0x0d
    32ea:	76 85       	ldd	r23, Z+14	; 0x0e
        return nrk_cur_task_TCB->registered_signal_mask;
}
    32ec:	87 85       	ldd	r24, Z+15	; 0x0f
    32ee:	90 89       	ldd	r25, Z+16	; 0x10
    32f0:	08 95       	ret

000032f2 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    32f2:	df 92       	push	r13
    32f4:	ef 92       	push	r14
    32f6:	ff 92       	push	r15
    32f8:	0f 93       	push	r16
    32fa:	1f 93       	push	r17
    32fc:	d8 2e       	mov	r13, r24
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    32fe:	81 e0       	ldi	r24, 0x01	; 1
    3300:	e8 2e       	mov	r14, r24
    3302:	f1 2c       	mov	r15, r1
    3304:	01 2d       	mov	r16, r1
    3306:	11 2d       	mov	r17, r1
    3308:	0d 2c       	mov	r0, r13
    330a:	04 c0       	rjmp	.+8      	; 0x3314 <nrk_signal_delete+0x22>
    330c:	ee 0c       	add	r14, r14
    330e:	ff 1c       	adc	r15, r15
    3310:	00 1f       	adc	r16, r16
    3312:	11 1f       	adc	r17, r17
    3314:	0a 94       	dec	r0
    3316:	d2 f7       	brpl	.-12     	; 0x330c <nrk_signal_delete+0x1a>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3318:	80 91 2c 04 	lds	r24, 0x042C
    331c:	90 91 2d 04 	lds	r25, 0x042D
    3320:	a0 91 2e 04 	lds	r26, 0x042E
    3324:	b0 91 2f 04 	lds	r27, 0x042F
    3328:	8e 21       	and	r24, r14
    332a:	9f 21       	and	r25, r15
    332c:	a0 23       	and	r26, r16
    332e:	b1 23       	and	r27, r17
    3330:	00 97       	sbiw	r24, 0x00	; 0
    3332:	a1 05       	cpc	r26, r1
    3334:	b1 05       	cpc	r27, r1
    3336:	09 f4       	brne	.+2      	; 0x333a <nrk_signal_delete+0x48>
    3338:	5d c0       	rjmp	.+186    	; 0x33f4 <nrk_signal_delete+0x102>

	nrk_int_disable();
    333a:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    333e:	ef e9       	ldi	r30, 0x9F	; 159
    3340:	f5 e0       	ldi	r31, 0x05	; 5
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3342:	a8 01       	movw	r20, r16
    3344:	97 01       	movw	r18, r14
    3346:	20 95       	com	r18
    3348:	30 95       	com	r19
    334a:	40 95       	com	r20
    334c:	50 95       	com	r21
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    334e:	63 e0       	ldi	r22, 0x03	; 3

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3350:	81 81       	ldd	r24, Z+1	; 0x01
    3352:	8f 3f       	cpi	r24, 0xFF	; 255
    3354:	39 f1       	breq	.+78     	; 0x33a4 <nrk_signal_delete+0xb2>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    3356:	86 81       	ldd	r24, Z+6	; 0x06
    3358:	97 81       	ldd	r25, Z+7	; 0x07
    335a:	a0 85       	ldd	r26, Z+8	; 0x08
    335c:	b1 85       	ldd	r27, Z+9	; 0x09
    335e:	8e 15       	cp	r24, r14
    3360:	9f 05       	cpc	r25, r15
    3362:	a0 07       	cpc	r26, r16
    3364:	b1 07       	cpc	r27, r17
    3366:	31 f4       	brne	.+12     	; 0x3374 <nrk_signal_delete+0x82>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    3368:	12 86       	std	Z+10, r1	; 0x0a
    336a:	13 86       	std	Z+11, r1	; 0x0b
    336c:	14 86       	std	Z+12, r1	; 0x0c
    336e:	15 86       	std	Z+13, r1	; 0x0d
			nrk_task_TCB[task_ID].event_suspend=0;
    3370:	10 82       	st	Z, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3372:	62 83       	std	Z+2, r22	; 0x02
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3374:	86 81       	ldd	r24, Z+6	; 0x06
    3376:	97 81       	ldd	r25, Z+7	; 0x07
    3378:	a0 85       	ldd	r26, Z+8	; 0x08
    337a:	b1 85       	ldd	r27, Z+9	; 0x09
    337c:	82 23       	and	r24, r18
    337e:	93 23       	and	r25, r19
    3380:	a4 23       	and	r26, r20
    3382:	b5 23       	and	r27, r21
    3384:	86 83       	std	Z+6, r24	; 0x06
    3386:	97 83       	std	Z+7, r25	; 0x07
    3388:	a0 87       	std	Z+8, r26	; 0x08
    338a:	b1 87       	std	Z+9, r27	; 0x09
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    338c:	82 85       	ldd	r24, Z+10	; 0x0a
    338e:	93 85       	ldd	r25, Z+11	; 0x0b
    3390:	a4 85       	ldd	r26, Z+12	; 0x0c
    3392:	b5 85       	ldd	r27, Z+13	; 0x0d
    3394:	82 23       	and	r24, r18
    3396:	93 23       	and	r25, r19
    3398:	a4 23       	and	r26, r20
    339a:	b5 23       	and	r27, r21
    339c:	82 87       	std	Z+10, r24	; 0x0a
    339e:	93 87       	std	Z+11, r25	; 0x0b
    33a0:	a4 87       	std	Z+12, r26	; 0x0c
    33a2:	b5 87       	std	Z+13, r27	; 0x0d
    33a4:	b1 96       	adiw	r30, 0x21	; 33
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    33a6:	86 e0       	ldi	r24, 0x06	; 6
    33a8:	e4 34       	cpi	r30, 0x44	; 68
    33aa:	f8 07       	cpc	r31, r24
    33ac:	89 f6       	brne	.-94     	; 0x3350 <nrk_signal_delete+0x5e>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    33ae:	2e ef       	ldi	r18, 0xFE	; 254
    33b0:	3f ef       	ldi	r19, 0xFF	; 255
    33b2:	4f ef       	ldi	r20, 0xFF	; 255
    33b4:	5f ef       	ldi	r21, 0xFF	; 255
    33b6:	04 c0       	rjmp	.+8      	; 0x33c0 <nrk_signal_delete+0xce>
    33b8:	22 0f       	add	r18, r18
    33ba:	33 1f       	adc	r19, r19
    33bc:	44 1f       	adc	r20, r20
    33be:	55 1f       	adc	r21, r21
    33c0:	da 94       	dec	r13
    33c2:	d2 f7       	brpl	.-12     	; 0x33b8 <nrk_signal_delete+0xc6>
    33c4:	80 91 2c 04 	lds	r24, 0x042C
    33c8:	90 91 2d 04 	lds	r25, 0x042D
    33cc:	a0 91 2e 04 	lds	r26, 0x042E
    33d0:	b0 91 2f 04 	lds	r27, 0x042F
    33d4:	82 23       	and	r24, r18
    33d6:	93 23       	and	r25, r19
    33d8:	a4 23       	and	r26, r20
    33da:	b5 23       	and	r27, r21
    33dc:	80 93 2c 04 	sts	0x042C, r24
    33e0:	90 93 2d 04 	sts	0x042D, r25
    33e4:	a0 93 2e 04 	sts	0x042E, r26
    33e8:	b0 93 2f 04 	sts	0x042F, r27
	nrk_int_enable();
    33ec:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>

	return NRK_OK;
    33f0:	81 e0       	ldi	r24, 0x01	; 1
    33f2:	01 c0       	rjmp	.+2      	; 0x33f6 <nrk_signal_delete+0x104>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    33f4:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    33f6:	1f 91       	pop	r17
    33f8:	0f 91       	pop	r16
    33fa:	ff 90       	pop	r15
    33fc:	ef 90       	pop	r14
    33fe:	df 90       	pop	r13
    3400:	08 95       	ret

00003402 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    3402:	ef 92       	push	r14
    3404:	ff 92       	push	r15
    3406:	0f 93       	push	r16
    3408:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    340a:	21 e0       	ldi	r18, 0x01	; 1
    340c:	30 e0       	ldi	r19, 0x00	; 0
    340e:	40 e0       	ldi	r20, 0x00	; 0
    3410:	50 e0       	ldi	r21, 0x00	; 0
    3412:	04 c0       	rjmp	.+8      	; 0x341c <nrk_signal_unregister+0x1a>
    3414:	22 0f       	add	r18, r18
    3416:	33 1f       	adc	r19, r19
    3418:	44 1f       	adc	r20, r20
    341a:	55 1f       	adc	r21, r21
    341c:	8a 95       	dec	r24
    341e:	d2 f7       	brpl	.-12     	; 0x3414 <nrk_signal_unregister+0x12>

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    3420:	e0 91 5f 06 	lds	r30, 0x065F
    3424:	f0 91 60 06 	lds	r31, 0x0660
    3428:	85 85       	ldd	r24, Z+13	; 0x0d
    342a:	96 85       	ldd	r25, Z+14	; 0x0e
    342c:	a7 85       	ldd	r26, Z+15	; 0x0f
    342e:	b0 89       	ldd	r27, Z+16	; 0x10
    3430:	79 01       	movw	r14, r18
    3432:	8a 01       	movw	r16, r20
    3434:	e8 22       	and	r14, r24
    3436:	f9 22       	and	r15, r25
    3438:	0a 23       	and	r16, r26
    343a:	1b 23       	and	r17, r27
    343c:	e1 14       	cp	r14, r1
    343e:	f1 04       	cpc	r15, r1
    3440:	01 05       	cpc	r16, r1
    3442:	11 05       	cpc	r17, r1
    3444:	d1 f0       	breq	.+52     	; 0x347a <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    3446:	20 95       	com	r18
    3448:	30 95       	com	r19
    344a:	40 95       	com	r20
    344c:	50 95       	com	r21
    344e:	82 23       	and	r24, r18
    3450:	93 23       	and	r25, r19
    3452:	a4 23       	and	r26, r20
    3454:	b5 23       	and	r27, r21
    3456:	85 87       	std	Z+13, r24	; 0x0d
    3458:	96 87       	std	Z+14, r25	; 0x0e
    345a:	a7 87       	std	Z+15, r26	; 0x0f
    345c:	b0 8b       	std	Z+16, r27	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    345e:	81 89       	ldd	r24, Z+17	; 0x11
    3460:	92 89       	ldd	r25, Z+18	; 0x12
    3462:	a3 89       	ldd	r26, Z+19	; 0x13
    3464:	b4 89       	ldd	r27, Z+20	; 0x14
    3466:	82 23       	and	r24, r18
    3468:	93 23       	and	r25, r19
    346a:	a4 23       	and	r26, r20
    346c:	b5 23       	and	r27, r21
    346e:	81 8b       	std	Z+17, r24	; 0x11
    3470:	92 8b       	std	Z+18, r25	; 0x12
    3472:	a3 8b       	std	Z+19, r26	; 0x13
    3474:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    3476:	81 e0       	ldi	r24, 0x01	; 1
    3478:	01 c0       	rjmp	.+2      	; 0x347c <nrk_signal_unregister+0x7a>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    347a:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    347c:	1f 91       	pop	r17
    347e:	0f 91       	pop	r16
    3480:	ff 90       	pop	r15
    3482:	ef 90       	pop	r14
    3484:	08 95       	ret

00003486 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    3486:	20 91 2c 04 	lds	r18, 0x042C
    348a:	30 91 2d 04 	lds	r19, 0x042D
    348e:	40 91 2e 04 	lds	r20, 0x042E
    3492:	50 91 2f 04 	lds	r21, 0x042F
    3496:	08 2e       	mov	r0, r24
    3498:	04 c0       	rjmp	.+8      	; 0x34a2 <nrk_signal_register+0x1c>
    349a:	56 95       	lsr	r21
    349c:	47 95       	ror	r20
    349e:	37 95       	ror	r19
    34a0:	27 95       	ror	r18
    34a2:	0a 94       	dec	r0
    34a4:	d2 f7       	brpl	.-12     	; 0x349a <nrk_signal_register+0x14>
    34a6:	21 70       	andi	r18, 0x01	; 1
    34a8:	30 70       	andi	r19, 0x00	; 0
    34aa:	21 15       	cp	r18, r1
    34ac:	31 05       	cpc	r19, r1
    34ae:	e9 f0       	breq	.+58     	; 0x34ea <nrk_signal_register+0x64>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    34b0:	e0 91 5f 06 	lds	r30, 0x065F
    34b4:	f0 91 60 06 	lds	r31, 0x0660
    34b8:	21 e0       	ldi	r18, 0x01	; 1
    34ba:	30 e0       	ldi	r19, 0x00	; 0
    34bc:	40 e0       	ldi	r20, 0x00	; 0
    34be:	50 e0       	ldi	r21, 0x00	; 0
    34c0:	04 c0       	rjmp	.+8      	; 0x34ca <nrk_signal_register+0x44>
    34c2:	22 0f       	add	r18, r18
    34c4:	33 1f       	adc	r19, r19
    34c6:	44 1f       	adc	r20, r20
    34c8:	55 1f       	adc	r21, r21
    34ca:	8a 95       	dec	r24
    34cc:	d2 f7       	brpl	.-12     	; 0x34c2 <nrk_signal_register+0x3c>
    34ce:	85 85       	ldd	r24, Z+13	; 0x0d
    34d0:	96 85       	ldd	r25, Z+14	; 0x0e
    34d2:	a7 85       	ldd	r26, Z+15	; 0x0f
    34d4:	b0 89       	ldd	r27, Z+16	; 0x10
    34d6:	82 2b       	or	r24, r18
    34d8:	93 2b       	or	r25, r19
    34da:	a4 2b       	or	r26, r20
    34dc:	b5 2b       	or	r27, r21
    34de:	85 87       	std	Z+13, r24	; 0x0d
    34e0:	96 87       	std	Z+14, r25	; 0x0e
    34e2:	a7 87       	std	Z+15, r26	; 0x0f
    34e4:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    34e6:	81 e0       	ldi	r24, 0x01	; 1
    34e8:	08 95       	ret
	}
            
	return NRK_ERROR;
    34ea:	8f ef       	ldi	r24, 0xFF	; 255
}
    34ec:	08 95       	ret

000034ee <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    34ee:	ef 92       	push	r14
    34f0:	ff 92       	push	r15
    34f2:	0f 93       	push	r16
    34f4:	1f 93       	push	r17
    34f6:	df 93       	push	r29
    34f8:	cf 93       	push	r28
    34fa:	0f 92       	push	r0
    34fc:	cd b7       	in	r28, 0x3d	; 61
    34fe:	de b7       	in	r29, 0x3e	; 62

	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    3500:	91 e0       	ldi	r25, 0x01	; 1
    3502:	e9 2e       	mov	r14, r25
    3504:	f1 2c       	mov	r15, r1
    3506:	01 2d       	mov	r16, r1
    3508:	11 2d       	mov	r17, r1
    350a:	04 c0       	rjmp	.+8      	; 0x3514 <nrk_event_signal+0x26>
    350c:	ee 0c       	add	r14, r14
    350e:	ff 1c       	adc	r15, r15
    3510:	00 1f       	adc	r16, r16
    3512:	11 1f       	adc	r17, r17
    3514:	8a 95       	dec	r24
    3516:	d2 f7       	brpl	.-12     	; 0x350c <nrk_event_signal+0x1e>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    3518:	80 91 2c 04 	lds	r24, 0x042C
    351c:	90 91 2d 04 	lds	r25, 0x042D
    3520:	a0 91 2e 04 	lds	r26, 0x042E
    3524:	b0 91 2f 04 	lds	r27, 0x042F
    3528:	8e 21       	and	r24, r14
    352a:	9f 21       	and	r25, r15
    352c:	a0 23       	and	r26, r16
    352e:	b1 23       	and	r27, r17
    3530:	00 97       	sbiw	r24, 0x00	; 0
    3532:	a1 05       	cpc	r26, r1
    3534:	b1 05       	cpc	r27, r1
    3536:	11 f4       	brne	.+4      	; 0x353c <nrk_event_signal+0x4e>
    3538:	81 e0       	ldi	r24, 0x01	; 1
    353a:	3f c0       	rjmp	.+126    	; 0x35ba <nrk_event_signal+0xcc>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    353c:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    3540:	ef e9       	ldi	r30, 0x9F	; 159
    3542:	f5 e0       	ldi	r31, 0x05	; 5

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    3544:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3546:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    3548:	80 81       	ld	r24, Z
    354a:	81 30       	cpi	r24, 0x01	; 1
    354c:	a9 f4       	brne	.+42     	; 0x3578 <nrk_event_signal+0x8a>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    354e:	82 85       	ldd	r24, Z+10	; 0x0a
    3550:	93 85       	ldd	r25, Z+11	; 0x0b
    3552:	a4 85       	ldd	r26, Z+12	; 0x0c
    3554:	b5 85       	ldd	r27, Z+13	; 0x0d
    3556:	8e 21       	and	r24, r14
    3558:	9f 21       	and	r25, r15
    355a:	a0 23       	and	r26, r16
    355c:	b1 23       	and	r27, r17
    355e:	00 97       	sbiw	r24, 0x00	; 0
    3560:	a1 05       	cpc	r26, r1
    3562:	b1 05       	cpc	r27, r1
    3564:	49 f0       	breq	.+18     	; 0x3578 <nrk_event_signal+0x8a>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3566:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    3568:	17 86       	std	Z+15, r1	; 0x0f
    356a:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    356c:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    356e:	e2 86       	std	Z+10, r14	; 0x0a
    3570:	f3 86       	std	Z+11, r15	; 0x0b
    3572:	04 87       	std	Z+12, r16	; 0x0c
    3574:	15 87       	std	Z+13, r17	; 0x0d
					event_occured=1;
    3576:	21 e0       	ldi	r18, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    3578:	80 81       	ld	r24, Z
    357a:	82 30       	cpi	r24, 0x02	; 2
    357c:	91 f4       	brne	.+36     	; 0x35a2 <nrk_event_signal+0xb4>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    357e:	82 85       	ldd	r24, Z+10	; 0x0a
    3580:	93 85       	ldd	r25, Z+11	; 0x0b
    3582:	a4 85       	ldd	r26, Z+12	; 0x0c
    3584:	b5 85       	ldd	r27, Z+13	; 0x0d
    3586:	8e 15       	cp	r24, r14
    3588:	9f 05       	cpc	r25, r15
    358a:	a0 07       	cpc	r26, r16
    358c:	b1 07       	cpc	r27, r17
    358e:	49 f4       	brne	.+18     	; 0x35a2 <nrk_event_signal+0xb4>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3590:	32 83       	std	Z+2, r19	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    3592:	17 86       	std	Z+15, r1	; 0x0f
    3594:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    3596:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    3598:	12 86       	std	Z+10, r1	; 0x0a
    359a:	13 86       	std	Z+11, r1	; 0x0b
    359c:	14 86       	std	Z+12, r1	; 0x0c
    359e:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    35a0:	21 e0       	ldi	r18, 0x01	; 1
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
					nrk_task_TCB[task_ID].next_wakeup=0;
					nrk_task_TCB[task_ID].event_suspend=0;
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    35a2:	b1 96       	adiw	r30, 0x21	; 33
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    35a4:	86 e0       	ldi	r24, 0x06	; 6
    35a6:	e4 34       	cpi	r30, 0x44	; 68
    35a8:	f8 07       	cpc	r31, r24
    35aa:	71 f6       	brne	.-100    	; 0x3548 <nrk_event_signal+0x5a>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    35ac:	29 83       	std	Y+1, r18	; 0x01
    35ae:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>
	if(event_occured)
    35b2:	29 81       	ldd	r18, Y+1	; 0x01
    35b4:	22 23       	and	r18, r18
    35b6:	29 f4       	brne	.+10     	; 0x35c2 <nrk_event_signal+0xd4>
	{
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    35b8:	82 e0       	ldi	r24, 0x02	; 2
    35ba:	0e 94 e7 15 	call	0x2bce	; 0x2bce <_nrk_errno_set>
	return NRK_ERROR;
    35be:	8f ef       	ldi	r24, 0xFF	; 255
    35c0:	01 c0       	rjmp	.+2      	; 0x35c4 <nrk_event_signal+0xd6>
	//	}
	}
	nrk_int_enable();
	if(event_occured)
	{
		return NRK_OK;
    35c2:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    35c4:	0f 90       	pop	r0
    35c6:	cf 91       	pop	r28
    35c8:	df 91       	pop	r29
    35ca:	1f 91       	pop	r17
    35cc:	0f 91       	pop	r16
    35ce:	ff 90       	pop	r15
    35d0:	ef 90       	pop	r14
    35d2:	08 95       	ret

000035d4 <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    35d4:	e0 91 5f 06 	lds	r30, 0x065F
    35d8:	f0 91 60 06 	lds	r31, 0x0660
    35dc:	25 85       	ldd	r18, Z+13	; 0x0d
    35de:	36 85       	ldd	r19, Z+14	; 0x0e
    35e0:	47 85       	ldd	r20, Z+15	; 0x0f
    35e2:	50 89       	ldd	r21, Z+16	; 0x10
    35e4:	26 23       	and	r18, r22
    35e6:	37 23       	and	r19, r23
    35e8:	48 23       	and	r20, r24
    35ea:	59 23       	and	r21, r25
    35ec:	21 15       	cp	r18, r1
    35ee:	31 05       	cpc	r19, r1
    35f0:	41 05       	cpc	r20, r1
    35f2:	51 05       	cpc	r21, r1
    35f4:	21 f1       	breq	.+72     	; 0x363e <nrk_event_wait+0x6a>
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    35f6:	61 8b       	std	Z+17, r22	; 0x11
    35f8:	72 8b       	std	Z+18, r23	; 0x12
    35fa:	83 8b       	std	Z+19, r24	; 0x13
    35fc:	94 8b       	std	Z+20, r25	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    35fe:	21 e0       	ldi	r18, 0x01	; 1
    3600:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    3602:	00 90 4f 06 	lds	r0, 0x064F
    3606:	04 c0       	rjmp	.+8      	; 0x3610 <nrk_event_wait+0x3c>
    3608:	96 95       	lsr	r25
    360a:	87 95       	ror	r24
    360c:	77 95       	ror	r23
    360e:	67 95       	ror	r22
    3610:	0a 94       	dec	r0
    3612:	d2 f7       	brpl	.-12     	; 0x3608 <nrk_event_wait+0x34>
    3614:	61 70       	andi	r22, 0x01	; 1
    3616:	70 70       	andi	r23, 0x00	; 0
    3618:	61 15       	cp	r22, r1
    361a:	71 05       	cpc	r23, r1
    361c:	19 f0       	breq	.+6      	; 0x3624 <nrk_event_wait+0x50>
		nrk_wait_until_nw();
    361e:	0e 94 7a 1e 	call	0x3cf4	; 0x3cf4 <nrk_wait_until_nw>
    3622:	04 c0       	rjmp	.+8      	; 0x362c <nrk_event_wait+0x58>
	else
		nrk_wait_until_ticks(0);
    3624:	80 e0       	ldi	r24, 0x00	; 0
    3626:	90 e0       	ldi	r25, 0x00	; 0
    3628:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    362c:	e0 91 5f 06 	lds	r30, 0x065F
    3630:	f0 91 60 06 	lds	r31, 0x0660
    3634:	21 89       	ldd	r18, Z+17	; 0x11
    3636:	32 89       	ldd	r19, Z+18	; 0x12
    3638:	43 89       	ldd	r20, Z+19	; 0x13
    363a:	54 89       	ldd	r21, Z+20	; 0x14
    363c:	03 c0       	rjmp	.+6      	; 0x3644 <nrk_event_wait+0x70>
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
	  }
	else
	  {
	   return 0;
    363e:	20 e0       	ldi	r18, 0x00	; 0
    3640:	30 e0       	ldi	r19, 0x00	; 0
    3642:	a9 01       	movw	r20, r18
		nrk_wait_until_nw();
	else
		nrk_wait_until_ticks(0);
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
}
    3644:	b9 01       	movw	r22, r18
    3646:	ca 01       	movw	r24, r20
    3648:	08 95       	ret

0000364a <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
    364a:	90 91 5e 06 	lds	r25, 0x065E
    364e:	94 30       	cpi	r25, 0x04	; 4
    3650:	d0 f4       	brcc	.+52     	; 0x3686 <nrk_sem_create+0x3c>
    3652:	ef e3       	ldi	r30, 0x3F	; 63
    3654:	f6 e0       	ldi	r31, 0x06	; 6
    3656:	20 e0       	ldi	r18, 0x00	; 0
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
		{
		   if(nrk_sem_list[i].count==-1) break;
    3658:	30 81       	ld	r19, Z
    365a:	3f 3f       	cpi	r19, 0xFF	; 255
    365c:	21 f0       	breq	.+8      	; 0x3666 <nrk_sem_create+0x1c>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    365e:	2f 5f       	subi	r18, 0xFF	; 255
    3660:	33 96       	adiw	r30, 0x03	; 3
    3662:	25 30       	cpi	r18, 0x05	; 5
    3664:	c9 f7       	brne	.-14     	; 0x3658 <nrk_sem_create+0xe>
		{
		   if(nrk_sem_list[i].count==-1) break;
		}
	                                              
	nrk_sem_list[i].value=count;
    3666:	30 e0       	ldi	r19, 0x00	; 0
    3668:	f9 01       	movw	r30, r18
    366a:	ee 0f       	add	r30, r30
    366c:	ff 1f       	adc	r31, r31
    366e:	e2 0f       	add	r30, r18
    3670:	f3 1f       	adc	r31, r19
    3672:	e1 5c       	subi	r30, 0xC1	; 193
    3674:	f9 4f       	sbci	r31, 0xF9	; 249
    3676:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[i].count=count;
    3678:	80 83       	st	Z, r24
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
    367a:	61 83       	std	Z+1, r22	; 0x01
	_nrk_resource_cnt++;
    367c:	9f 5f       	subi	r25, 0xFF	; 255
    367e:	90 93 5e 06 	sts	0x065E, r25
	return	&nrk_sem_list[i];
    3682:	9f 01       	movw	r18, r30
    3684:	02 c0       	rjmp	.+4      	; 0x368a <nrk_sem_create+0x40>

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
    3686:	20 e0       	ldi	r18, 0x00	; 0
    3688:	30 e0       	ldi	r19, 0x00	; 0
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    368a:	c9 01       	movw	r24, r18
    368c:	08 95       	ret

0000368e <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    368e:	bc 01       	movw	r22, r24
    3690:	20 e0       	ldi	r18, 0x00	; 0
    3692:	30 e0       	ldi	r19, 0x00	; 0
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
	return NRK_ERROR;
    3694:	82 2f       	mov	r24, r18

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    3696:	a9 01       	movw	r20, r18
    3698:	44 0f       	add	r20, r20
    369a:	55 1f       	adc	r21, r21
    369c:	42 0f       	add	r20, r18
    369e:	53 1f       	adc	r21, r19
    36a0:	41 5c       	subi	r20, 0xC1	; 193
    36a2:	59 4f       	sbci	r21, 0xF9	; 249
    36a4:	64 17       	cp	r22, r20
    36a6:	75 07       	cpc	r23, r21
    36a8:	31 f0       	breq	.+12     	; 0x36b6 <nrk_get_resource_index+0x28>
    36aa:	2f 5f       	subi	r18, 0xFF	; 255
    36ac:	3f 4f       	sbci	r19, 0xFF	; 255
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    36ae:	25 30       	cpi	r18, 0x05	; 5
    36b0:	31 05       	cpc	r19, r1
    36b2:	81 f7       	brne	.-32     	; 0x3694 <nrk_get_resource_index+0x6>
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
	return NRK_ERROR;
    36b4:	8f ef       	ldi	r24, 0xFF	; 255
}
    36b6:	08 95       	ret

000036b8 <nrk_sem_delete>:
return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    36b8:	0e 94 47 1b 	call	0x368e	; 0x368e <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    36bc:	8f 3f       	cpi	r24, 0xFF	; 255
    36be:	11 f4       	brne	.+4      	; 0x36c4 <nrk_sem_delete+0xc>
    36c0:	81 e0       	ldi	r24, 0x01	; 1
    36c2:	03 c0       	rjmp	.+6      	; 0x36ca <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    36c4:	85 30       	cpi	r24, 0x05	; 5
    36c6:	29 f4       	brne	.+10     	; 0x36d2 <nrk_sem_delete+0x1a>
    36c8:	82 e0       	ldi	r24, 0x02	; 2
    36ca:	0e 94 e7 15 	call	0x2bce	; 0x2bce <_nrk_errno_set>
    36ce:	8f ef       	ldi	r24, 0xFF	; 255
    36d0:	08 95       	ret

	nrk_sem_list[id].count=-1;
    36d2:	99 27       	eor	r25, r25
    36d4:	87 fd       	sbrc	r24, 7
    36d6:	90 95       	com	r25
    36d8:	fc 01       	movw	r30, r24
    36da:	ee 0f       	add	r30, r30
    36dc:	ff 1f       	adc	r31, r31
    36de:	e8 0f       	add	r30, r24
    36e0:	f9 1f       	adc	r31, r25
    36e2:	e1 5c       	subi	r30, 0xC1	; 193
    36e4:	f9 4f       	sbci	r31, 0xF9	; 249
    36e6:	8f ef       	ldi	r24, 0xFF	; 255
    36e8:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    36ea:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    36ec:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    36ee:	80 91 5e 06 	lds	r24, 0x065E
    36f2:	81 50       	subi	r24, 0x01	; 1
    36f4:	80 93 5e 06 	sts	0x065E, r24
return NRK_OK;
    36f8:	81 e0       	ldi	r24, 0x01	; 1
}
    36fa:	08 95       	ret

000036fc <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    36fc:	0f 93       	push	r16
    36fe:	1f 93       	push	r17
    3700:	df 93       	push	r29
    3702:	cf 93       	push	r28
    3704:	0f 92       	push	r0
    3706:	cd b7       	in	r28, 0x3d	; 61
    3708:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    370a:	0e 94 47 1b 	call	0x368e	; 0x368e <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    370e:	8f 3f       	cpi	r24, 0xFF	; 255
    3710:	11 f4       	brne	.+4      	; 0x3716 <nrk_sem_post+0x1a>
    3712:	81 e0       	ldi	r24, 0x01	; 1
    3714:	03 c0       	rjmp	.+6      	; 0x371c <nrk_sem_post+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3716:	85 30       	cpi	r24, 0x05	; 5
    3718:	29 f4       	brne	.+10     	; 0x3724 <nrk_sem_post+0x28>
    371a:	82 e0       	ldi	r24, 0x02	; 2
    371c:	0e 94 e7 15 	call	0x2bce	; 0x2bce <_nrk_errno_set>
    3720:	8f ef       	ldi	r24, 0xFF	; 255
    3722:	43 c0       	rjmp	.+134    	; 0x37aa <nrk_sem_post+0xae>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    3724:	28 2f       	mov	r18, r24
    3726:	33 27       	eor	r19, r19
    3728:	27 fd       	sbrc	r18, 7
    372a:	30 95       	com	r19
    372c:	89 01       	movw	r16, r18
    372e:	00 0f       	add	r16, r16
    3730:	11 1f       	adc	r17, r17
    3732:	02 0f       	add	r16, r18
    3734:	13 1f       	adc	r17, r19
    3736:	01 5c       	subi	r16, 0xC1	; 193
    3738:	19 4f       	sbci	r17, 0xF9	; 249
    373a:	d8 01       	movw	r26, r16
    373c:	12 96       	adiw	r26, 0x02	; 2
    373e:	2c 91       	ld	r18, X
    3740:	12 97       	sbiw	r26, 0x02	; 2
    3742:	9c 91       	ld	r25, X
    3744:	29 17       	cp	r18, r25
    3746:	84 f5       	brge	.+96     	; 0x37a8 <nrk_sem_post+0xac>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    3748:	89 83       	std	Y+1, r24	; 0x01
    374a:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>

		nrk_sem_list[id].value++;
    374e:	f8 01       	movw	r30, r16
    3750:	92 81       	ldd	r25, Z+2	; 0x02
    3752:	9f 5f       	subi	r25, 0xFF	; 255
    3754:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    3756:	e0 91 5f 06 	lds	r30, 0x065F
    375a:	f0 91 60 06 	lds	r31, 0x0660
    375e:	14 82       	std	Z+4, r1	; 0x04
    3760:	ef e9       	ldi	r30, 0x9F	; 159
    3762:	f5 e0       	ldi	r31, 0x05	; 5

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    3764:	89 81       	ldd	r24, Y+1	; 0x01
    3766:	99 27       	eor	r25, r25
    3768:	87 fd       	sbrc	r24, 7
    376a:	90 95       	com	r25
    376c:	a9 2f       	mov	r26, r25
    376e:	b9 2f       	mov	r27, r25
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3770:	63 e0       	ldi	r22, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    3772:	20 81       	ld	r18, Z
    3774:	22 30       	cpi	r18, 0x02	; 2
    3776:	89 f4       	brne	.+34     	; 0x379a <nrk_sem_post+0x9e>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    3778:	22 85       	ldd	r18, Z+10	; 0x0a
    377a:	33 85       	ldd	r19, Z+11	; 0x0b
    377c:	44 85       	ldd	r20, Z+12	; 0x0c
    377e:	55 85       	ldd	r21, Z+13	; 0x0d
    3780:	28 17       	cp	r18, r24
    3782:	39 07       	cpc	r19, r25
    3784:	4a 07       	cpc	r20, r26
    3786:	5b 07       	cpc	r21, r27
    3788:	41 f4       	brne	.+16     	; 0x379a <nrk_sem_post+0x9e>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    378a:	62 83       	std	Z+2, r22	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    378c:	17 86       	std	Z+15, r1	; 0x0f
    378e:	16 86       	std	Z+14, r1	; 0x0e
					nrk_task_TCB[task_ID].event_suspend=0;
    3790:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    3792:	12 86       	std	Z+10, r1	; 0x0a
    3794:	13 86       	std	Z+11, r1	; 0x0b
    3796:	14 86       	std	Z+12, r1	; 0x0c
    3798:	15 86       	std	Z+13, r1	; 0x0d
    379a:	b1 96       	adiw	r30, 0x21	; 33
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    379c:	26 e0       	ldi	r18, 0x06	; 6
    379e:	e4 34       	cpi	r30, 0x44	; 68
    37a0:	f2 07       	cpc	r31, r18
    37a2:	39 f7       	brne	.-50     	; 0x3772 <nrk_sem_post+0x76>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    37a4:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>
	}
		
return NRK_OK;
    37a8:	81 e0       	ldi	r24, 0x01	; 1
}
    37aa:	0f 90       	pop	r0
    37ac:	cf 91       	pop	r28
    37ae:	df 91       	pop	r29
    37b0:	1f 91       	pop	r17
    37b2:	0f 91       	pop	r16
    37b4:	08 95       	ret

000037b6 <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    37b6:	0f 93       	push	r16
    37b8:	1f 93       	push	r17
    37ba:	df 93       	push	r29
    37bc:	cf 93       	push	r28
    37be:	0f 92       	push	r0
    37c0:	cd b7       	in	r28, 0x3d	; 61
    37c2:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    37c4:	0e 94 47 1b 	call	0x368e	; 0x368e <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    37c8:	8f 3f       	cpi	r24, 0xFF	; 255
    37ca:	11 f4       	brne	.+4      	; 0x37d0 <nrk_sem_pend+0x1a>
    37cc:	81 e0       	ldi	r24, 0x01	; 1
    37ce:	03 c0       	rjmp	.+6      	; 0x37d6 <nrk_sem_pend+0x20>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    37d0:	85 30       	cpi	r24, 0x05	; 5
    37d2:	29 f4       	brne	.+10     	; 0x37de <nrk_sem_pend+0x28>
    37d4:	82 e0       	ldi	r24, 0x02	; 2
    37d6:	0e 94 e7 15 	call	0x2bce	; 0x2bce <_nrk_errno_set>
    37da:	8f ef       	ldi	r24, 0xFF	; 255
    37dc:	40 c0       	rjmp	.+128    	; 0x385e <nrk_sem_pend+0xa8>
	
	nrk_int_disable();
    37de:	89 83       	std	Y+1, r24	; 0x01
    37e0:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    37e4:	89 81       	ldd	r24, Y+1	; 0x01
    37e6:	08 2f       	mov	r16, r24
    37e8:	11 27       	eor	r17, r17
    37ea:	07 fd       	sbrc	r16, 7
    37ec:	10 95       	com	r17
    37ee:	f8 01       	movw	r30, r16
    37f0:	ee 0f       	add	r30, r30
    37f2:	ff 1f       	adc	r31, r31
    37f4:	e0 0f       	add	r30, r16
    37f6:	f1 1f       	adc	r31, r17
    37f8:	e1 5c       	subi	r30, 0xC1	; 193
    37fa:	f9 4f       	sbci	r31, 0xF9	; 249
    37fc:	92 81       	ldd	r25, Z+2	; 0x02
    37fe:	99 23       	and	r25, r25
    3800:	b1 f4       	brne	.+44     	; 0x382e <nrk_sem_pend+0x78>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    3802:	e0 91 5f 06 	lds	r30, 0x065F
    3806:	f0 91 60 06 	lds	r31, 0x0660
    380a:	97 81       	ldd	r25, Z+7	; 0x07
    380c:	92 60       	ori	r25, 0x02	; 2
    380e:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    3810:	99 27       	eor	r25, r25
    3812:	87 fd       	sbrc	r24, 7
    3814:	90 95       	com	r25
    3816:	a9 2f       	mov	r26, r25
    3818:	b9 2f       	mov	r27, r25
    381a:	81 8b       	std	Z+17, r24	; 0x11
    381c:	92 8b       	std	Z+18, r25	; 0x12
    381e:	a3 8b       	std	Z+19, r26	; 0x13
    3820:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    3822:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>
		nrk_wait_until_ticks(0);
    3826:	80 e0       	ldi	r24, 0x00	; 0
    3828:	90 e0       	ldi	r25, 0x00	; 0
    382a:	0e 94 a1 1e 	call	0x3d42	; 0x3d42 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    382e:	f8 01       	movw	r30, r16
    3830:	ee 0f       	add	r30, r30
    3832:	ff 1f       	adc	r31, r31
    3834:	e0 0f       	add	r30, r16
    3836:	f1 1f       	adc	r31, r17
    3838:	e1 5c       	subi	r30, 0xC1	; 193
    383a:	f9 4f       	sbci	r31, 0xF9	; 249
    383c:	82 81       	ldd	r24, Z+2	; 0x02
    383e:	81 50       	subi	r24, 0x01	; 1
    3840:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    3842:	a0 91 5f 06 	lds	r26, 0x065F
    3846:	b0 91 60 06 	lds	r27, 0x0660
    384a:	81 81       	ldd	r24, Z+1	; 0x01
    384c:	1b 96       	adiw	r26, 0x0b	; 11
    384e:	8c 93       	st	X, r24
    3850:	1b 97       	sbiw	r26, 0x0b	; 11
	nrk_cur_task_TCB->elevated_prio_flag=1;
    3852:	81 e0       	ldi	r24, 0x01	; 1
    3854:	14 96       	adiw	r26, 0x04	; 4
    3856:	8c 93       	st	X, r24
	nrk_int_enable();
    3858:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>

	return NRK_OK;
    385c:	81 e0       	ldi	r24, 0x01	; 1
}
    385e:	0f 90       	pop	r0
    3860:	cf 91       	pop	r28
    3862:	df 91       	pop	r29
    3864:	1f 91       	pop	r17
    3866:	0f 91       	pop	r16
    3868:	08 95       	ret

0000386a <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    386a:	0e 94 47 1b 	call	0x368e	; 0x368e <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    386e:	8f 3f       	cpi	r24, 0xFF	; 255
    3870:	11 f4       	brne	.+4      	; 0x3876 <nrk_sem_query+0xc>
    3872:	81 e0       	ldi	r24, 0x01	; 1
    3874:	03 c0       	rjmp	.+6      	; 0x387c <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3876:	85 30       	cpi	r24, 0x05	; 5
    3878:	29 f4       	brne	.+10     	; 0x3884 <nrk_sem_query+0x1a>
    387a:	82 e0       	ldi	r24, 0x02	; 2
    387c:	0e 94 e7 15 	call	0x2bce	; 0x2bce <_nrk_errno_set>
    3880:	8f ef       	ldi	r24, 0xFF	; 255
    3882:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    3884:	99 27       	eor	r25, r25
    3886:	87 fd       	sbrc	r24, 7
    3888:	90 95       	com	r25
    388a:	fc 01       	movw	r30, r24
    388c:	ee 0f       	add	r30, r30
    388e:	ff 1f       	adc	r31, r31
    3890:	e8 0f       	add	r30, r24
    3892:	f9 1f       	adc	r31, r25
    3894:	e1 5c       	subi	r30, 0xC1	; 193
    3896:	f9 4f       	sbci	r31, 0xF9	; 249
    3898:	82 81       	ldd	r24, Z+2	; 0x02
}
    389a:	08 95       	ret

0000389c <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    389c:	e0 91 54 06 	lds	r30, 0x0654
    38a0:	f0 91 55 06 	lds	r31, 0x0655
}
    38a4:	80 81       	ld	r24, Z
    38a6:	08 95       	ret

000038a8 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    38a8:	0f 93       	push	r16
    38aa:	1f 93       	push	r17
    38ac:	cf 93       	push	r28
    38ae:	df 93       	push	r29
    nrk_queue *ptr;
    ptr = _head_node;
    38b0:	c0 91 54 06 	lds	r28, 0x0654
    38b4:	d0 91 55 06 	lds	r29, 0x0655
    nrk_kprintf (PSTR ("nrk_queue: "));
    38b8:	82 ed       	ldi	r24, 0xD2	; 210
    38ba:	94 e0       	ldi	r25, 0x04	; 4
    38bc:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
    while (ptr != NULL)
    {
        printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    38c0:	0a ed       	ldi	r16, 0xDA	; 218
    38c2:	11 e0       	ldi	r17, 0x01	; 1
void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    38c4:	1d c0       	rjmp	.+58     	; 0x3900 <nrk_print_readyQ+0x58>
    {
        printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    38c6:	00 d0       	rcall	.+0      	; 0x38c8 <nrk_print_readyQ+0x20>
    38c8:	00 d0       	rcall	.+0      	; 0x38ca <nrk_print_readyQ+0x22>
    38ca:	ed b7       	in	r30, 0x3d	; 61
    38cc:	fe b7       	in	r31, 0x3e	; 62
    38ce:	12 83       	std	Z+2, r17	; 0x02
    38d0:	01 83       	std	Z+1, r16	; 0x01
    38d2:	28 81       	ld	r18, Y
    38d4:	30 e0       	ldi	r19, 0x00	; 0
    38d6:	c9 01       	movw	r24, r18
    38d8:	45 e0       	ldi	r20, 0x05	; 5
    38da:	88 0f       	add	r24, r24
    38dc:	99 1f       	adc	r25, r25
    38de:	4a 95       	dec	r20
    38e0:	e1 f7       	brne	.-8      	; 0x38da <nrk_print_readyQ+0x32>
    38e2:	82 0f       	add	r24, r18
    38e4:	93 1f       	adc	r25, r19
    38e6:	81 55       	subi	r24, 0x51	; 81
    38e8:	9a 4f       	sbci	r25, 0xFA	; 250
    38ea:	94 83       	std	Z+4, r25	; 0x04
    38ec:	83 83       	std	Z+3, r24	; 0x03
    38ee:	0e 94 8f 42 	call	0x851e	; 0x851e <printf>
        ptr = ptr->Next;
    38f2:	0b 80       	ldd	r0, Y+3	; 0x03
    38f4:	dc 81       	ldd	r29, Y+4	; 0x04
    38f6:	c0 2d       	mov	r28, r0
    38f8:	0f 90       	pop	r0
    38fa:	0f 90       	pop	r0
    38fc:	0f 90       	pop	r0
    38fe:	0f 90       	pop	r0
void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    3900:	20 97       	sbiw	r28, 0x00	; 0
    3902:	09 f7       	brne	.-62     	; 0x38c6 <nrk_print_readyQ+0x1e>
    {
        printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
        ptr = ptr->Next;
    }
    nrk_kprintf (PSTR ("\n\r"));
    3904:	8f ec       	ldi	r24, 0xCF	; 207
    3906:	94 e0       	ldi	r25, 0x04	; 4
    3908:	0e 94 d3 10 	call	0x21a6	; 0x21a6 <nrk_kprintf>
}
    390c:	df 91       	pop	r29
    390e:	cf 91       	pop	r28
    3910:	1f 91       	pop	r17
    3912:	0f 91       	pop	r16
    3914:	08 95       	ret

00003916 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    3916:	df 92       	push	r13
    3918:	ef 92       	push	r14
    391a:	ff 92       	push	r15
    391c:	0f 93       	push	r16
    391e:	1f 93       	push	r17
    3920:	cf 93       	push	r28
    3922:	df 93       	push	r29
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    //nrk_print_readyQ();
    // nrk_queue full
    if (_free_node == NULL)
    3924:	e0 91 96 05 	lds	r30, 0x0596
    3928:	f0 91 97 05 	lds	r31, 0x0597
    392c:	30 97       	sbiw	r30, 0x00	; 0
    392e:	09 f4       	brne	.+2      	; 0x3932 <nrk_add_to_readyQ+0x1c>
    3930:	9b c0       	rjmp	.+310    	; 0x3a68 <nrk_add_to_readyQ+0x152>
    {
        return;
    }


    NextNode = _head_node;
    3932:	40 91 54 06 	lds	r20, 0x0654
    3936:	50 91 55 06 	lds	r21, 0x0655
    CurNode = _free_node;

    if (_head_node != NULL)
    393a:	41 15       	cp	r20, r1
    393c:	51 05       	cpc	r21, r1
    393e:	09 f4       	brne	.+2      	; 0x3942 <nrk_add_to_readyQ+0x2c>
    3940:	57 c0       	rjmp	.+174    	; 0x39f0 <nrk_add_to_readyQ+0xda>
    3942:	da 01       	movw	r26, r20
        while (NextNode != NULL)
        {
#ifndef NRK_EDF
	if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    3944:	68 2f       	mov	r22, r24
    3946:	77 27       	eor	r23, r23
    3948:	67 fd       	sbrc	r22, 7
    394a:	70 95       	com	r23
    394c:	9b 01       	movw	r18, r22
    394e:	15 e0       	ldi	r17, 0x05	; 5
    3950:	22 0f       	add	r18, r18
    3952:	33 1f       	adc	r19, r19
    3954:	1a 95       	dec	r17
    3956:	e1 f7       	brne	.-8      	; 0x3950 <nrk_add_to_readyQ+0x3a>
    3958:	26 0f       	add	r18, r22
    395a:	37 1f       	adc	r19, r23
    395c:	28 56       	subi	r18, 0x68	; 104
    395e:	3a 4f       	sbci	r19, 0xFA	; 250
    3960:	b9 01       	movw	r22, r18
    3962:	66 5f       	subi	r22, 0xF6	; 246
    3964:	7f 4f       	sbci	r23, 0xFF	; 255
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    3966:	89 01       	movw	r16, r18
    3968:	0c 5f       	subi	r16, 0xFC	; 252
    396a:	1f 4f       	sbci	r17, 0xFF	; 255
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    396c:	9b e0       	ldi	r25, 0x0B	; 11
    396e:	e9 2e       	mov	r14, r25
    3970:	f1 2c       	mov	r15, r1
    3972:	e2 0e       	add	r14, r18
    3974:	f3 1e       	adc	r15, r19
    {

        while (NextNode != NULL)
        {
#ifndef NRK_EDF
	if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    3976:	2c 91       	ld	r18, X
    3978:	30 e0       	ldi	r19, 0x00	; 0
    397a:	e9 01       	movw	r28, r18
    397c:	95 e0       	ldi	r25, 0x05	; 5
    397e:	cc 0f       	add	r28, r28
    3980:	dd 1f       	adc	r29, r29
    3982:	9a 95       	dec	r25
    3984:	e1 f7       	brne	.-8      	; 0x397e <nrk_add_to_readyQ+0x68>
    3986:	c2 0f       	add	r28, r18
    3988:	d3 1f       	adc	r29, r19
    398a:	c8 56       	subi	r28, 0x68	; 104
    398c:	da 4f       	sbci	r29, 0xFA	; 250
    398e:	9c 81       	ldd	r25, Y+4	; 0x04
    3990:	99 23       	and	r25, r25
    3992:	29 f0       	breq	.+10     	; 0x399e <nrk_add_to_readyQ+0x88>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    3994:	db 84       	ldd	r13, Y+11	; 0x0b
    3996:	eb 01       	movw	r28, r22
    3998:	98 81       	ld	r25, Y
    399a:	d9 16       	cp	r13, r25
    399c:	58 f1       	brcs	.+86     	; 0x39f4 <nrk_add_to_readyQ+0xde>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    399e:	e8 01       	movw	r28, r16
    39a0:	98 81       	ld	r25, Y
    39a2:	99 23       	and	r25, r25
    39a4:	79 f0       	breq	.+30     	; 0x39c4 <nrk_add_to_readyQ+0xae>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    39a6:	e9 01       	movw	r28, r18
    39a8:	95 e0       	ldi	r25, 0x05	; 5
    39aa:	cc 0f       	add	r28, r28
    39ac:	dd 1f       	adc	r29, r29
    39ae:	9a 95       	dec	r25
    39b0:	e1 f7       	brne	.-8      	; 0x39aa <nrk_add_to_readyQ+0x94>
    39b2:	c2 0f       	add	r28, r18
    39b4:	d3 1f       	adc	r29, r19
    39b6:	c8 56       	subi	r28, 0x68	; 104
    39b8:	da 4f       	sbci	r29, 0xFA	; 250
    39ba:	da 84       	ldd	r13, Y+10	; 0x0a
    39bc:	e7 01       	movw	r28, r14
    39be:	98 81       	ld	r25, Y
    39c0:	d9 16       	cp	r13, r25
    39c2:	c0 f0       	brcs	.+48     	; 0x39f4 <nrk_add_to_readyQ+0xde>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    39c4:	e9 01       	movw	r28, r18
    39c6:	95 e0       	ldi	r25, 0x05	; 5
    39c8:	cc 0f       	add	r28, r28
    39ca:	dd 1f       	adc	r29, r29
    39cc:	9a 95       	dec	r25
    39ce:	e1 f7       	brne	.-8      	; 0x39c8 <nrk_add_to_readyQ+0xb2>
    39d0:	c2 0f       	add	r28, r18
    39d2:	d3 1f       	adc	r29, r19
    39d4:	c8 56       	subi	r28, 0x68	; 104
    39d6:	da 4f       	sbci	r29, 0xFA	; 250
    39d8:	2a 85       	ldd	r18, Y+10	; 0x0a
    39da:	eb 01       	movw	r28, r22
    39dc:	98 81       	ld	r25, Y
    39de:	29 17       	cp	r18, r25
    39e0:	48 f0       	brcs	.+18     	; 0x39f4 <nrk_add_to_readyQ+0xde>
			//
			//printf("%d\n",&NextNode->task_ID);
			//printf("task id: %d", &task_ID);
	    if (NextNode->task_ID == NRK_IDLE_TASK_ID || nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period) {break;}
#endif    
            NextNode = NextNode->Next;
    39e2:	13 96       	adiw	r26, 0x03	; 3
    39e4:	0d 90       	ld	r0, X+
    39e6:	bc 91       	ld	r27, X
    39e8:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    39ea:	10 97       	sbiw	r26, 0x00	; 0
    39ec:	21 f6       	brne	.-120    	; 0x3976 <nrk_add_to_readyQ+0x60>
    39ee:	02 c0       	rjmp	.+4      	; 0x39f4 <nrk_add_to_readyQ+0xde>


    NextNode = _head_node;
    CurNode = _free_node;

    if (_head_node != NULL)
    39f0:	a0 e0       	ldi	r26, 0x00	; 0
    39f2:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2
	//printf("Im out of the while loop.\n");
    }

    CurNode->task_ID = task_ID;
    39f4:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    39f6:	c3 81       	ldd	r28, Z+3	; 0x03
    39f8:	d4 81       	ldd	r29, Z+4	; 0x04
    39fa:	d0 93 97 05 	sts	0x0597, r29
    39fe:	c0 93 96 05 	sts	0x0596, r28
    
    
    if (NextNode == _head_node)
    3a02:	a4 17       	cp	r26, r20
    3a04:	b5 07       	cpc	r27, r21
    3a06:	b1 f4       	brne	.+44     	; 0x3a34 <nrk_add_to_readyQ+0x11e>
    {
        //at start
        if (_head_node != NULL)
    3a08:	10 97       	sbiw	r26, 0x00	; 0
    3a0a:	49 f0       	breq	.+18     	; 0x3a1e <nrk_add_to_readyQ+0x108>
        {
            CurNode->Next = _head_node;
    3a0c:	b4 83       	std	Z+4, r27	; 0x04
    3a0e:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    3a10:	12 82       	std	Z+2, r1	; 0x02
    3a12:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    3a14:	12 96       	adiw	r26, 0x02	; 2
    3a16:	fc 93       	st	X, r31
    3a18:	ee 93       	st	-X, r30
    3a1a:	11 97       	sbiw	r26, 0x01	; 1
    3a1c:	06 c0       	rjmp	.+12     	; 0x3a2a <nrk_add_to_readyQ+0x114>
        }
        else
        {
            CurNode->Next = NULL;
    3a1e:	14 82       	std	Z+4, r1	; 0x04
    3a20:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    3a22:	12 82       	std	Z+2, r1	; 0x02
    3a24:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    3a26:	fa 83       	std	Y+2, r31	; 0x02
    3a28:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    3a2a:	f0 93 55 06 	sts	0x0655, r31
    3a2e:	e0 93 54 06 	sts	0x0654, r30
    3a32:	1a c0       	rjmp	.+52     	; 0x3a68 <nrk_add_to_readyQ+0x152>
    3a34:	11 96       	adiw	r26, 0x01	; 1
    3a36:	8d 91       	ld	r24, X+
    3a38:	9c 91       	ld	r25, X
    3a3a:	12 97       	sbiw	r26, 0x02	; 2
//	printf("Fucking head node period: %d\n", &nrk_task_TCB[_head_node->task_ID].next_period);
    }
    else
    {
        if (NextNode != _free_node)
    3a3c:	ac 17       	cp	r26, r28
    3a3e:	bd 07       	cpc	r27, r29
    3a40:	59 f0       	breq	.+22     	; 0x3a58 <nrk_add_to_readyQ+0x142>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    3a42:	92 83       	std	Z+2, r25	; 0x02
    3a44:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    3a46:	b4 83       	std	Z+4, r27	; 0x04
    3a48:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    3a4a:	11 96       	adiw	r26, 0x01	; 1
    3a4c:	cd 91       	ld	r28, X+
    3a4e:	dc 91       	ld	r29, X
    3a50:	12 97       	sbiw	r26, 0x02	; 2
    3a52:	fc 83       	std	Y+4, r31	; 0x04
    3a54:	eb 83       	std	Y+3, r30	; 0x03
    3a56:	04 c0       	rjmp	.+8      	; 0x3a60 <nrk_add_to_readyQ+0x14a>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    3a58:	14 82       	std	Z+4, r1	; 0x04
    3a5a:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    3a5c:	92 83       	std	Z+2, r25	; 0x02
    3a5e:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    3a60:	12 96       	adiw	r26, 0x02	; 2
    3a62:	fc 93       	st	X, r31
    3a64:	ee 93       	st	-X, r30
    3a66:	11 97       	sbiw	r26, 0x01	; 1

    }
//nrk_print_readyQ();
    //printf("Im out of the method\n");

}
    3a68:	df 91       	pop	r29
    3a6a:	cf 91       	pop	r28
    3a6c:	1f 91       	pop	r17
    3a6e:	0f 91       	pop	r16
    3a70:	ff 90       	pop	r15
    3a72:	ef 90       	pop	r14
    3a74:	df 90       	pop	r13
    3a76:	08 95       	ret

00003a78 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    3a78:	cf 93       	push	r28
    3a7a:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    3a7c:	e0 91 54 06 	lds	r30, 0x0654
    3a80:	f0 91 55 06 	lds	r31, 0x0655
    3a84:	30 97       	sbiw	r30, 0x00	; 0
    3a86:	09 f4       	brne	.+2      	; 0x3a8a <nrk_rem_from_readyQ+0x12>
    3a88:	44 c0       	rjmp	.+136    	; 0x3b12 <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    3a8a:	99 27       	eor	r25, r25
    3a8c:	87 fd       	sbrc	r24, 7
    3a8e:	90 95       	com	r25
    3a90:	20 81       	ld	r18, Z
    3a92:	30 e0       	ldi	r19, 0x00	; 0
    3a94:	28 17       	cp	r18, r24
    3a96:	39 07       	cpc	r19, r25
    3a98:	81 f4       	brne	.+32     	; 0x3aba <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    3a9a:	a3 81       	ldd	r26, Z+3	; 0x03
    3a9c:	b4 81       	ldd	r27, Z+4	; 0x04
    3a9e:	b0 93 55 06 	sts	0x0655, r27
    3aa2:	a0 93 54 06 	sts	0x0654, r26
        _head_node->Prev = NULL;
    3aa6:	12 96       	adiw	r26, 0x02	; 2
    3aa8:	1c 92       	st	X, r1
    3aaa:	1e 92       	st	-X, r1
    3aac:	11 97       	sbiw	r26, 0x01	; 1
    3aae:	18 c0       	rjmp	.+48     	; 0x3ae0 <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    3ab0:	03 80       	ldd	r0, Z+3	; 0x03
    3ab2:	f4 81       	ldd	r31, Z+4	; 0x04
    3ab4:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    3ab6:	30 97       	sbiw	r30, 0x00	; 0
    3ab8:	61 f1       	breq	.+88     	; 0x3b12 <nrk_rem_from_readyQ+0x9a>
    3aba:	20 81       	ld	r18, Z
    3abc:	30 e0       	ldi	r19, 0x00	; 0
    3abe:	28 17       	cp	r18, r24
    3ac0:	39 07       	cpc	r19, r25
    3ac2:	b1 f7       	brne	.-20     	; 0x3ab0 <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    3ac4:	c1 81       	ldd	r28, Z+1	; 0x01
    3ac6:	d2 81       	ldd	r29, Z+2	; 0x02
    3ac8:	83 81       	ldd	r24, Z+3	; 0x03
    3aca:	94 81       	ldd	r25, Z+4	; 0x04
    3acc:	9c 83       	std	Y+4, r25	; 0x04
    3ace:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    3ad0:	a3 81       	ldd	r26, Z+3	; 0x03
    3ad2:	b4 81       	ldd	r27, Z+4	; 0x04
    3ad4:	10 97       	sbiw	r26, 0x00	; 0
    3ad6:	21 f0       	breq	.+8      	; 0x3ae0 <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    3ad8:	12 96       	adiw	r26, 0x02	; 2
    3ada:	dc 93       	st	X, r29
    3adc:	ce 93       	st	-X, r28
    3ade:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    3ae0:	a0 91 96 05 	lds	r26, 0x0596
    3ae4:	b0 91 97 05 	lds	r27, 0x0597
    3ae8:	10 97       	sbiw	r26, 0x00	; 0
    3aea:	39 f4       	brne	.+14     	; 0x3afa <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    3aec:	f0 93 97 05 	sts	0x0597, r31
    3af0:	e0 93 96 05 	sts	0x0596, r30
        _free_node->Next = NULL;
    3af4:	14 82       	std	Z+4, r1	; 0x04
    3af6:	13 82       	std	Z+3, r1	; 0x03
    3af8:	0a c0       	rjmp	.+20     	; 0x3b0e <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    3afa:	b4 83       	std	Z+4, r27	; 0x04
    3afc:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    3afe:	12 96       	adiw	r26, 0x02	; 2
    3b00:	fc 93       	st	X, r31
    3b02:	ee 93       	st	-X, r30
    3b04:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    3b06:	f0 93 97 05 	sts	0x0597, r31
    3b0a:	e0 93 96 05 	sts	0x0596, r30
    }
    _free_node->Prev = NULL;
    3b0e:	12 82       	std	Z+2, r1	; 0x02
    3b10:	11 82       	std	Z+1, r1	; 0x01
}
    3b12:	df 91       	pop	r29
    3b14:	cf 91       	pop	r28
    3b16:	08 95       	ret

00003b18 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    3b18:	ef 92       	push	r14
    3b1a:	ff 92       	push	r15
    3b1c:	0f 93       	push	r16
    3b1e:	1f 93       	push	r17
    3b20:	cf 93       	push	r28
    3b22:	df 93       	push	r29
    3b24:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    3b26:	69 81       	ldd	r22, Y+1	; 0x01
    3b28:	7a 81       	ldd	r23, Y+2	; 0x02
    3b2a:	4b 81       	ldd	r20, Y+3	; 0x03
    3b2c:	5c 81       	ldd	r21, Y+4	; 0x04
    3b2e:	8d 81       	ldd	r24, Y+5	; 0x05
    3b30:	9e 81       	ldd	r25, Y+6	; 0x06
    3b32:	0e 94 08 27 	call	0x4e10	; 0x4e10 <nrk_task_stk_init>
    3b36:	bc 01       	movw	r22, r24
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    3b38:	8f 81       	ldd	r24, Y+7	; 0x07
    3b3a:	88 23       	and	r24, r24
    3b3c:	69 f0       	breq	.+26     	; 0x3b58 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    3b3e:	4b 81       	ldd	r20, Y+3	; 0x03
    3b40:	5c 81       	ldd	r21, Y+4	; 0x04
    3b42:	ce 01       	movw	r24, r28
    3b44:	20 e0       	ldi	r18, 0x00	; 0
    3b46:	30 e0       	ldi	r19, 0x00	; 0
    3b48:	00 e0       	ldi	r16, 0x00	; 0
    3b4a:	10 e0       	ldi	r17, 0x00	; 0
    3b4c:	ee 24       	eor	r14, r14
    3b4e:	ff 24       	eor	r15, r15
    3b50:	0e 94 0c 15 	call	0x2a18	; 0x2a18 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    3b54:	1f 82       	std	Y+7, r1	; 0x07
    3b56:	13 c0       	rjmp	.+38     	; 0x3b7e <nrk_activate_task+0x66>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    3b58:	88 81       	ld	r24, Y
    3b5a:	99 27       	eor	r25, r25
    3b5c:	87 fd       	sbrc	r24, 7
    3b5e:	90 95       	com	r25
    3b60:	fc 01       	movw	r30, r24
    3b62:	25 e0       	ldi	r18, 0x05	; 5
    3b64:	ee 0f       	add	r30, r30
    3b66:	ff 1f       	adc	r31, r31
    3b68:	2a 95       	dec	r18
    3b6a:	e1 f7       	brne	.-8      	; 0x3b64 <nrk_activate_task+0x4c>
    3b6c:	e8 0f       	add	r30, r24
    3b6e:	f9 1f       	adc	r31, r25
    3b70:	e8 56       	subi	r30, 0x68	; 104
    3b72:	fa 4f       	sbci	r31, 0xFA	; 250
    3b74:	81 85       	ldd	r24, Z+9	; 0x09
    3b76:	83 30       	cpi	r24, 0x03	; 3
    3b78:	d1 f4       	brne	.+52     	; 0x3bae <nrk_activate_task+0x96>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    3b7a:	71 83       	std	Z+1, r23	; 0x01
    3b7c:	60 83       	st	Z, r22
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    3b7e:	88 81       	ld	r24, Y
    3b80:	99 27       	eor	r25, r25
    3b82:	87 fd       	sbrc	r24, 7
    3b84:	90 95       	com	r25
    3b86:	fc 01       	movw	r30, r24
    3b88:	05 e0       	ldi	r16, 0x05	; 5
    3b8a:	ee 0f       	add	r30, r30
    3b8c:	ff 1f       	adc	r31, r31
    3b8e:	0a 95       	dec	r16
    3b90:	e1 f7       	brne	.-8      	; 0x3b8a <nrk_activate_task+0x72>
    3b92:	e8 0f       	add	r30, r24
    3b94:	f9 1f       	adc	r31, r25
    3b96:	e8 56       	subi	r30, 0x68	; 104
    3b98:	fa 4f       	sbci	r31, 0xFA	; 250
    3b9a:	85 89       	ldd	r24, Z+21	; 0x15
    3b9c:	96 89       	ldd	r25, Z+22	; 0x16
    3b9e:	00 97       	sbiw	r24, 0x00	; 0
    3ba0:	41 f4       	brne	.+16     	; 0x3bb2 <nrk_activate_task+0x9a>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    3ba2:	82 e0       	ldi	r24, 0x02	; 2
    3ba4:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    3ba6:	88 81       	ld	r24, Y
    3ba8:	0e 94 8b 1c 	call	0x3916	; 0x3916 <nrk_add_to_readyQ>
    3bac:	02 c0       	rjmp	.+4      	; 0x3bb2 <nrk_activate_task+0x9a>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    3bae:	8f ef       	ldi	r24, 0xFF	; 255
    3bb0:	01 c0       	rjmp	.+2      	; 0x3bb4 <nrk_activate_task+0x9c>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    3bb2:	81 e0       	ldi	r24, 0x01	; 1
}
    3bb4:	df 91       	pop	r29
    3bb6:	cf 91       	pop	r28
    3bb8:	1f 91       	pop	r17
    3bba:	0f 91       	pop	r16
    3bbc:	ff 90       	pop	r15
    3bbe:	ef 90       	pop	r14
    3bc0:	08 95       	ret

00003bc2 <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    3bc2:	1f 93       	push	r17
    3bc4:	df 93       	push	r29
    3bc6:	cf 93       	push	r28
    3bc8:	cd b7       	in	r28, 0x3d	; 61
    3bca:	de b7       	in	r29, 0x3e	; 62
    3bcc:	28 97       	sbiw	r28, 0x08	; 8
    3bce:	0f b6       	in	r0, 0x3f	; 63
    3bd0:	f8 94       	cli
    3bd2:	de bf       	out	0x3e, r29	; 62
    3bd4:	0f be       	out	0x3f, r0	; 63
    3bd6:	cd bf       	out	0x3d, r28	; 61
    3bd8:	29 83       	std	Y+1, r18	; 0x01
    3bda:	3a 83       	std	Y+2, r19	; 0x02
    3bdc:	4b 83       	std	Y+3, r20	; 0x03
    3bde:	5c 83       	std	Y+4, r21	; 0x04
    3be0:	6d 83       	std	Y+5, r22	; 0x05
    3be2:	7e 83       	std	Y+6, r23	; 0x06
    3be4:	8f 83       	std	Y+7, r24	; 0x07
    3be6:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    3be8:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    3bec:	0e 94 91 25 	call	0x4b22	; 0x4b22 <_nrk_os_timer_get>
    3bf0:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks (&t);
    3bf2:	ce 01       	movw	r24, r28
    3bf4:	01 96       	adiw	r24, 0x01	; 1
    3bf6:	0e 94 55 21 	call	0x42aa	; 0x42aa <_nrk_time_to_ticks>
    3bfa:	9c 01       	movw	r18, r24
    if (nw <= TIME_PAD)
    3bfc:	83 30       	cpi	r24, 0x03	; 3
    3bfe:	91 05       	cpc	r25, r1
    3c00:	60 f0       	brcs	.+24     	; 0x3c1a <nrk_set_next_wakeup+0x58>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    3c02:	e0 91 5f 06 	lds	r30, 0x065F
    3c06:	f0 91 60 06 	lds	r31, 0x0660
    3c0a:	21 0f       	add	r18, r17
    3c0c:	31 1d       	adc	r19, r1
    3c0e:	36 8b       	std	Z+22, r19	; 0x16
    3c10:	25 8b       	std	Z+21, r18	; 0x15
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    3c12:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>

    return NRK_OK;
    3c16:	81 e0       	ldi	r24, 0x01	; 1
    3c18:	01 c0       	rjmp	.+2      	; 0x3c1c <nrk_set_next_wakeup+0x5a>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks (&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    3c1a:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    3c1c:	28 96       	adiw	r28, 0x08	; 8
    3c1e:	0f b6       	in	r0, 0x3f	; 63
    3c20:	f8 94       	cli
    3c22:	de bf       	out	0x3e, r29	; 62
    3c24:	0f be       	out	0x3f, r0	; 63
    3c26:	cd bf       	out	0x3d, r28	; 61
    3c28:	cf 91       	pop	r28
    3c2a:	df 91       	pop	r29
    3c2c:	1f 91       	pop	r17
    3c2e:	08 95       	ret

00003c30 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    3c30:	0e 94 fd 26 	call	0x4dfa	; 0x4dfa <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    3c34:	e0 91 5f 06 	lds	r30, 0x065F
    3c38:	f0 91 60 06 	lds	r31, 0x0660
    3c3c:	85 81       	ldd	r24, Z+5	; 0x05
    3c3e:	88 23       	and	r24, r24
    3c40:	b9 f7       	brne	.-18     	; 0x3c30 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    3c42:	08 95       	ret

00003c44 <nrk_wait>:
    return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    3c44:	ff 92       	push	r15
    3c46:	0f 93       	push	r16
    3c48:	1f 93       	push	r17
    3c4a:	df 93       	push	r29
    3c4c:	cf 93       	push	r28
    3c4e:	cd b7       	in	r28, 0x3d	; 61
    3c50:	de b7       	in	r29, 0x3e	; 62
    3c52:	28 97       	sbiw	r28, 0x08	; 8
    3c54:	0f b6       	in	r0, 0x3f	; 63
    3c56:	f8 94       	cli
    3c58:	de bf       	out	0x3e, r29	; 62
    3c5a:	0f be       	out	0x3f, r0	; 63
    3c5c:	cd bf       	out	0x3d, r28	; 61
    3c5e:	29 83       	std	Y+1, r18	; 0x01
    3c60:	3a 83       	std	Y+2, r19	; 0x02
    3c62:	4b 83       	std	Y+3, r20	; 0x03
    3c64:	5c 83       	std	Y+4, r21	; 0x04
    3c66:	6d 83       	std	Y+5, r22	; 0x05
    3c68:	7e 83       	std	Y+6, r23	; 0x06
    3c6a:	8f 83       	std	Y+7, r24	; 0x07
    3c6c:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;

    nrk_stack_check ();
    3c6e:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <nrk_stack_check>

    nrk_int_disable ();
    3c72:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3c76:	e0 91 5f 06 	lds	r30, 0x065F
    3c7a:	f0 91 60 06 	lds	r31, 0x0660
    3c7e:	81 e0       	ldi	r24, 0x01	; 1
    3c80:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    3c82:	81 e0       	ldi	r24, 0x01	; 1
    3c84:	90 e0       	ldi	r25, 0x00	; 0
    3c86:	90 a3       	std	Z+32, r25	; 0x20
    3c88:	87 8f       	std	Z+31, r24	; 0x1f
    timer = _nrk_os_timer_get ();
    3c8a:	0e 94 91 25 	call	0x4b22	; 0x4b22 <_nrk_os_timer_get>
    3c8e:	f8 2e       	mov	r15, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks (&t);
    3c90:	ce 01       	movw	r24, r28
    3c92:	01 96       	adiw	r24, 0x01	; 1
    3c94:	0e 94 55 21 	call	0x42aa	; 0x42aa <_nrk_time_to_ticks>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    3c98:	e0 91 5f 06 	lds	r30, 0x065F
    3c9c:	f0 91 60 06 	lds	r31, 0x0660
    3ca0:	0f 2d       	mov	r16, r15
    3ca2:	10 e0       	ldi	r17, 0x00	; 0
    3ca4:	98 01       	movw	r18, r16
    3ca6:	28 0f       	add	r18, r24
    3ca8:	39 1f       	adc	r19, r25
    3caa:	36 8b       	std	Z+22, r19	; 0x16
    3cac:	25 8b       	std	Z+21, r18	; 0x15
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3cae:	8f 2d       	mov	r24, r15
    3cb0:	88 3f       	cpi	r24, 0xF8	; 248
    3cb2:	78 f4       	brcc	.+30     	; 0x3cd2 <nrk_wait+0x8e>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3cb4:	0e 94 8b 25 	call	0x4b16	; 0x4b16 <_nrk_get_next_wakeup>
    3cb8:	0f 5f       	subi	r16, 0xFF	; 255
    3cba:	1f 4f       	sbci	r17, 0xFF	; 255
    3cbc:	28 2f       	mov	r18, r24
    3cbe:	30 e0       	ldi	r19, 0x00	; 0
    3cc0:	02 17       	cp	r16, r18
    3cc2:	13 07       	cpc	r17, r19
    3cc4:	34 f4       	brge	.+12     	; 0x3cd2 <nrk_wait+0x8e>
        {
            timer += TIME_PAD;
    3cc6:	8f 2d       	mov	r24, r15
    3cc8:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    3cca:	80 93 d6 04 	sts	0x04D6, r24
            _nrk_set_next_wakeup (timer);
    3cce:	0e 94 8e 25 	call	0x4b1c	; 0x4b1c <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    3cd2:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    3cd6:	0e 94 18 1e 	call	0x3c30	; 0x3c30 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3cda:	81 e0       	ldi	r24, 0x01	; 1
    3cdc:	28 96       	adiw	r28, 0x08	; 8
    3cde:	0f b6       	in	r0, 0x3f	; 63
    3ce0:	f8 94       	cli
    3ce2:	de bf       	out	0x3e, r29	; 62
    3ce4:	0f be       	out	0x3f, r0	; 63
    3ce6:	cd bf       	out	0x3d, r28	; 61
    3ce8:	cf 91       	pop	r28
    3cea:	df 91       	pop	r29
    3cec:	1f 91       	pop	r17
    3cee:	0f 91       	pop	r16
    3cf0:	ff 90       	pop	r15
    3cf2:	08 95       	ret

00003cf4 <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    3cf4:	1f 93       	push	r17
    uint8_t timer;
    nrk_int_disable ();
    3cf6:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3cfa:	e0 91 5f 06 	lds	r30, 0x065F
    3cfe:	f0 91 60 06 	lds	r31, 0x0660
    3d02:	81 e0       	ldi	r24, 0x01	; 1
    3d04:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    3d06:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    3d08:	0e 94 91 25 	call	0x4b22	; 0x4b22 <_nrk_os_timer_get>
    3d0c:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3d0e:	88 3f       	cpi	r24, 0xF8	; 248
    3d10:	88 f4       	brcc	.+34     	; 0x3d34 <nrk_wait_until_nw+0x40>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3d12:	0e 94 8b 25 	call	0x4b16	; 0x4b16 <_nrk_get_next_wakeup>
    3d16:	21 2f       	mov	r18, r17
    3d18:	30 e0       	ldi	r19, 0x00	; 0
    3d1a:	2f 5f       	subi	r18, 0xFF	; 255
    3d1c:	3f 4f       	sbci	r19, 0xFF	; 255
    3d1e:	48 2f       	mov	r20, r24
    3d20:	50 e0       	ldi	r21, 0x00	; 0
    3d22:	24 17       	cp	r18, r20
    3d24:	35 07       	cpc	r19, r21
    3d26:	34 f4       	brge	.+12     	; 0x3d34 <nrk_wait_until_nw+0x40>
        {
            timer += TIME_PAD;
    3d28:	81 2f       	mov	r24, r17
    3d2a:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    3d2c:	80 93 d6 04 	sts	0x04D6, r24
            _nrk_set_next_wakeup (timer);
    3d30:	0e 94 8e 25 	call	0x4b1c	; 0x4b1c <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    3d34:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    3d38:	0e 94 18 1e 	call	0x3c30	; 0x3c30 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3d3c:	81 e0       	ldi	r24, 0x01	; 1
    3d3e:	1f 91       	pop	r17
    3d40:	08 95       	ret

00003d42 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    3d42:	1f 93       	push	r17
    3d44:	cf 93       	push	r28
    3d46:	df 93       	push	r29
    3d48:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    3d4a:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3d4e:	e0 91 5f 06 	lds	r30, 0x065F
    3d52:	f0 91 60 06 	lds	r31, 0x0660
    3d56:	81 e0       	ldi	r24, 0x01	; 1
    3d58:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    3d5a:	d6 8b       	std	Z+22, r29	; 0x16
    3d5c:	c5 8b       	std	Z+21, r28	; 0x15
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    3d5e:	0e 94 91 25 	call	0x4b22	; 0x4b22 <_nrk_os_timer_get>
    3d62:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3d64:	88 3f       	cpi	r24, 0xF8	; 248
    3d66:	88 f4       	brcc	.+34     	; 0x3d8a <nrk_wait_until_ticks+0x48>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3d68:	0e 94 8b 25 	call	0x4b16	; 0x4b16 <_nrk_get_next_wakeup>
    3d6c:	21 2f       	mov	r18, r17
    3d6e:	30 e0       	ldi	r19, 0x00	; 0
    3d70:	2f 5f       	subi	r18, 0xFF	; 255
    3d72:	3f 4f       	sbci	r19, 0xFF	; 255
    3d74:	48 2f       	mov	r20, r24
    3d76:	50 e0       	ldi	r21, 0x00	; 0
    3d78:	24 17       	cp	r18, r20
    3d7a:	35 07       	cpc	r19, r21
    3d7c:	34 f4       	brge	.+12     	; 0x3d8a <nrk_wait_until_ticks+0x48>
        {
            timer += TIME_PAD;
    3d7e:	81 2f       	mov	r24, r17
    3d80:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    3d82:	80 93 d6 04 	sts	0x04D6, r24
            _nrk_set_next_wakeup (timer);
    3d86:	0e 94 8e 25 	call	0x4b1c	; 0x4b1c <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    3d8a:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    3d8e:	0e 94 18 1e 	call	0x3c30	; 0x3c30 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3d92:	81 e0       	ldi	r24, 0x01	; 1
    3d94:	df 91       	pop	r29
    3d96:	cf 91       	pop	r28
    3d98:	1f 91       	pop	r17
    3d9a:	08 95       	ret

00003d9c <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    3d9c:	ef 92       	push	r14
    3d9e:	ff 92       	push	r15
    3da0:	0f 93       	push	r16
    3da2:	1f 93       	push	r17
    3da4:	df 93       	push	r29
    3da6:	cf 93       	push	r28
    3da8:	0f 92       	push	r0
    3daa:	cd b7       	in	r28, 0x3d	; 61
    3dac:	de b7       	in	r29, 0x3e	; 62
    3dae:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    3db0:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3db4:	e0 91 5f 06 	lds	r30, 0x065F
    3db8:	f0 91 60 06 	lds	r31, 0x0660
    3dbc:	81 e0       	ldi	r24, 0x01	; 1
    3dbe:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    3dc0:	0e 94 91 25 	call	0x4b22	; 0x4b22 <_nrk_os_timer_get>
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    3dc4:	e0 91 5f 06 	lds	r30, 0x065F
    3dc8:	f0 91 60 06 	lds	r31, 0x0660
    3dcc:	e8 2e       	mov	r14, r24
    3dce:	ff 24       	eor	r15, r15
    3dd0:	0e 0d       	add	r16, r14
    3dd2:	1f 1d       	adc	r17, r15
    3dd4:	16 8b       	std	Z+22, r17	; 0x16
    3dd6:	05 8b       	std	Z+21, r16	; 0x15

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3dd8:	88 3f       	cpi	r24, 0xF8	; 248
    3dda:	90 f4       	brcc	.+36     	; 0x3e00 <nrk_wait_ticks+0x64>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3ddc:	89 83       	std	Y+1, r24	; 0x01
    3dde:	0e 94 8b 25 	call	0x4b16	; 0x4b16 <_nrk_get_next_wakeup>
    3de2:	08 94       	sec
    3de4:	e1 1c       	adc	r14, r1
    3de6:	f1 1c       	adc	r15, r1
    3de8:	28 2f       	mov	r18, r24
    3dea:	30 e0       	ldi	r19, 0x00	; 0
    3dec:	99 81       	ldd	r25, Y+1	; 0x01
    3dee:	e2 16       	cp	r14, r18
    3df0:	f3 06       	cpc	r15, r19
    3df2:	34 f4       	brge	.+12     	; 0x3e00 <nrk_wait_ticks+0x64>
        {
            timer += TIME_PAD;
    3df4:	89 2f       	mov	r24, r25
    3df6:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    3df8:	80 93 d6 04 	sts	0x04D6, r24
            _nrk_set_next_wakeup (timer);
    3dfc:	0e 94 8e 25 	call	0x4b1c	; 0x4b1c <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    3e00:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    3e04:	0e 94 18 1e 	call	0x3c30	; 0x3c30 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3e08:	81 e0       	ldi	r24, 0x01	; 1
    3e0a:	0f 90       	pop	r0
    3e0c:	cf 91       	pop	r28
    3e0e:	df 91       	pop	r29
    3e10:	1f 91       	pop	r17
    3e12:	0f 91       	pop	r16
    3e14:	ff 90       	pop	r15
    3e16:	ef 90       	pop	r14
    3e18:	08 95       	ret

00003e1a <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3e1a:	1f 93       	push	r17
    3e1c:	cf 93       	push	r28
    3e1e:	df 93       	push	r29
    3e20:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    3e22:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <nrk_stack_check>

    if (p == 0)
    3e26:	20 97       	sbiw	r28, 0x00	; 0
    3e28:	11 f4       	brne	.+4      	; 0x3e2e <nrk_wait_until_next_n_periods+0x14>
        p = 1;
    3e2a:	c1 e0       	ldi	r28, 0x01	; 1
    3e2c:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    3e2e:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3e32:	e0 91 5f 06 	lds	r30, 0x065F
    3e36:	f0 91 60 06 	lds	r31, 0x0660
    3e3a:	81 e0       	ldi	r24, 0x01	; 1
    3e3c:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    3e3e:	d0 a3       	std	Z+32, r29	; 0x20
    3e40:	c7 8f       	std	Z+31, r28	; 0x1f
    timer = _nrk_os_timer_get ();
    3e42:	0e 94 91 25 	call	0x4b22	; 0x4b22 <_nrk_os_timer_get>
    3e46:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    3e48:	88 3f       	cpi	r24, 0xF8	; 248
    3e4a:	88 f4       	brcc	.+34     	; 0x3e6e <nrk_wait_until_next_n_periods+0x54>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3e4c:	0e 94 8b 25 	call	0x4b16	; 0x4b16 <_nrk_get_next_wakeup>
    3e50:	21 2f       	mov	r18, r17
    3e52:	30 e0       	ldi	r19, 0x00	; 0
    3e54:	2f 5f       	subi	r18, 0xFF	; 255
    3e56:	3f 4f       	sbci	r19, 0xFF	; 255
    3e58:	48 2f       	mov	r20, r24
    3e5a:	50 e0       	ldi	r21, 0x00	; 0
    3e5c:	24 17       	cp	r18, r20
    3e5e:	35 07       	cpc	r19, r21
    3e60:	34 f4       	brge	.+12     	; 0x3e6e <nrk_wait_until_next_n_periods+0x54>
        {
            timer += TIME_PAD;
    3e62:	81 2f       	mov	r24, r17
    3e64:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    3e66:	80 93 d6 04 	sts	0x04D6, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3e6a:	0e 94 8e 25 	call	0x4b1c	; 0x4b1c <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    3e6e:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    3e72:	0e 94 18 1e 	call	0x3c30	; 0x3c30 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3e76:	81 e0       	ldi	r24, 0x01	; 1
    3e78:	df 91       	pop	r29
    3e7a:	cf 91       	pop	r28
    3e7c:	1f 91       	pop	r17
    3e7e:	08 95       	ret

00003e80 <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    3e80:	1f 93       	push	r17
    uint8_t timer;

    nrk_stack_check ();
    3e82:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    3e86:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    3e8a:	e0 91 5f 06 	lds	r30, 0x065F
    3e8e:	f0 91 60 06 	lds	r31, 0x0660
    3e92:	81 e0       	ldi	r24, 0x01	; 1
    3e94:	90 e0       	ldi	r25, 0x00	; 0
    3e96:	90 a3       	std	Z+32, r25	; 0x20
    3e98:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_cur_task_TCB->suspend_flag = 1;
    3e9a:	81 e0       	ldi	r24, 0x01	; 1
    3e9c:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    3e9e:	0e 94 91 25 	call	0x4b22	; 0x4b22 <_nrk_os_timer_get>
    3ea2:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3ea4:	88 3f       	cpi	r24, 0xF8	; 248
    3ea6:	88 f4       	brcc	.+34     	; 0x3eca <nrk_wait_until_next_period+0x4a>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3ea8:	0e 94 8b 25 	call	0x4b16	; 0x4b16 <_nrk_get_next_wakeup>
    3eac:	21 2f       	mov	r18, r17
    3eae:	30 e0       	ldi	r19, 0x00	; 0
    3eb0:	2f 5f       	subi	r18, 0xFF	; 255
    3eb2:	3f 4f       	sbci	r19, 0xFF	; 255
    3eb4:	48 2f       	mov	r20, r24
    3eb6:	50 e0       	ldi	r21, 0x00	; 0
    3eb8:	24 17       	cp	r18, r20
    3eba:	35 07       	cpc	r19, r21
    3ebc:	34 f4       	brge	.+12     	; 0x3eca <nrk_wait_until_next_period+0x4a>
        {
            timer += TIME_PAD;
    3ebe:	81 2f       	mov	r24, r17
    3ec0:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    3ec2:	80 93 d6 04 	sts	0x04D6, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    3ec6:	0e 94 8e 25 	call	0x4b1c	; 0x4b1c <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    3eca:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    3ece:	0e 94 18 1e 	call	0x3c30	; 0x3c30 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3ed2:	81 e0       	ldi	r24, 0x01	; 1
    3ed4:	1f 91       	pop	r17
    3ed6:	08 95       	ret

00003ed8 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    3ed8:	e0 91 5f 06 	lds	r30, 0x065F
    3edc:	f0 91 60 06 	lds	r31, 0x0660
    3ee0:	80 85       	ldd	r24, Z+8	; 0x08
    3ee2:	0e 94 3c 1d 	call	0x3a78	; 0x3a78 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    3ee6:	e0 91 5f 06 	lds	r30, 0x065F
    3eea:	f0 91 60 06 	lds	r31, 0x0660
    3eee:	84 e0       	ldi	r24, 0x04	; 4
    3ef0:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    3ef2:	0e 94 40 1f 	call	0x3e80	; 0x3e80 <nrk_wait_until_next_period>
    return NRK_OK;
}
    3ef6:	81 e0       	ldi	r24, 0x01	; 1
    3ef8:	08 95       	ret

00003efa <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    3efa:	8f 92       	push	r8
    3efc:	9f 92       	push	r9
    3efe:	af 92       	push	r10
    3f00:	bf 92       	push	r11
    3f02:	cf 92       	push	r12
    3f04:	df 92       	push	r13
    3f06:	ef 92       	push	r14
    3f08:	ff 92       	push	r15
    3f0a:	0f 93       	push	r16
    3f0c:	1f 93       	push	r17
    3f0e:	df 93       	push	r29
    3f10:	cf 93       	push	r28
    3f12:	cd b7       	in	r28, 0x3d	; 61
    3f14:	de b7       	in	r29, 0x3e	; 62
    3f16:	60 97       	sbiw	r28, 0x10	; 16
    3f18:	0f b6       	in	r0, 0x3f	; 63
    3f1a:	f8 94       	cli
    3f1c:	de bf       	out	0x3e, r29	; 62
    3f1e:	0f be       	out	0x3f, r0	; 63
    3f20:	cd bf       	out	0x3d, r28	; 61
    3f22:	29 87       	std	Y+9, r18	; 0x09
    3f24:	3a 87       	std	Y+10, r19	; 0x0a
    3f26:	4b 87       	std	Y+11, r20	; 0x0b
    3f28:	5c 87       	std	Y+12, r21	; 0x0c
    3f2a:	6d 87       	std	Y+13, r22	; 0x0d
    3f2c:	7e 87       	std	Y+14, r23	; 0x0e
    3f2e:	8f 87       	std	Y+15, r24	; 0x0f
    3f30:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    3f32:	ce 01       	movw	r24, r28
    3f34:	01 96       	adiw	r24, 0x01	; 1
    3f36:	0e 94 d9 1f 	call	0x3fb2	; 0x3fb2 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    3f3a:	ce 01       	movw	r24, r28
    3f3c:	09 96       	adiw	r24, 0x09	; 9
    3f3e:	09 85       	ldd	r16, Y+9	; 0x09
    3f40:	1a 85       	ldd	r17, Y+10	; 0x0a
    3f42:	2b 85       	ldd	r18, Y+11	; 0x0b
    3f44:	3c 85       	ldd	r19, Y+12	; 0x0c
    3f46:	4d 85       	ldd	r20, Y+13	; 0x0d
    3f48:	5e 85       	ldd	r21, Y+14	; 0x0e
    3f4a:	6f 85       	ldd	r22, Y+15	; 0x0f
    3f4c:	78 89       	ldd	r23, Y+16	; 0x10
    3f4e:	89 80       	ldd	r8, Y+1	; 0x01
    3f50:	9a 80       	ldd	r9, Y+2	; 0x02
    3f52:	ab 80       	ldd	r10, Y+3	; 0x03
    3f54:	bc 80       	ldd	r11, Y+4	; 0x04
    3f56:	cd 80       	ldd	r12, Y+5	; 0x05
    3f58:	de 80       	ldd	r13, Y+6	; 0x06
    3f5a:	ef 80       	ldd	r14, Y+7	; 0x07
    3f5c:	f8 84       	ldd	r15, Y+8	; 0x08
    3f5e:	0e 94 37 20 	call	0x406e	; 0x406e <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    3f62:	8f 3f       	cpi	r24, 0xFF	; 255
    3f64:	61 f0       	breq	.+24     	; 0x3f7e <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    3f66:	29 85       	ldd	r18, Y+9	; 0x09
    3f68:	3a 85       	ldd	r19, Y+10	; 0x0a
    3f6a:	4b 85       	ldd	r20, Y+11	; 0x0b
    3f6c:	5c 85       	ldd	r21, Y+12	; 0x0c
    3f6e:	6d 85       	ldd	r22, Y+13	; 0x0d
    3f70:	7e 85       	ldd	r23, Y+14	; 0x0e
    3f72:	8f 85       	ldd	r24, Y+15	; 0x0f
    3f74:	98 89       	ldd	r25, Y+16	; 0x10
    3f76:	0e 94 22 1e 	call	0x3c44	; 0x3c44 <nrk_wait>

    return NRK_OK;
    3f7a:	81 e0       	ldi	r24, 0x01	; 1
    3f7c:	01 c0       	rjmp	.+2      	; 0x3f80 <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    3f7e:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    3f80:	60 96       	adiw	r28, 0x10	; 16
    3f82:	0f b6       	in	r0, 0x3f	; 63
    3f84:	f8 94       	cli
    3f86:	de bf       	out	0x3e, r29	; 62
    3f88:	0f be       	out	0x3f, r0	; 63
    3f8a:	cd bf       	out	0x3d, r28	; 61
    3f8c:	cf 91       	pop	r28
    3f8e:	df 91       	pop	r29
    3f90:	1f 91       	pop	r17
    3f92:	0f 91       	pop	r16
    3f94:	ff 90       	pop	r15
    3f96:	ef 90       	pop	r14
    3f98:	df 90       	pop	r13
    3f9a:	cf 90       	pop	r12
    3f9c:	bf 90       	pop	r11
    3f9e:	af 90       	pop	r10
    3fa0:	9f 90       	pop	r9
    3fa2:	8f 90       	pop	r8
    3fa4:	08 95       	ret

00003fa6 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    3fa6:	e0 91 5f 06 	lds	r30, 0x065F
    3faa:	f0 91 60 06 	lds	r31, 0x0660
}
    3fae:	80 85       	ldd	r24, Z+8	; 0x08
    3fb0:	08 95       	ret

00003fb2 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    3fb2:	ef 92       	push	r14
    3fb4:	ff 92       	push	r15
    3fb6:	0f 93       	push	r16
    3fb8:	1f 93       	push	r17
    3fba:	cf 93       	push	r28
    3fbc:	df 93       	push	r29
    3fbe:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    3fc0:	1c 82       	std	Y+4, r1	; 0x04
    3fc2:	1d 82       	std	Y+5, r1	; 0x05
    3fc4:	1e 82       	std	Y+6, r1	; 0x06
    3fc6:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    3fc8:	80 91 56 06 	lds	r24, 0x0656
    3fcc:	90 91 57 06 	lds	r25, 0x0657
    3fd0:	a0 91 58 06 	lds	r26, 0x0658
    3fd4:	b0 91 59 06 	lds	r27, 0x0659
    3fd8:	88 83       	st	Y, r24
    3fda:	99 83       	std	Y+1, r25	; 0x01
    3fdc:	aa 83       	std	Y+2, r26	; 0x02
    3fde:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    3fe0:	e0 90 5a 06 	lds	r14, 0x065A
    3fe4:	f0 90 5b 06 	lds	r15, 0x065B
    3fe8:	00 91 5c 06 	lds	r16, 0x065C
    3fec:	10 91 5d 06 	lds	r17, 0x065D
    3ff0:	ec 82       	std	Y+4, r14	; 0x04
    3ff2:	fd 82       	std	Y+5, r15	; 0x05
    3ff4:	0e 83       	std	Y+6, r16	; 0x06
    3ff6:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    3ff8:	0e 94 91 25 	call	0x4b22	; 0x4b22 <_nrk_os_timer_get>
    3ffc:	68 2f       	mov	r22, r24
    3ffe:	70 e0       	ldi	r23, 0x00	; 0
    4000:	80 e0       	ldi	r24, 0x00	; 0
    4002:	90 e0       	ldi	r25, 0x00	; 0
    4004:	23 eb       	ldi	r18, 0xB3	; 179
    4006:	36 ee       	ldi	r19, 0xE6	; 230
    4008:	4e e0       	ldi	r20, 0x0E	; 14
    400a:	50 e0       	ldi	r21, 0x00	; 0
    400c:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    4010:	6e 0d       	add	r22, r14
    4012:	7f 1d       	adc	r23, r15
    4014:	80 1f       	adc	r24, r16
    4016:	91 1f       	adc	r25, r17
    4018:	6c 83       	std	Y+4, r22	; 0x04
    401a:	7d 83       	std	Y+5, r23	; 0x05
    401c:	8e 83       	std	Y+6, r24	; 0x06
    401e:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4020:	13 c0       	rjmp	.+38     	; 0x4048 <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    4022:	80 50       	subi	r24, 0x00	; 0
    4024:	9a 4c       	sbci	r25, 0xCA	; 202
    4026:	aa 49       	sbci	r26, 0x9A	; 154
    4028:	bb 43       	sbci	r27, 0x3B	; 59
    402a:	8c 83       	std	Y+4, r24	; 0x04
    402c:	9d 83       	std	Y+5, r25	; 0x05
    402e:	ae 83       	std	Y+6, r26	; 0x06
    4030:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    4032:	88 81       	ld	r24, Y
    4034:	99 81       	ldd	r25, Y+1	; 0x01
    4036:	aa 81       	ldd	r26, Y+2	; 0x02
    4038:	bb 81       	ldd	r27, Y+3	; 0x03
    403a:	01 96       	adiw	r24, 0x01	; 1
    403c:	a1 1d       	adc	r26, r1
    403e:	b1 1d       	adc	r27, r1
    4040:	88 83       	st	Y, r24
    4042:	99 83       	std	Y+1, r25	; 0x01
    4044:	aa 83       	std	Y+2, r26	; 0x02
    4046:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4048:	8c 81       	ldd	r24, Y+4	; 0x04
    404a:	9d 81       	ldd	r25, Y+5	; 0x05
    404c:	ae 81       	ldd	r26, Y+6	; 0x06
    404e:	bf 81       	ldd	r27, Y+7	; 0x07
    4050:	80 30       	cpi	r24, 0x00	; 0
    4052:	2a ec       	ldi	r18, 0xCA	; 202
    4054:	92 07       	cpc	r25, r18
    4056:	2a e9       	ldi	r18, 0x9A	; 154
    4058:	a2 07       	cpc	r26, r18
    405a:	2b e3       	ldi	r18, 0x3B	; 59
    405c:	b2 07       	cpc	r27, r18
    405e:	08 f7       	brcc	.-62     	; 0x4022 <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    4060:	df 91       	pop	r29
    4062:	cf 91       	pop	r28
    4064:	1f 91       	pop	r17
    4066:	0f 91       	pop	r16
    4068:	ff 90       	pop	r15
    406a:	ef 90       	pop	r14
    406c:	08 95       	ret

0000406e <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    406e:	8f 92       	push	r8
    4070:	9f 92       	push	r9
    4072:	af 92       	push	r10
    4074:	bf 92       	push	r11
    4076:	cf 92       	push	r12
    4078:	df 92       	push	r13
    407a:	ef 92       	push	r14
    407c:	ff 92       	push	r15
    407e:	0f 93       	push	r16
    4080:	1f 93       	push	r17
    4082:	df 93       	push	r29
    4084:	cf 93       	push	r28
    4086:	cd b7       	in	r28, 0x3d	; 61
    4088:	de b7       	in	r29, 0x3e	; 62
    408a:	60 97       	sbiw	r28, 0x10	; 16
    408c:	0f b6       	in	r0, 0x3f	; 63
    408e:	f8 94       	cli
    4090:	de bf       	out	0x3e, r29	; 62
    4092:	0f be       	out	0x3f, r0	; 63
    4094:	cd bf       	out	0x3d, r28	; 61
    4096:	fc 01       	movw	r30, r24
    4098:	09 83       	std	Y+1, r16	; 0x01
    409a:	1a 83       	std	Y+2, r17	; 0x02
    409c:	2b 83       	std	Y+3, r18	; 0x03
    409e:	3c 83       	std	Y+4, r19	; 0x04
    40a0:	4d 83       	std	Y+5, r20	; 0x05
    40a2:	5e 83       	std	Y+6, r21	; 0x06
    40a4:	6f 83       	std	Y+7, r22	; 0x07
    40a6:	78 87       	std	Y+8, r23	; 0x08
    40a8:	89 86       	std	Y+9, r8	; 0x09
    40aa:	9a 86       	std	Y+10, r9	; 0x0a
    40ac:	ab 86       	std	Y+11, r10	; 0x0b
    40ae:	bc 86       	std	Y+12, r11	; 0x0c
    40b0:	cd 86       	std	Y+13, r12	; 0x0d
    40b2:	de 86       	std	Y+14, r13	; 0x0e
    40b4:	ef 86       	std	Y+15, r14	; 0x0f
    40b6:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    40b8:	e9 80       	ldd	r14, Y+1	; 0x01
    40ba:	fa 80       	ldd	r15, Y+2	; 0x02
    40bc:	0b 81       	ldd	r16, Y+3	; 0x03
    40be:	1c 81       	ldd	r17, Y+4	; 0x04
    40c0:	2d 81       	ldd	r18, Y+5	; 0x05
    40c2:	3e 81       	ldd	r19, Y+6	; 0x06
    40c4:	4f 81       	ldd	r20, Y+7	; 0x07
    40c6:	58 85       	ldd	r21, Y+8	; 0x08
    40c8:	a9 84       	ldd	r10, Y+9	; 0x09
    40ca:	ba 84       	ldd	r11, Y+10	; 0x0a
    40cc:	cb 84       	ldd	r12, Y+11	; 0x0b
    40ce:	dc 84       	ldd	r13, Y+12	; 0x0c
    40d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    40d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    40d4:	af 85       	ldd	r26, Y+15	; 0x0f
    40d6:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    40d8:	ea 14       	cp	r14, r10
    40da:	fb 04       	cpc	r15, r11
    40dc:	0c 05       	cpc	r16, r12
    40de:	1d 05       	cpc	r17, r13
    40e0:	08 f4       	brcc	.+2      	; 0x40e4 <nrk_time_sub+0x76>
    40e2:	40 c0       	rjmp	.+128    	; 0x4164 <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    40e4:	ae 14       	cp	r10, r14
    40e6:	bf 04       	cpc	r11, r15
    40e8:	c0 06       	cpc	r12, r16
    40ea:	d1 06       	cpc	r13, r17
    40ec:	91 f4       	brne	.+36     	; 0x4112 <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    40ee:	28 17       	cp	r18, r24
    40f0:	39 07       	cpc	r19, r25
    40f2:	4a 07       	cpc	r20, r26
    40f4:	5b 07       	cpc	r21, r27
    40f6:	b0 f1       	brcs	.+108    	; 0x4164 <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    40f8:	28 1b       	sub	r18, r24
    40fa:	39 0b       	sbc	r19, r25
    40fc:	4a 0b       	sbc	r20, r26
    40fe:	5b 0b       	sbc	r21, r27
    4100:	24 83       	std	Z+4, r18	; 0x04
    4102:	35 83       	std	Z+5, r19	; 0x05
    4104:	46 83       	std	Z+6, r20	; 0x06
    4106:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    4108:	10 82       	st	Z, r1
    410a:	11 82       	std	Z+1, r1	; 0x01
    410c:	12 82       	std	Z+2, r1	; 0x02
    410e:	13 82       	std	Z+3, r1	; 0x03
    4110:	27 c0       	rjmp	.+78     	; 0x4160 <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    4112:	28 17       	cp	r18, r24
    4114:	39 07       	cpc	r19, r25
    4116:	4a 07       	cpc	r20, r26
    4118:	5b 07       	cpc	r21, r27
    411a:	90 f4       	brcc	.+36     	; 0x4140 <nrk_time_sub+0xd2>
{
	high.secs--;
    411c:	08 94       	sec
    411e:	e1 08       	sbc	r14, r1
    4120:	f1 08       	sbc	r15, r1
    4122:	01 09       	sbc	r16, r1
    4124:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    4126:	ea 18       	sub	r14, r10
    4128:	fb 08       	sbc	r15, r11
    412a:	0c 09       	sbc	r16, r12
    412c:	1d 09       	sbc	r17, r13
    412e:	e0 82       	st	Z, r14
    4130:	f1 82       	std	Z+1, r15	; 0x01
    4132:	02 83       	std	Z+2, r16	; 0x02
    4134:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    4136:	20 50       	subi	r18, 0x00	; 0
    4138:	36 43       	sbci	r19, 0x36	; 54
    413a:	45 46       	sbci	r20, 0x65	; 101
    413c:	54 4c       	sbci	r21, 0xC4	; 196
    413e:	08 c0       	rjmp	.+16     	; 0x4150 <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    4140:	ea 18       	sub	r14, r10
    4142:	fb 08       	sbc	r15, r11
    4144:	0c 09       	sbc	r16, r12
    4146:	1d 09       	sbc	r17, r13
    4148:	e0 82       	st	Z, r14
    414a:	f1 82       	std	Z+1, r15	; 0x01
    414c:	02 83       	std	Z+2, r16	; 0x02
    414e:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    4150:	28 1b       	sub	r18, r24
    4152:	39 0b       	sbc	r19, r25
    4154:	4a 0b       	sbc	r20, r26
    4156:	5b 0b       	sbc	r21, r27
    4158:	24 83       	std	Z+4, r18	; 0x04
    415a:	35 83       	std	Z+5, r19	; 0x05
    415c:	46 83       	std	Z+6, r20	; 0x06
    415e:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    4160:	81 e0       	ldi	r24, 0x01	; 1
    4162:	01 c0       	rjmp	.+2      	; 0x4166 <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4164:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    4166:	60 96       	adiw	r28, 0x10	; 16
    4168:	0f b6       	in	r0, 0x3f	; 63
    416a:	f8 94       	cli
    416c:	de bf       	out	0x3e, r29	; 62
    416e:	0f be       	out	0x3f, r0	; 63
    4170:	cd bf       	out	0x3d, r28	; 61
    4172:	cf 91       	pop	r28
    4174:	df 91       	pop	r29
    4176:	1f 91       	pop	r17
    4178:	0f 91       	pop	r16
    417a:	ff 90       	pop	r15
    417c:	ef 90       	pop	r14
    417e:	df 90       	pop	r13
    4180:	cf 90       	pop	r12
    4182:	bf 90       	pop	r11
    4184:	af 90       	pop	r10
    4186:	9f 90       	pop	r9
    4188:	8f 90       	pop	r8
    418a:	08 95       	ret

0000418c <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    418c:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    418e:	14 c0       	rjmp	.+40     	; 0x41b8 <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    4190:	20 50       	subi	r18, 0x00	; 0
    4192:	3a 4c       	sbci	r19, 0xCA	; 202
    4194:	4a 49       	sbci	r20, 0x9A	; 154
    4196:	5b 43       	sbci	r21, 0x3B	; 59
    4198:	24 83       	std	Z+4, r18	; 0x04
    419a:	35 83       	std	Z+5, r19	; 0x05
    419c:	46 83       	std	Z+6, r20	; 0x06
    419e:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    41a0:	20 81       	ld	r18, Z
    41a2:	31 81       	ldd	r19, Z+1	; 0x01
    41a4:	42 81       	ldd	r20, Z+2	; 0x02
    41a6:	53 81       	ldd	r21, Z+3	; 0x03
    41a8:	2f 5f       	subi	r18, 0xFF	; 255
    41aa:	3f 4f       	sbci	r19, 0xFF	; 255
    41ac:	4f 4f       	sbci	r20, 0xFF	; 255
    41ae:	5f 4f       	sbci	r21, 0xFF	; 255
    41b0:	20 83       	st	Z, r18
    41b2:	31 83       	std	Z+1, r19	; 0x01
    41b4:	42 83       	std	Z+2, r20	; 0x02
    41b6:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    41b8:	24 81       	ldd	r18, Z+4	; 0x04
    41ba:	35 81       	ldd	r19, Z+5	; 0x05
    41bc:	46 81       	ldd	r20, Z+6	; 0x06
    41be:	57 81       	ldd	r21, Z+7	; 0x07
    41c0:	20 30       	cpi	r18, 0x00	; 0
    41c2:	8a ec       	ldi	r24, 0xCA	; 202
    41c4:	38 07       	cpc	r19, r24
    41c6:	8a e9       	ldi	r24, 0x9A	; 154
    41c8:	48 07       	cpc	r20, r24
    41ca:	8b e3       	ldi	r24, 0x3B	; 59
    41cc:	58 07       	cpc	r21, r24
    41ce:	00 f7       	brcc	.-64     	; 0x4190 <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    41d0:	08 95       	ret

000041d2 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    41d2:	8f 92       	push	r8
    41d4:	9f 92       	push	r9
    41d6:	af 92       	push	r10
    41d8:	bf 92       	push	r11
    41da:	cf 92       	push	r12
    41dc:	df 92       	push	r13
    41de:	ef 92       	push	r14
    41e0:	ff 92       	push	r15
    41e2:	0f 93       	push	r16
    41e4:	1f 93       	push	r17
    41e6:	df 93       	push	r29
    41e8:	cf 93       	push	r28
    41ea:	cd b7       	in	r28, 0x3d	; 61
    41ec:	de b7       	in	r29, 0x3e	; 62
    41ee:	60 97       	sbiw	r28, 0x10	; 16
    41f0:	0f b6       	in	r0, 0x3f	; 63
    41f2:	f8 94       	cli
    41f4:	de bf       	out	0x3e, r29	; 62
    41f6:	0f be       	out	0x3f, r0	; 63
    41f8:	cd bf       	out	0x3d, r28	; 61
    41fa:	09 83       	std	Y+1, r16	; 0x01
    41fc:	1a 83       	std	Y+2, r17	; 0x02
    41fe:	2b 83       	std	Y+3, r18	; 0x03
    4200:	3c 83       	std	Y+4, r19	; 0x04
    4202:	4d 83       	std	Y+5, r20	; 0x05
    4204:	5e 83       	std	Y+6, r21	; 0x06
    4206:	6f 83       	std	Y+7, r22	; 0x07
    4208:	78 87       	std	Y+8, r23	; 0x08
    420a:	89 86       	std	Y+9, r8	; 0x09
    420c:	9a 86       	std	Y+10, r9	; 0x0a
    420e:	ab 86       	std	Y+11, r10	; 0x0b
    4210:	bc 86       	std	Y+12, r11	; 0x0c
    4212:	cd 86       	std	Y+13, r12	; 0x0d
    4214:	de 86       	std	Y+14, r13	; 0x0e
    4216:	ef 86       	std	Y+15, r14	; 0x0f
    4218:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    421a:	29 85       	ldd	r18, Y+9	; 0x09
    421c:	3a 85       	ldd	r19, Y+10	; 0x0a
    421e:	4b 85       	ldd	r20, Y+11	; 0x0b
    4220:	5c 85       	ldd	r21, Y+12	; 0x0c
    4222:	e9 80       	ldd	r14, Y+1	; 0x01
    4224:	fa 80       	ldd	r15, Y+2	; 0x02
    4226:	0b 81       	ldd	r16, Y+3	; 0x03
    4228:	1c 81       	ldd	r17, Y+4	; 0x04
    422a:	2e 0d       	add	r18, r14
    422c:	3f 1d       	adc	r19, r15
    422e:	40 1f       	adc	r20, r16
    4230:	51 1f       	adc	r21, r17
    4232:	fc 01       	movw	r30, r24
    4234:	20 83       	st	Z, r18
    4236:	31 83       	std	Z+1, r19	; 0x01
    4238:	42 83       	std	Z+2, r20	; 0x02
    423a:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    423c:	2d 85       	ldd	r18, Y+13	; 0x0d
    423e:	3e 85       	ldd	r19, Y+14	; 0x0e
    4240:	4f 85       	ldd	r20, Y+15	; 0x0f
    4242:	58 89       	ldd	r21, Y+16	; 0x10
    4244:	ed 80       	ldd	r14, Y+5	; 0x05
    4246:	fe 80       	ldd	r15, Y+6	; 0x06
    4248:	0f 81       	ldd	r16, Y+7	; 0x07
    424a:	18 85       	ldd	r17, Y+8	; 0x08
    424c:	2e 0d       	add	r18, r14
    424e:	3f 1d       	adc	r19, r15
    4250:	40 1f       	adc	r20, r16
    4252:	51 1f       	adc	r21, r17
    4254:	24 83       	std	Z+4, r18	; 0x04
    4256:	35 83       	std	Z+5, r19	; 0x05
    4258:	46 83       	std	Z+6, r20	; 0x06
    425a:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    425c:	0e 94 c6 20 	call	0x418c	; 0x418c <nrk_time_compact_nanos>
return NRK_OK;
}
    4260:	81 e0       	ldi	r24, 0x01	; 1
    4262:	60 96       	adiw	r28, 0x10	; 16
    4264:	0f b6       	in	r0, 0x3f	; 63
    4266:	f8 94       	cli
    4268:	de bf       	out	0x3e, r29	; 62
    426a:	0f be       	out	0x3f, r0	; 63
    426c:	cd bf       	out	0x3d, r28	; 61
    426e:	cf 91       	pop	r28
    4270:	df 91       	pop	r29
    4272:	1f 91       	pop	r17
    4274:	0f 91       	pop	r16
    4276:	ff 90       	pop	r15
    4278:	ef 90       	pop	r14
    427a:	df 90       	pop	r13
    427c:	cf 90       	pop	r12
    427e:	bf 90       	pop	r11
    4280:	af 90       	pop	r10
    4282:	9f 90       	pop	r9
    4284:	8f 90       	pop	r8
    4286:	08 95       	ret

00004288 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4288:	60 93 56 06 	sts	0x0656, r22
    428c:	70 93 57 06 	sts	0x0657, r23
    4290:	80 93 58 06 	sts	0x0658, r24
    4294:	90 93 59 06 	sts	0x0659, r25
  nrk_system_time.nano_secs=nano_secs;
    4298:	20 93 5a 06 	sts	0x065A, r18
    429c:	30 93 5b 06 	sts	0x065B, r19
    42a0:	40 93 5c 06 	sts	0x065C, r20
    42a4:	50 93 5d 06 	sts	0x065D, r21
}
    42a8:	08 95       	ret

000042aa <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    42aa:	8f 92       	push	r8
    42ac:	9f 92       	push	r9
    42ae:	af 92       	push	r10
    42b0:	bf 92       	push	r11
    42b2:	cf 92       	push	r12
    42b4:	df 92       	push	r13
    42b6:	ef 92       	push	r14
    42b8:	ff 92       	push	r15
    42ba:	0f 93       	push	r16
    42bc:	1f 93       	push	r17
    42be:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    42c0:	20 81       	ld	r18, Z
    42c2:	31 81       	ldd	r19, Z+1	; 0x01
    42c4:	42 81       	ldd	r20, Z+2	; 0x02
    42c6:	53 81       	ldd	r21, Z+3	; 0x03
    42c8:	64 81       	ldd	r22, Z+4	; 0x04
    42ca:	75 81       	ldd	r23, Z+5	; 0x05
    42cc:	86 81       	ldd	r24, Z+6	; 0x06
    42ce:	97 81       	ldd	r25, Z+7	; 0x07
    42d0:	21 15       	cp	r18, r1
    42d2:	31 05       	cpc	r19, r1
    42d4:	41 05       	cpc	r20, r1
    42d6:	51 05       	cpc	r21, r1
    42d8:	09 f4       	brne	.+2      	; 0x42dc <_nrk_time_to_ticks+0x32>
    42da:	61 c0       	rjmp	.+194    	; 0x439e <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    42dc:	22 34       	cpi	r18, 0x42	; 66
    42de:	31 05       	cpc	r19, r1
    42e0:	41 05       	cpc	r20, r1
    42e2:	51 05       	cpc	r21, r1
    42e4:	08 f0       	brcs	.+2      	; 0x42e8 <_nrk_time_to_ticks+0x3e>
    42e6:	62 c0       	rjmp	.+196    	; 0x43ac <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    42e8:	5b 01       	movw	r10, r22
    42ea:	6c 01       	movw	r12, r24
    42ec:	ee 24       	eor	r14, r14
    42ee:	ff 24       	eor	r15, r15
    42f0:	87 01       	movw	r16, r14
    42f2:	60 e0       	ldi	r22, 0x00	; 0
    42f4:	38 c0       	rjmp	.+112    	; 0x4366 <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    42f6:	8a 2c       	mov	r8, r10
    42f8:	ab 2d       	mov	r26, r11
    42fa:	a6 53       	subi	r26, 0x36	; 54
    42fc:	f1 e0       	ldi	r31, 0x01	; 1
    42fe:	ab 15       	cp	r26, r11
    4300:	08 f0       	brcs	.+2      	; 0x4304 <_nrk_time_to_ticks+0x5a>
    4302:	f0 e0       	ldi	r31, 0x00	; 0
    4304:	8c 2d       	mov	r24, r12
    4306:	86 56       	subi	r24, 0x66	; 102
    4308:	91 e0       	ldi	r25, 0x01	; 1
    430a:	8c 15       	cp	r24, r12
    430c:	08 f0       	brcs	.+2      	; 0x4310 <_nrk_time_to_ticks+0x66>
    430e:	90 e0       	ldi	r25, 0x00	; 0
    4310:	f8 0f       	add	r31, r24
    4312:	71 e0       	ldi	r23, 0x01	; 1
    4314:	f8 17       	cp	r31, r24
    4316:	08 f0       	brcs	.+2      	; 0x431a <_nrk_time_to_ticks+0x70>
    4318:	70 e0       	ldi	r23, 0x00	; 0
    431a:	97 2b       	or	r25, r23
    431c:	7d 2d       	mov	r23, r13
    431e:	75 5c       	subi	r23, 0xC5	; 197
    4320:	e1 e0       	ldi	r30, 0x01	; 1
    4322:	7d 15       	cp	r23, r13
    4324:	08 f0       	brcs	.+2      	; 0x4328 <_nrk_time_to_ticks+0x7e>
    4326:	e0 e0       	ldi	r30, 0x00	; 0
    4328:	97 0f       	add	r25, r23
    432a:	81 e0       	ldi	r24, 0x01	; 1
    432c:	97 17       	cp	r25, r23
    432e:	08 f0       	brcs	.+2      	; 0x4332 <_nrk_time_to_ticks+0x88>
    4330:	80 e0       	ldi	r24, 0x00	; 0
    4332:	8e 2b       	or	r24, r30
    4334:	8e 0d       	add	r24, r14
    4336:	e1 e0       	ldi	r30, 0x01	; 1
    4338:	8e 15       	cp	r24, r14
    433a:	08 f0       	brcs	.+2      	; 0x433e <_nrk_time_to_ticks+0x94>
    433c:	e0 e0       	ldi	r30, 0x00	; 0
    433e:	ef 0d       	add	r30, r15
    4340:	71 e0       	ldi	r23, 0x01	; 1
    4342:	ef 15       	cp	r30, r15
    4344:	08 f0       	brcs	.+2      	; 0x4348 <_nrk_time_to_ticks+0x9e>
    4346:	70 e0       	ldi	r23, 0x00	; 0
    4348:	70 0f       	add	r23, r16
    434a:	b1 e0       	ldi	r27, 0x01	; 1
    434c:	70 17       	cp	r23, r16
    434e:	08 f0       	brcs	.+2      	; 0x4352 <_nrk_time_to_ticks+0xa8>
    4350:	b0 e0       	ldi	r27, 0x00	; 0
    4352:	b1 0f       	add	r27, r17
    4354:	a8 2c       	mov	r10, r8
    4356:	ba 2e       	mov	r11, r26
    4358:	cf 2e       	mov	r12, r31
    435a:	d9 2e       	mov	r13, r25
    435c:	e8 2e       	mov	r14, r24
    435e:	fe 2e       	mov	r15, r30
    4360:	07 2f       	mov	r16, r23
    4362:	1b 2f       	mov	r17, r27
    4364:	6f 5f       	subi	r22, 0xFF	; 255
    4366:	86 2f       	mov	r24, r22
    4368:	90 e0       	ldi	r25, 0x00	; 0
    436a:	a0 e0       	ldi	r26, 0x00	; 0
    436c:	b0 e0       	ldi	r27, 0x00	; 0
    436e:	82 17       	cp	r24, r18
    4370:	93 07       	cpc	r25, r19
    4372:	a4 07       	cpc	r26, r20
    4374:	b5 07       	cpc	r27, r21
    4376:	08 f4       	brcc	.+2      	; 0x437a <_nrk_time_to_ticks+0xd0>
    4378:	be cf       	rjmp	.-132    	; 0x42f6 <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    437a:	95 01       	movw	r18, r10
    437c:	a6 01       	movw	r20, r12
    437e:	b7 01       	movw	r22, r14
    4380:	c8 01       	movw	r24, r16
    4382:	a3 eb       	ldi	r26, 0xB3	; 179
    4384:	aa 2e       	mov	r10, r26
    4386:	f6 ee       	ldi	r31, 0xE6	; 230
    4388:	bf 2e       	mov	r11, r31
    438a:	ee e0       	ldi	r30, 0x0E	; 14
    438c:	ce 2e       	mov	r12, r30
    438e:	dd 24       	eor	r13, r13
    4390:	ee 24       	eor	r14, r14
    4392:	ff 24       	eor	r15, r15
    4394:	00 e0       	ldi	r16, 0x00	; 0
    4396:	10 e0       	ldi	r17, 0x00	; 0
    4398:	0e 94 e0 32 	call	0x65c0	; 0x65c0 <__udivdi3>
    439c:	09 c0       	rjmp	.+18     	; 0x43b0 <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    439e:	23 eb       	ldi	r18, 0xB3	; 179
    43a0:	36 ee       	ldi	r19, 0xE6	; 230
    43a2:	4e e0       	ldi	r20, 0x0E	; 14
    43a4:	50 e0       	ldi	r21, 0x00	; 0
    43a6:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    43aa:	02 c0       	rjmp	.+4      	; 0x43b0 <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    43ac:	20 e0       	ldi	r18, 0x00	; 0
    43ae:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    43b0:	c9 01       	movw	r24, r18
    43b2:	1f 91       	pop	r17
    43b4:	0f 91       	pop	r16
    43b6:	ff 90       	pop	r15
    43b8:	ef 90       	pop	r14
    43ba:	df 90       	pop	r13
    43bc:	cf 90       	pop	r12
    43be:	bf 90       	pop	r11
    43c0:	af 90       	pop	r10
    43c2:	9f 90       	pop	r9
    43c4:	8f 90       	pop	r8
    43c6:	08 95       	ret

000043c8 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    43c8:	ef 92       	push	r14
    43ca:	ff 92       	push	r15
    43cc:	0f 93       	push	r16
    43ce:	1f 93       	push	r17
    43d0:	df 93       	push	r29
    43d2:	cf 93       	push	r28
    43d4:	cd b7       	in	r28, 0x3d	; 61
    43d6:	de b7       	in	r29, 0x3e	; 62
    43d8:	28 97       	sbiw	r28, 0x08	; 8
    43da:	0f b6       	in	r0, 0x3f	; 63
    43dc:	f8 94       	cli
    43de:	de bf       	out	0x3e, r29	; 62
    43e0:	0f be       	out	0x3f, r0	; 63
    43e2:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    43e4:	7b 01       	movw	r14, r22
    43e6:	8c 01       	movw	r16, r24
    43e8:	ba e0       	ldi	r27, 0x0A	; 10
    43ea:	16 95       	lsr	r17
    43ec:	07 95       	ror	r16
    43ee:	f7 94       	ror	r15
    43f0:	e7 94       	ror	r14
    43f2:	ba 95       	dec	r27
    43f4:	d1 f7       	brne	.-12     	; 0x43ea <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    43f6:	e9 82       	std	Y+1, r14	; 0x01
    43f8:	fa 82       	std	Y+2, r15	; 0x02
    43fa:	0b 83       	std	Y+3, r16	; 0x03
    43fc:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    43fe:	73 70       	andi	r23, 0x03	; 3
    4400:	80 70       	andi	r24, 0x00	; 0
    4402:	90 70       	andi	r25, 0x00	; 0
    4404:	23 eb       	ldi	r18, 0xB3	; 179
    4406:	36 ee       	ldi	r19, 0xE6	; 230
    4408:	4e e0       	ldi	r20, 0x0E	; 14
    440a:	50 e0       	ldi	r21, 0x00	; 0
    440c:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4410:	6d 83       	std	Y+5, r22	; 0x05
    4412:	7e 83       	std	Y+6, r23	; 0x06
    4414:	8f 83       	std	Y+7, r24	; 0x07
    4416:	98 87       	std	Y+8, r25	; 0x08
    4418:	2e 2d       	mov	r18, r14
    441a:	3a 81       	ldd	r19, Y+2	; 0x02
    441c:	4b 81       	ldd	r20, Y+3	; 0x03
    441e:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    4420:	28 96       	adiw	r28, 0x08	; 8
    4422:	0f b6       	in	r0, 0x3f	; 63
    4424:	f8 94       	cli
    4426:	de bf       	out	0x3e, r29	; 62
    4428:	0f be       	out	0x3f, r0	; 63
    442a:	cd bf       	out	0x3d, r28	; 61
    442c:	cf 91       	pop	r28
    442e:	df 91       	pop	r29
    4430:	1f 91       	pop	r17
    4432:	0f 91       	pop	r16
    4434:	ff 90       	pop	r15
    4436:	ef 90       	pop	r14
    4438:	08 95       	ret

0000443a <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    443a:	8f 92       	push	r8
    443c:	9f 92       	push	r9
    443e:	af 92       	push	r10
    4440:	bf 92       	push	r11
    4442:	cf 92       	push	r12
    4444:	df 92       	push	r13
    4446:	ef 92       	push	r14
    4448:	ff 92       	push	r15
    444a:	0f 93       	push	r16
    444c:	1f 93       	push	r17
    444e:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4450:	20 81       	ld	r18, Z
    4452:	31 81       	ldd	r19, Z+1	; 0x01
    4454:	42 81       	ldd	r20, Z+2	; 0x02
    4456:	53 81       	ldd	r21, Z+3	; 0x03
    4458:	64 81       	ldd	r22, Z+4	; 0x04
    445a:	75 81       	ldd	r23, Z+5	; 0x05
    445c:	86 81       	ldd	r24, Z+6	; 0x06
    445e:	97 81       	ldd	r25, Z+7	; 0x07
    4460:	21 15       	cp	r18, r1
    4462:	31 05       	cpc	r19, r1
    4464:	41 05       	cpc	r20, r1
    4466:	51 05       	cpc	r21, r1
    4468:	09 f4       	brne	.+2      	; 0x446c <_nrk_time_to_ticks_long+0x32>
    446a:	5b c0       	rjmp	.+182    	; 0x4522 <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    446c:	5b 01       	movw	r10, r22
    446e:	6c 01       	movw	r12, r24
    4470:	ee 24       	eor	r14, r14
    4472:	ff 24       	eor	r15, r15
    4474:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4476:	60 e0       	ldi	r22, 0x00	; 0
    4478:	38 c0       	rjmp	.+112    	; 0x44ea <_nrk_time_to_ticks_long+0xb0>
    447a:	8a 2c       	mov	r8, r10
    447c:	ab 2d       	mov	r26, r11
    447e:	a6 53       	subi	r26, 0x36	; 54
    4480:	f1 e0       	ldi	r31, 0x01	; 1
    4482:	ab 15       	cp	r26, r11
    4484:	08 f0       	brcs	.+2      	; 0x4488 <_nrk_time_to_ticks_long+0x4e>
    4486:	f0 e0       	ldi	r31, 0x00	; 0
    4488:	8c 2d       	mov	r24, r12
    448a:	86 56       	subi	r24, 0x66	; 102
    448c:	91 e0       	ldi	r25, 0x01	; 1
    448e:	8c 15       	cp	r24, r12
    4490:	08 f0       	brcs	.+2      	; 0x4494 <_nrk_time_to_ticks_long+0x5a>
    4492:	90 e0       	ldi	r25, 0x00	; 0
    4494:	f8 0f       	add	r31, r24
    4496:	71 e0       	ldi	r23, 0x01	; 1
    4498:	f8 17       	cp	r31, r24
    449a:	08 f0       	brcs	.+2      	; 0x449e <_nrk_time_to_ticks_long+0x64>
    449c:	70 e0       	ldi	r23, 0x00	; 0
    449e:	97 2b       	or	r25, r23
    44a0:	7d 2d       	mov	r23, r13
    44a2:	75 5c       	subi	r23, 0xC5	; 197
    44a4:	e1 e0       	ldi	r30, 0x01	; 1
    44a6:	7d 15       	cp	r23, r13
    44a8:	08 f0       	brcs	.+2      	; 0x44ac <_nrk_time_to_ticks_long+0x72>
    44aa:	e0 e0       	ldi	r30, 0x00	; 0
    44ac:	97 0f       	add	r25, r23
    44ae:	81 e0       	ldi	r24, 0x01	; 1
    44b0:	97 17       	cp	r25, r23
    44b2:	08 f0       	brcs	.+2      	; 0x44b6 <_nrk_time_to_ticks_long+0x7c>
    44b4:	80 e0       	ldi	r24, 0x00	; 0
    44b6:	8e 2b       	or	r24, r30
    44b8:	8e 0d       	add	r24, r14
    44ba:	e1 e0       	ldi	r30, 0x01	; 1
    44bc:	8e 15       	cp	r24, r14
    44be:	08 f0       	brcs	.+2      	; 0x44c2 <_nrk_time_to_ticks_long+0x88>
    44c0:	e0 e0       	ldi	r30, 0x00	; 0
    44c2:	ef 0d       	add	r30, r15
    44c4:	71 e0       	ldi	r23, 0x01	; 1
    44c6:	ef 15       	cp	r30, r15
    44c8:	08 f0       	brcs	.+2      	; 0x44cc <_nrk_time_to_ticks_long+0x92>
    44ca:	70 e0       	ldi	r23, 0x00	; 0
    44cc:	70 0f       	add	r23, r16
    44ce:	b1 e0       	ldi	r27, 0x01	; 1
    44d0:	70 17       	cp	r23, r16
    44d2:	08 f0       	brcs	.+2      	; 0x44d6 <_nrk_time_to_ticks_long+0x9c>
    44d4:	b0 e0       	ldi	r27, 0x00	; 0
    44d6:	b1 0f       	add	r27, r17
    44d8:	a8 2c       	mov	r10, r8
    44da:	ba 2e       	mov	r11, r26
    44dc:	cf 2e       	mov	r12, r31
    44de:	d9 2e       	mov	r13, r25
    44e0:	e8 2e       	mov	r14, r24
    44e2:	fe 2e       	mov	r15, r30
    44e4:	07 2f       	mov	r16, r23
    44e6:	1b 2f       	mov	r17, r27
    44e8:	6f 5f       	subi	r22, 0xFF	; 255
    44ea:	86 2f       	mov	r24, r22
    44ec:	90 e0       	ldi	r25, 0x00	; 0
    44ee:	a0 e0       	ldi	r26, 0x00	; 0
    44f0:	b0 e0       	ldi	r27, 0x00	; 0
    44f2:	82 17       	cp	r24, r18
    44f4:	93 07       	cpc	r25, r19
    44f6:	a4 07       	cpc	r26, r20
    44f8:	b5 07       	cpc	r27, r21
    44fa:	08 f4       	brcc	.+2      	; 0x44fe <_nrk_time_to_ticks_long+0xc4>
    44fc:	be cf       	rjmp	.-132    	; 0x447a <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    44fe:	95 01       	movw	r18, r10
    4500:	a6 01       	movw	r20, r12
    4502:	b7 01       	movw	r22, r14
    4504:	c8 01       	movw	r24, r16
    4506:	e3 eb       	ldi	r30, 0xB3	; 179
    4508:	ae 2e       	mov	r10, r30
    450a:	06 ee       	ldi	r16, 0xE6	; 230
    450c:	b0 2e       	mov	r11, r16
    450e:	1e e0       	ldi	r17, 0x0E	; 14
    4510:	c1 2e       	mov	r12, r17
    4512:	dd 24       	eor	r13, r13
    4514:	ee 24       	eor	r14, r14
    4516:	ff 24       	eor	r15, r15
    4518:	00 e0       	ldi	r16, 0x00	; 0
    451a:	10 e0       	ldi	r17, 0x00	; 0
    451c:	0e 94 e0 32 	call	0x65c0	; 0x65c0 <__udivdi3>
    4520:	06 c0       	rjmp	.+12     	; 0x452e <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    4522:	23 eb       	ldi	r18, 0xB3	; 179
    4524:	36 ee       	ldi	r19, 0xE6	; 230
    4526:	4e e0       	ldi	r20, 0x0E	; 14
    4528:	50 e0       	ldi	r21, 0x00	; 0
    452a:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    452e:	b9 01       	movw	r22, r18
    4530:	ca 01       	movw	r24, r20
}
return ticks;
}
    4532:	1f 91       	pop	r17
    4534:	0f 91       	pop	r16
    4536:	ff 90       	pop	r15
    4538:	ef 90       	pop	r14
    453a:	df 90       	pop	r13
    453c:	cf 90       	pop	r12
    453e:	bf 90       	pop	r11
    4540:	af 90       	pop	r10
    4542:	9f 90       	pop	r9
    4544:	8f 90       	pop	r8
    4546:	08 95       	ret

00004548 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    4548:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    454a:	11 e0       	ldi	r17, 0x01	; 1
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    454c:	0e 94 f4 18 	call	0x31e8	; 0x31e8 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    4550:	0e 94 8b 25 	call	0x4b16	; 0x4b16 <_nrk_get_next_wakeup>
    4554:	85 31       	cpi	r24, 0x15	; 21
    4556:	10 f4       	brcc	.+4      	; 0x455c <nrk_idle_task+0x14>
    {
	    _nrk_cpu_state=CPU_IDLE;
    4558:	10 93 53 06 	sts	0x0653, r17
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    455c:	0e 94 fd 26 	call	0x4dfa	; 0x4dfa <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    4560:	80 91 d8 04 	lds	r24, 0x04D8
    4564:	85 35       	cpi	r24, 0x55	; 85
    4566:	19 f0       	breq	.+6      	; 0x456e <nrk_idle_task+0x26>
    4568:	88 e0       	ldi	r24, 0x08	; 8
    456a:	0e 94 03 18 	call	0x3006	; 0x3006 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    456e:	80 91 7e 10 	lds	r24, 0x107E
    4572:	85 35       	cpi	r24, 0x55	; 85
    4574:	59 f3       	breq	.-42     	; 0x454c <nrk_idle_task+0x4>
    4576:	88 e0       	ldi	r24, 0x08	; 8
    4578:	0e 94 03 18 	call	0x3006	; 0x3006 <nrk_error_add>
    457c:	e7 cf       	rjmp	.-50     	; 0x454c <nrk_idle_task+0x4>

0000457e <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    457e:	2f 92       	push	r2
    4580:	3f 92       	push	r3
    4582:	4f 92       	push	r4
    4584:	5f 92       	push	r5
    4586:	6f 92       	push	r6
    4588:	7f 92       	push	r7
    458a:	8f 92       	push	r8
    458c:	9f 92       	push	r9
    458e:	af 92       	push	r10
    4590:	bf 92       	push	r11
    4592:	cf 92       	push	r12
    4594:	df 92       	push	r13
    4596:	ef 92       	push	r14
    4598:	ff 92       	push	r15
    459a:	0f 93       	push	r16
    459c:	1f 93       	push	r17
    459e:	df 93       	push	r29
    45a0:	cf 93       	push	r28
    45a2:	0f 92       	push	r0
    45a4:	cd b7       	in	r28, 0x3d	; 61
    45a6:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    45a8:	0e 94 8a 25 	call	0x4b14	; 0x4b14 <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    45ac:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>


#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    45b0:	0e 94 06 25 	call	0x4a0c	; 0x4a0c <_nrk_high_speed_timer_reset>
    start_time_stamp=_nrk_high_speed_timer_get();
    45b4:	0e 94 0c 25 	call	0x4a18	; 0x4a18 <_nrk_high_speed_timer_get>
    45b8:	2c 01       	movw	r4, r24
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    45ba:	8a ef       	ldi	r24, 0xFA	; 250
    45bc:	0e 94 8e 25 	call	0x4b1c	; 0x4b1c <_nrk_set_next_wakeup>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    45c0:	60 91 d6 04 	lds	r22, 0x04D6
    45c4:	70 e0       	ldi	r23, 0x00	; 0
    45c6:	80 e0       	ldi	r24, 0x00	; 0
    45c8:	90 e0       	ldi	r25, 0x00	; 0
    45ca:	23 eb       	ldi	r18, 0xB3	; 179
    45cc:	36 ee       	ldi	r19, 0xE6	; 230
    45ce:	4e e0       	ldi	r20, 0x0E	; 14
    45d0:	50 e0       	ldi	r21, 0x00	; 0
    45d2:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    45d6:	7b 01       	movw	r14, r22
    45d8:	8c 01       	movw	r16, r24
    45da:	80 91 5a 06 	lds	r24, 0x065A
    45de:	90 91 5b 06 	lds	r25, 0x065B
    45e2:	a0 91 5c 06 	lds	r26, 0x065C
    45e6:	b0 91 5d 06 	lds	r27, 0x065D
    45ea:	e8 0e       	add	r14, r24
    45ec:	f9 1e       	adc	r15, r25
    45ee:	0a 1f       	adc	r16, r26
    45f0:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    45f2:	c8 01       	movw	r24, r16
    45f4:	b7 01       	movw	r22, r14
    45f6:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    45fa:	e6 1a       	sub	r14, r22
    45fc:	f7 0a       	sbc	r15, r23
    45fe:	08 0b       	sbc	r16, r24
    4600:	19 0b       	sbc	r17, r25
    4602:	80 91 56 06 	lds	r24, 0x0656
    4606:	90 91 57 06 	lds	r25, 0x0657
    460a:	a0 91 58 06 	lds	r26, 0x0658
    460e:	b0 91 59 06 	lds	r27, 0x0659

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4612:	73 eb       	ldi	r23, 0xB3	; 179
    4614:	a7 2e       	mov	r10, r23
    4616:	76 ee       	ldi	r23, 0xE6	; 230
    4618:	b7 2e       	mov	r11, r23
    461a:	7e e0       	ldi	r23, 0x0E	; 14
    461c:	c7 2e       	mov	r12, r23
    461e:	d1 2c       	mov	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    4620:	14 c0       	rjmp	.+40     	; 0x464a <_nrk_scheduler+0xcc>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    4622:	80 e0       	ldi	r24, 0x00	; 0
    4624:	96 e3       	ldi	r25, 0x36	; 54
    4626:	a5 e6       	ldi	r26, 0x65	; 101
    4628:	b4 ec       	ldi	r27, 0xC4	; 196
    462a:	e8 0e       	add	r14, r24
    462c:	f9 1e       	adc	r15, r25
    462e:	0a 1f       	adc	r16, r26
    4630:	1b 1f       	adc	r17, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4632:	c8 01       	movw	r24, r16
    4634:	b7 01       	movw	r22, r14
    4636:	a6 01       	movw	r20, r12
    4638:	95 01       	movw	r18, r10
    463a:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    463e:	e6 1a       	sub	r14, r22
    4640:	f7 0a       	sbc	r15, r23
    4642:	08 0b       	sbc	r16, r24
    4644:	19 0b       	sbc	r17, r25
    4646:	d4 01       	movw	r26, r8
    4648:	c3 01       	movw	r24, r6
    464a:	3c 01       	movw	r6, r24
    464c:	4d 01       	movw	r8, r26
    464e:	08 94       	sec
    4650:	61 1c       	adc	r6, r1
    4652:	71 1c       	adc	r7, r1
    4654:	81 1c       	adc	r8, r1
    4656:	91 1c       	adc	r9, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    4658:	e0 e0       	ldi	r30, 0x00	; 0
    465a:	ee 16       	cp	r14, r30
    465c:	ea ec       	ldi	r30, 0xCA	; 202
    465e:	fe 06       	cpc	r15, r30
    4660:	ea e9       	ldi	r30, 0x9A	; 154
    4662:	0e 07       	cpc	r16, r30
    4664:	eb e3       	ldi	r30, 0x3B	; 59
    4666:	1e 07       	cpc	r17, r30
    4668:	e0 f6       	brcc	.-72     	; 0x4622 <_nrk_scheduler+0xa4>
    466a:	80 93 56 06 	sts	0x0656, r24
    466e:	90 93 57 06 	sts	0x0657, r25
    4672:	a0 93 58 06 	sts	0x0658, r26
    4676:	b0 93 59 06 	sts	0x0659, r27
    467a:	e0 92 5a 06 	sts	0x065A, r14
    467e:	f0 92 5b 06 	sts	0x065B, r15
    4682:	00 93 5c 06 	sts	0x065C, r16
    4686:	10 93 5d 06 	sts	0x065D, r17
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    468a:	e0 91 5f 06 	lds	r30, 0x065F
    468e:	f0 91 60 06 	lds	r31, 0x0660
    4692:	85 81       	ldd	r24, Z+5	; 0x05
    4694:	88 23       	and	r24, r24
    4696:	b9 f0       	breq	.+46     	; 0x46c6 <_nrk_scheduler+0x148>
    4698:	81 85       	ldd	r24, Z+9	; 0x09
    469a:	84 30       	cpi	r24, 0x04	; 4
    469c:	a1 f0       	breq	.+40     	; 0x46c6 <_nrk_scheduler+0x148>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    469e:	87 81       	ldd	r24, Z+7	; 0x07
    46a0:	82 30       	cpi	r24, 0x02	; 2
    46a2:	29 f0       	breq	.+10     	; 0x46ae <_nrk_scheduler+0x130>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    46a4:	88 23       	and	r24, r24
    46a6:	41 f0       	breq	.+16     	; 0x46b8 <_nrk_scheduler+0x13a>
    46a8:	86 81       	ldd	r24, Z+6	; 0x06
    46aa:	88 23       	and	r24, r24
    46ac:	11 f4       	brne	.+4      	; 0x46b2 <_nrk_scheduler+0x134>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    46ae:	85 e0       	ldi	r24, 0x05	; 5
    46b0:	01 c0       	rjmp	.+2      	; 0x46b4 <_nrk_scheduler+0x136>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    46b2:	83 e0       	ldi	r24, 0x03	; 3
    46b4:	81 87       	std	Z+9, r24	; 0x09
    46b6:	04 c0       	rjmp	.+8      	; 0x46c0 <_nrk_scheduler+0x142>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    46b8:	83 e0       	ldi	r24, 0x03	; 3
    46ba:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    46bc:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    46be:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    46c0:	80 85       	ldd	r24, Z+8	; 0x08
    46c2:	0e 94 3c 1d 	call	0x3a78	; 0x3a78 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    46c6:	e0 91 5f 06 	lds	r30, 0x065F
    46ca:	f0 91 60 06 	lds	r31, 0x0660
    46ce:	85 8d       	ldd	r24, Z+29	; 0x1d
    46d0:	96 8d       	ldd	r25, Z+30	; 0x1e
    46d2:	00 97       	sbiw	r24, 0x00	; 0
    46d4:	99 f1       	breq	.+102    	; 0x473c <_nrk_scheduler+0x1be>
    46d6:	60 85       	ldd	r22, Z+8	; 0x08
    46d8:	66 23       	and	r22, r22
    46da:	81 f1       	breq	.+96     	; 0x473c <_nrk_scheduler+0x1be>
    46dc:	81 85       	ldd	r24, Z+9	; 0x09
    46de:	84 30       	cpi	r24, 0x04	; 4
    46e0:	69 f1       	breq	.+90     	; 0x473c <_nrk_scheduler+0x1be>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    46e2:	21 8d       	ldd	r18, Z+25	; 0x19
    46e4:	32 8d       	ldd	r19, Z+26	; 0x1a
    46e6:	80 91 d6 04 	lds	r24, 0x04D6
    46ea:	90 e0       	ldi	r25, 0x00	; 0
    46ec:	28 17       	cp	r18, r24
    46ee:	39 07       	cpc	r19, r25
    46f0:	50 f4       	brcc	.+20     	; 0x4706 <_nrk_scheduler+0x188>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    46f2:	82 e0       	ldi	r24, 0x02	; 2
    46f4:	0e 94 c2 17 	call	0x2f84	; 0x2f84 <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    46f8:	e0 91 5f 06 	lds	r30, 0x065F
    46fc:	f0 91 60 06 	lds	r31, 0x0660
    4700:	12 8e       	std	Z+26, r1	; 0x1a
    4702:	11 8e       	std	Z+25, r1	; 0x19
    4704:	04 c0       	rjmp	.+8      	; 0x470e <_nrk_scheduler+0x190>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    4706:	28 1b       	sub	r18, r24
    4708:	39 0b       	sbc	r19, r25
    470a:	32 8f       	std	Z+26, r19	; 0x1a
    470c:	21 8f       	std	Z+25, r18	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    470e:	e0 91 5f 06 	lds	r30, 0x065F
    4712:	f0 91 60 06 	lds	r31, 0x0660
    4716:	00 85       	ldd	r16, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    4718:	21 8d       	ldd	r18, Z+25	; 0x19
    471a:	32 8d       	ldd	r19, Z+26	; 0x1a
    471c:	21 15       	cp	r18, r1
    471e:	31 05       	cpc	r19, r1
    4720:	69 f4       	brne	.+26     	; 0x473c <_nrk_scheduler+0x1be>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    4722:	83 e0       	ldi	r24, 0x03	; 3
    4724:	60 2f       	mov	r22, r16
    4726:	0e 94 c2 17 	call	0x2f84	; 0x2f84 <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    472a:	e0 91 5f 06 	lds	r30, 0x065F
    472e:	f0 91 60 06 	lds	r31, 0x0660
    4732:	83 e0       	ldi	r24, 0x03	; 3
    4734:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    4736:	80 2f       	mov	r24, r16
    4738:	0e 94 3c 1d 	call	0x3a78	; 0x3a78 <nrk_rem_from_readyQ>
    473c:	6d e9       	ldi	r22, 0x9D	; 157
    473e:	26 2e       	mov	r2, r22
    4740:	65 e0       	ldi	r22, 0x05	; 5
    4742:	36 2e       	mov	r3, r22

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4744:	00 e6       	ldi	r16, 0x60	; 96
    4746:	1a ee       	ldi	r17, 0xEA	; 234
    4748:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    474a:	51 e0       	ldi	r21, 0x01	; 1
    474c:	65 2e       	mov	r6, r21
    474e:	71 2c       	mov	r7, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4750:	4a ef       	ldi	r20, 0xFA	; 250
    4752:	e4 2e       	mov	r14, r20
    4754:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    4756:	32 e0       	ldi	r19, 0x02	; 2
    4758:	93 2e       	mov	r9, r19
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    475a:	91 e0       	ldi	r25, 0x01	; 1
    475c:	a9 2e       	mov	r10, r25
    475e:	b1 2c       	mov	r11, r1
    4760:	c1 2c       	mov	r12, r1
    4762:	d1 2c       	mov	r13, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    4764:	d1 01       	movw	r26, r2
    4766:	13 96       	adiw	r26, 0x03	; 3
    4768:	8c 91       	ld	r24, X
    476a:	13 97       	sbiw	r26, 0x03	; 3
    476c:	8f 3f       	cpi	r24, 0xFF	; 255
    476e:	09 f4       	brne	.+2      	; 0x4772 <_nrk_scheduler+0x1f4>
    4770:	c4 c0       	rjmp	.+392    	; 0x48fa <_nrk_scheduler+0x37c>
        nrk_task_TCB[task_ID].suspend_flag=0;
    4772:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    4774:	88 23       	and	r24, r24
    4776:	09 f4       	brne	.+2      	; 0x477a <_nrk_scheduler+0x1fc>
    4778:	43 c0       	rjmp	.+134    	; 0x4800 <_nrk_scheduler+0x282>
    477a:	14 96       	adiw	r26, 0x04	; 4
    477c:	8c 91       	ld	r24, X
    477e:	14 97       	sbiw	r26, 0x04	; 4
    4780:	84 30       	cpi	r24, 0x04	; 4
    4782:	f1 f1       	breq	.+124    	; 0x4800 <_nrk_scheduler+0x282>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    4784:	50 96       	adiw	r26, 0x10	; 16
    4786:	4d 91       	ld	r20, X+
    4788:	5c 91       	ld	r21, X
    478a:	51 97       	sbiw	r26, 0x11	; 17
    478c:	80 91 d6 04 	lds	r24, 0x04D6
    4790:	90 e0       	ldi	r25, 0x00	; 0
    4792:	48 17       	cp	r20, r24
    4794:	59 07       	cpc	r21, r25
    4796:	38 f0       	brcs	.+14     	; 0x47a6 <_nrk_scheduler+0x228>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    4798:	48 1b       	sub	r20, r24
    479a:	59 0b       	sbc	r21, r25
    479c:	51 96       	adiw	r26, 0x11	; 17
    479e:	5c 93       	st	X, r21
    47a0:	4e 93       	st	-X, r20
    47a2:	50 97       	sbiw	r26, 0x10	; 16
    47a4:	03 c0       	rjmp	.+6      	; 0x47ac <_nrk_scheduler+0x22e>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    47a6:	f1 01       	movw	r30, r2
    47a8:	11 8a       	std	Z+17, r1	; 0x11
    47aa:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    47ac:	d1 01       	movw	r26, r2
    47ae:	52 96       	adiw	r26, 0x12	; 18
    47b0:	4d 91       	ld	r20, X+
    47b2:	5c 91       	ld	r21, X
    47b4:	53 97       	sbiw	r26, 0x13	; 19
    47b6:	48 17       	cp	r20, r24
    47b8:	59 07       	cpc	r21, r25
    47ba:	38 f0       	brcs	.+14     	; 0x47ca <_nrk_scheduler+0x24c>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    47bc:	48 1b       	sub	r20, r24
    47be:	59 0b       	sbc	r21, r25
    47c0:	53 96       	adiw	r26, 0x13	; 19
    47c2:	5c 93       	st	X, r21
    47c4:	4e 93       	st	-X, r20
    47c6:	52 97       	sbiw	r26, 0x12	; 18
    47c8:	12 c0       	rjmp	.+36     	; 0x47ee <_nrk_scheduler+0x270>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    47ca:	f1 01       	movw	r30, r2
    47cc:	66 89       	ldd	r22, Z+22	; 0x16
    47ce:	77 89       	ldd	r23, Z+23	; 0x17
    47d0:	86 17       	cp	r24, r22
    47d2:	97 07       	cpc	r25, r23
    47d4:	28 f4       	brcc	.+10     	; 0x47e0 <_nrk_scheduler+0x262>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    47d6:	68 1b       	sub	r22, r24
    47d8:	79 0b       	sbc	r23, r25
    47da:	73 8b       	std	Z+19, r23	; 0x13
    47dc:	62 8b       	std	Z+18, r22	; 0x12
    47de:	07 c0       	rjmp	.+14     	; 0x47ee <_nrk_scheduler+0x270>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    47e0:	0e 94 7b 40 	call	0x80f6	; 0x80f6 <__udivmodhi4>
    47e4:	d1 01       	movw	r26, r2
    47e6:	53 96       	adiw	r26, 0x13	; 19
    47e8:	9c 93       	st	X, r25
    47ea:	8e 93       	st	-X, r24
    47ec:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    47ee:	f1 01       	movw	r30, r2
    47f0:	82 89       	ldd	r24, Z+18	; 0x12
    47f2:	93 89       	ldd	r25, Z+19	; 0x13
    47f4:	00 97       	sbiw	r24, 0x00	; 0
    47f6:	21 f4       	brne	.+8      	; 0x4800 <_nrk_scheduler+0x282>
    47f8:	86 89       	ldd	r24, Z+22	; 0x16
    47fa:	97 89       	ldd	r25, Z+23	; 0x17
    47fc:	93 8b       	std	Z+19, r25	; 0x13
    47fe:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    4800:	d1 01       	movw	r26, r2
    4802:	14 96       	adiw	r26, 0x04	; 4
    4804:	8c 91       	ld	r24, X
    4806:	14 97       	sbiw	r26, 0x04	; 4
    4808:	83 30       	cpi	r24, 0x03	; 3
    480a:	09 f0       	breq	.+2      	; 0x480e <_nrk_scheduler+0x290>
    480c:	76 c0       	rjmp	.+236    	; 0x48fa <_nrk_scheduler+0x37c>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    480e:	50 96       	adiw	r26, 0x10	; 16
    4810:	8d 91       	ld	r24, X+
    4812:	9c 91       	ld	r25, X
    4814:	51 97       	sbiw	r26, 0x11	; 17
    4816:	00 97       	sbiw	r24, 0x00	; 0
    4818:	09 f0       	breq	.+2      	; 0x481c <_nrk_scheduler+0x29e>
    481a:	66 c0       	rjmp	.+204    	; 0x48e8 <_nrk_scheduler+0x36a>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    481c:	12 96       	adiw	r26, 0x02	; 2
    481e:	8c 91       	ld	r24, X
    4820:	12 97       	sbiw	r26, 0x02	; 2
    4822:	88 23       	and	r24, r24
    4824:	a9 f0       	breq	.+42     	; 0x4850 <_nrk_scheduler+0x2d2>
    4826:	11 96       	adiw	r26, 0x01	; 1
    4828:	8c 91       	ld	r24, X
    482a:	11 97       	sbiw	r26, 0x01	; 1
    482c:	88 23       	and	r24, r24
    482e:	81 f0       	breq	.+32     	; 0x4850 <_nrk_scheduler+0x2d2>
    4830:	d6 01       	movw	r26, r12
    4832:	c5 01       	movw	r24, r10
    4834:	00 90 4f 06 	lds	r0, 0x064F
    4838:	04 c0       	rjmp	.+8      	; 0x4842 <_nrk_scheduler+0x2c4>
    483a:	88 0f       	add	r24, r24
    483c:	99 1f       	adc	r25, r25
    483e:	aa 1f       	adc	r26, r26
    4840:	bb 1f       	adc	r27, r27
    4842:	0a 94       	dec	r0
    4844:	d2 f7       	brpl	.-12     	; 0x483a <_nrk_scheduler+0x2bc>
    4846:	f1 01       	movw	r30, r2
    4848:	84 87       	std	Z+12, r24	; 0x0c
    484a:	95 87       	std	Z+13, r25	; 0x0d
    484c:	a6 87       	std	Z+14, r26	; 0x0e
    484e:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    4850:	d1 01       	movw	r26, r2
    4852:	12 96       	adiw	r26, 0x02	; 2
    4854:	1c 92       	st	X, r1
    4856:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    4858:	11 96       	adiw	r26, 0x01	; 1
    485a:	1c 92       	st	X, r1
    485c:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    485e:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    4860:	5a 96       	adiw	r26, 0x1a	; 26
    4862:	4d 91       	ld	r20, X+
    4864:	5c 91       	ld	r21, X
    4866:	5b 97       	sbiw	r26, 0x1b	; 27
    4868:	56 96       	adiw	r26, 0x16	; 22
    486a:	8d 91       	ld	r24, X+
    486c:	9c 91       	ld	r25, X
    486e:	57 97       	sbiw	r26, 0x17	; 23
    4870:	58 96       	adiw	r26, 0x18	; 24
    4872:	6d 91       	ld	r22, X+
    4874:	7c 91       	ld	r23, X
    4876:	59 97       	sbiw	r26, 0x19	; 25
    4878:	41 30       	cpi	r20, 0x01	; 1
    487a:	51 05       	cpc	r21, r1
    487c:	d9 f4       	brne	.+54     	; 0x48b4 <_nrk_scheduler+0x336>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    487e:	55 96       	adiw	r26, 0x15	; 21
    4880:	7c 93       	st	X, r23
    4882:	6e 93       	st	-X, r22
    4884:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    4886:	14 96       	adiw	r26, 0x04	; 4
    4888:	9c 92       	st	X, r9
    488a:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    488c:	52 96       	adiw	r26, 0x12	; 18
    488e:	4d 91       	ld	r20, X+
    4890:	5c 91       	ld	r21, X
    4892:	53 97       	sbiw	r26, 0x13	; 19
    4894:	51 96       	adiw	r26, 0x11	; 17
    4896:	5c 93       	st	X, r21
    4898:	4e 93       	st	-X, r20
    489a:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    489c:	00 97       	sbiw	r24, 0x00	; 0
    489e:	21 f4       	brne	.+8      	; 0x48a8 <_nrk_scheduler+0x32a>
    48a0:	51 96       	adiw	r26, 0x11	; 17
    48a2:	fc 92       	st	X, r15
    48a4:	ee 92       	st	-X, r14
    48a6:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    48a8:	82 2f       	mov	r24, r18
    48aa:	29 83       	std	Y+1, r18	; 0x01
    48ac:	0e 94 8b 1c 	call	0x3916	; 0x3916 <nrk_add_to_readyQ>
    48b0:	29 81       	ldd	r18, Y+1	; 0x01
    48b2:	1a c0       	rjmp	.+52     	; 0x48e8 <_nrk_scheduler+0x36a>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    48b4:	f1 01       	movw	r30, r2
    48b6:	75 8b       	std	Z+21, r23	; 0x15
    48b8:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    48ba:	ba 01       	movw	r22, r20
    48bc:	61 50       	subi	r22, 0x01	; 1
    48be:	70 40       	sbci	r23, 0x00	; 0
    48c0:	68 9f       	mul	r22, r24
    48c2:	a0 01       	movw	r20, r0
    48c4:	69 9f       	mul	r22, r25
    48c6:	50 0d       	add	r21, r0
    48c8:	78 9f       	mul	r23, r24
    48ca:	50 0d       	add	r21, r0
    48cc:	11 24       	eor	r1, r1
    48ce:	51 8b       	std	Z+17, r21	; 0x11
    48d0:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    48d2:	53 8b       	std	Z+19, r21	; 0x13
    48d4:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    48d6:	00 97       	sbiw	r24, 0x00	; 0
    48d8:	11 f4       	brne	.+4      	; 0x48de <_nrk_scheduler+0x360>
    48da:	f1 8a       	std	Z+17, r15	; 0x11
    48dc:	e0 8a       	std	Z+16, r14	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    48de:	d1 01       	movw	r26, r2
    48e0:	5b 96       	adiw	r26, 0x1b	; 27
    48e2:	7c 92       	st	X, r7
    48e4:	6e 92       	st	-X, r6
    48e6:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    48e8:	f1 01       	movw	r30, r2
    48ea:	80 89       	ldd	r24, Z+16	; 0x10
    48ec:	91 89       	ldd	r25, Z+17	; 0x11
    48ee:	00 97       	sbiw	r24, 0x00	; 0
    48f0:	21 f0       	breq	.+8      	; 0x48fa <_nrk_scheduler+0x37c>
    48f2:	80 17       	cp	r24, r16
    48f4:	91 07       	cpc	r25, r17
    48f6:	08 f4       	brcc	.+2      	; 0x48fa <_nrk_scheduler+0x37c>
    48f8:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    48fa:	2f 5f       	subi	r18, 0xFF	; 255
    48fc:	81 e2       	ldi	r24, 0x21	; 33
    48fe:	90 e0       	ldi	r25, 0x00	; 0
    4900:	28 0e       	add	r2, r24
    4902:	39 1e       	adc	r3, r25
    4904:	25 30       	cpi	r18, 0x05	; 5
    4906:	09 f0       	breq	.+2      	; 0x490a <_nrk_scheduler+0x38c>
    4908:	2d cf       	rjmp	.-422    	; 0x4764 <_nrk_scheduler+0x1e6>


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
#endif
    task_ID = nrk_get_high_ready_task_ID();
    490a:	0e 94 4e 1c 	call	0x389c	; 0x389c <nrk_get_high_ready_task_ID>
    490e:	e8 2e       	mov	r14, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    4910:	28 2f       	mov	r18, r24
    4912:	33 27       	eor	r19, r19
    4914:	27 fd       	sbrc	r18, 7
    4916:	30 95       	com	r19
    4918:	f9 01       	movw	r30, r18
    491a:	85 e0       	ldi	r24, 0x05	; 5
    491c:	ee 0f       	add	r30, r30
    491e:	ff 1f       	adc	r31, r31
    4920:	8a 95       	dec	r24
    4922:	e1 f7       	brne	.-8      	; 0x491c <_nrk_scheduler+0x39e>
    4924:	e2 0f       	add	r30, r18
    4926:	f3 1f       	adc	r31, r19
    4928:	e8 56       	subi	r30, 0x68	; 104
    492a:	fa 4f       	sbci	r31, 0xFA	; 250
    492c:	82 85       	ldd	r24, Z+10	; 0x0a
    492e:	80 93 61 06 	sts	0x0661, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    4932:	f0 93 51 06 	sts	0x0651, r31
    4936:	e0 93 50 06 	sts	0x0650, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    493a:	ee 20       	and	r14, r14
    493c:	b9 f0       	breq	.+46     	; 0x496c <_nrk_scheduler+0x3ee>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    493e:	25 8d       	ldd	r18, Z+29	; 0x1d
    4940:	36 8d       	ldd	r19, Z+30	; 0x1e
    4942:	21 15       	cp	r18, r1
    4944:	31 05       	cpc	r19, r1
    4946:	51 f0       	breq	.+20     	; 0x495c <_nrk_scheduler+0x3de>
    4948:	21 8d       	ldd	r18, Z+25	; 0x19
    494a:	32 8d       	ldd	r19, Z+26	; 0x1a
    494c:	2a 3f       	cpi	r18, 0xFA	; 250
    494e:	31 05       	cpc	r19, r1
    4950:	28 f4       	brcc	.+10     	; 0x495c <_nrk_scheduler+0x3de>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    4952:	20 17       	cp	r18, r16
    4954:	31 07       	cpc	r19, r17
    4956:	08 f4       	brcc	.+2      	; 0x495a <_nrk_scheduler+0x3dc>
    4958:	4b c0       	rjmp	.+150    	; 0x49f0 <_nrk_scheduler+0x472>
    495a:	0d c0       	rjmp	.+26     	; 0x4976 <_nrk_scheduler+0x3f8>
    495c:	98 01       	movw	r18, r16
    495e:	0b 3f       	cpi	r16, 0xFB	; 251
    4960:	11 05       	cpc	r17, r1
    4962:	08 f4       	brcc	.+2      	; 0x4966 <_nrk_scheduler+0x3e8>
    4964:	45 c0       	rjmp	.+138    	; 0x49f0 <_nrk_scheduler+0x472>
    4966:	2a ef       	ldi	r18, 0xFA	; 250
    4968:	30 e0       	ldi	r19, 0x00	; 0
    496a:	42 c0       	rjmp	.+132    	; 0x49f0 <_nrk_scheduler+0x472>
    }*/


    //  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    496c:	0b 3f       	cpi	r16, 0xFB	; 251
    496e:	11 05       	cpc	r17, r1
    4970:	10 f0       	brcs	.+4      	; 0x4976 <_nrk_scheduler+0x3f8>
    4972:	0a ef       	ldi	r16, 0xFA	; 250
    4974:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    4976:	80 93 52 06 	sts	0x0652, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    497a:	f0 93 60 06 	sts	0x0660, r31
    497e:	e0 93 5f 06 	sts	0x065F, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    4982:	00 93 d6 04 	sts	0x04D6, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    4986:	0e 94 91 25 	call	0x4b22	; 0x4b22 <_nrk_os_timer_get>
    498a:	28 2f       	mov	r18, r24
    498c:	30 e0       	ldi	r19, 0x00	; 0
    498e:	2f 5f       	subi	r18, 0xFF	; 255
    4990:	3f 4f       	sbci	r19, 0xFF	; 255
    4992:	20 17       	cp	r18, r16
    4994:	31 07       	cpc	r19, r17
    4996:	40 f0       	brcs	.+16     	; 0x49a8 <_nrk_scheduler+0x42a>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    4998:	0e 94 91 25 	call	0x4b22	; 0x4b22 <_nrk_os_timer_get>
    499c:	08 2f       	mov	r16, r24
    499e:	10 e0       	ldi	r17, 0x00	; 0
    49a0:	0e 5f       	subi	r16, 0xFE	; 254
    49a2:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    49a4:	00 93 d6 04 	sts	0x04D6, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    49a8:	ee 20       	and	r14, r14
    49aa:	11 f0       	breq	.+4      	; 0x49b0 <_nrk_scheduler+0x432>
    49ac:	10 92 53 06 	sts	0x0653, r1

    _nrk_set_next_wakeup(next_wake);
    49b0:	80 2f       	mov	r24, r16
    49b2:	0e 94 8e 25 	call	0x4b1c	; 0x4b1c <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
    49b6:	c2 01       	movw	r24, r4
    49b8:	6e ee       	ldi	r22, 0xEE	; 238
    49ba:	72 e0       	ldi	r23, 0x02	; 2
    49bc:	0e 94 1d 25 	call	0x4a3a	; 0x4a3a <nrk_high_speed_timer_wait>
#endif
    nrk_stack_pointer_restore();
    49c0:	0e 94 52 27 	call	0x4ea4	; 0x4ea4 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    49c4:	0e 94 b5 32 	call	0x656a	; 0x656a <nrk_start_high_ready_task>

}
    49c8:	0f 90       	pop	r0
    49ca:	cf 91       	pop	r28
    49cc:	df 91       	pop	r29
    49ce:	1f 91       	pop	r17
    49d0:	0f 91       	pop	r16
    49d2:	ff 90       	pop	r15
    49d4:	ef 90       	pop	r14
    49d6:	df 90       	pop	r13
    49d8:	cf 90       	pop	r12
    49da:	bf 90       	pop	r11
    49dc:	af 90       	pop	r10
    49de:	9f 90       	pop	r9
    49e0:	8f 90       	pop	r8
    49e2:	7f 90       	pop	r7
    49e4:	6f 90       	pop	r6
    49e6:	5f 90       	pop	r5
    49e8:	4f 90       	pop	r4
    49ea:	3f 90       	pop	r3
    49ec:	2f 90       	pop	r2
    49ee:	08 95       	ret

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    49f0:	89 01       	movw	r16, r18
    49f2:	c1 cf       	rjmp	.-126    	; 0x4976 <_nrk_scheduler+0x3f8>

000049f4 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    49fc:	01 97       	sbiw	r24, 0x01	; 1
    49fe:	d1 f7       	brne	.-12     	; 0x49f4 <nrk_spin_wait_us>

}
    4a00:	08 95       	ret

00004a02 <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    4a02:	1e bc       	out	0x2e, r1	; 46
}
    4a04:	08 95       	ret

00004a06 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    4a06:	81 e0       	ldi	r24, 0x01	; 1
    4a08:	8e bd       	out	0x2e, r24	; 46
}
    4a0a:	08 95       	ret

00004a0c <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    4a0c:	80 b5       	in	r24, 0x20	; 32
    4a0e:	81 60       	ori	r24, 0x01	; 1
    4a10:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    4a12:	1d bc       	out	0x2d, r1	; 45
    4a14:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    4a16:	08 95       	ret

00004a18 <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    4a18:	df 93       	push	r29
    4a1a:	cf 93       	push	r28
    4a1c:	00 d0       	rcall	.+0      	; 0x4a1e <_nrk_high_speed_timer_get+0x6>
    4a1e:	cd b7       	in	r28, 0x3d	; 61
    4a20:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    4a22:	8c b5       	in	r24, 0x2c	; 44
    4a24:	9d b5       	in	r25, 0x2d	; 45
    4a26:	9a 83       	std	Y+2, r25	; 0x02
    4a28:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    4a2a:	29 81       	ldd	r18, Y+1	; 0x01
    4a2c:	3a 81       	ldd	r19, Y+2	; 0x02
}
    4a2e:	c9 01       	movw	r24, r18
    4a30:	0f 90       	pop	r0
    4a32:	0f 90       	pop	r0
    4a34:	cf 91       	pop	r28
    4a36:	df 91       	pop	r29
    4a38:	08 95       	ret

00004a3a <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    4a3a:	ef 92       	push	r14
    4a3c:	ff 92       	push	r15
    4a3e:	0f 93       	push	r16
    4a40:	1f 93       	push	r17
    4a42:	cf 93       	push	r28
    4a44:	df 93       	push	r29
    4a46:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    4a48:	8f ef       	ldi	r24, 0xFF	; 255
    4a4a:	c9 37       	cpi	r28, 0x79	; 121
    4a4c:	d8 07       	cpc	r29, r24
    4a4e:	10 f0       	brcs	.+4      	; 0x4a54 <nrk_high_speed_timer_wait+0x1a>
    4a50:	c0 e0       	ldi	r28, 0x00	; 0
    4a52:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    4a54:	7e 01       	movw	r14, r28
    4a56:	00 e0       	ldi	r16, 0x00	; 0
    4a58:	10 e0       	ldi	r17, 0x00	; 0
    4a5a:	80 e0       	ldi	r24, 0x00	; 0
    4a5c:	90 e0       	ldi	r25, 0x00	; 0
    4a5e:	e6 0e       	add	r14, r22
    4a60:	f7 1e       	adc	r15, r23
    4a62:	08 1f       	adc	r16, r24
    4a64:	19 1f       	adc	r17, r25
    if(tmp>65536)
    4a66:	91 e0       	ldi	r25, 0x01	; 1
    4a68:	e9 16       	cp	r14, r25
    4a6a:	90 e0       	ldi	r25, 0x00	; 0
    4a6c:	f9 06       	cpc	r15, r25
    4a6e:	91 e0       	ldi	r25, 0x01	; 1
    4a70:	09 07       	cpc	r16, r25
    4a72:	90 e0       	ldi	r25, 0x00	; 0
    4a74:	19 07       	cpc	r17, r25
    4a76:	68 f0       	brcs	.+26     	; 0x4a92 <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    4a78:	80 e0       	ldi	r24, 0x00	; 0
    4a7a:	90 e0       	ldi	r25, 0x00	; 0
    4a7c:	af ef       	ldi	r26, 0xFF	; 255
    4a7e:	bf ef       	ldi	r27, 0xFF	; 255
    4a80:	e8 0e       	add	r14, r24
    4a82:	f9 1e       	adc	r15, r25
    4a84:	0a 1f       	adc	r16, r26
    4a86:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    4a88:	0e 94 0c 25 	call	0x4a18	; 0x4a18 <_nrk_high_speed_timer_get>
    4a8c:	c8 17       	cp	r28, r24
    4a8e:	d9 07       	cpc	r29, r25
    4a90:	d8 f3       	brcs	.-10     	; 0x4a88 <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    4a92:	0e 94 0c 25 	call	0x4a18	; 0x4a18 <_nrk_high_speed_timer_get>
    4a96:	8e 15       	cp	r24, r14
    4a98:	9f 05       	cpc	r25, r15
    4a9a:	d8 f3       	brcs	.-10     	; 0x4a92 <nrk_high_speed_timer_wait+0x58>
}
    4a9c:	df 91       	pop	r29
    4a9e:	cf 91       	pop	r28
    4aa0:	1f 91       	pop	r17
    4aa2:	0f 91       	pop	r16
    4aa4:	ff 90       	pop	r15
    4aa6:	ef 90       	pop	r14
    4aa8:	08 95       	ret

00004aaa <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    4aaa:	82 bf       	out	0x32, r24	; 50
}
    4aac:	08 95       	ret

00004aae <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    4aae:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    4ab0:	87 b7       	in	r24, 0x37	; 55
    4ab2:	8d 7f       	andi	r24, 0xFD	; 253
    4ab4:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    4ab6:	87 b7       	in	r24, 0x37	; 55
    4ab8:	8e 7f       	andi	r24, 0xFE	; 254
    4aba:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    4abc:	08 95       	ret

00004abe <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    4abe:	8b e0       	ldi	r24, 0x0B	; 11
    4ac0:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    4ac2:	87 b7       	in	r24, 0x37	; 55
    4ac4:	83 60       	ori	r24, 0x03	; 3
    4ac6:	87 bf       	out	0x37, r24	; 55
}
    4ac8:	08 95       	ret

00004aca <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    4aca:	80 b5       	in	r24, 0x20	; 32
    4acc:	82 60       	ori	r24, 0x02	; 2
    4ace:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    4ad0:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    4ad2:	10 92 88 03 	sts	0x0388, r1
    _nrk_prev_timer_val=0;
    4ad6:	10 92 d6 04 	sts	0x04D6, r1
}
    4ada:	08 95       	ret

00004adc <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    4adc:	8e ef       	ldi	r24, 0xFE	; 254
    4ade:	80 93 d6 04 	sts	0x04D6, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    4ae2:	98 e0       	ldi	r25, 0x08	; 8
    4ae4:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    4ae6:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    4ae8:	83 e0       	ldi	r24, 0x03	; 3
    4aea:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    4aec:	8b e0       	ldi	r24, 0x0B	; 11
    4aee:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    4af0:	80 b5       	in	r24, 0x20	; 32
    4af2:	87 60       	ori	r24, 0x07	; 7
    4af4:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    4af6:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    4af8:	81 e0       	ldi	r24, 0x01	; 1
    4afa:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    4afc:	1d bc       	out	0x2d, r1	; 45
    4afe:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    4b00:	80 b5       	in	r24, 0x20	; 32
    4b02:	81 60       	ori	r24, 0x01	; 1
    4b04:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    4b06:	0e 94 65 25 	call	0x4aca	; 0x4aca <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    4b0a:	0e 94 5f 25 	call	0x4abe	; 0x4abe <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    4b0e:	10 92 88 03 	sts	0x0388, r1
}
    4b12:	08 95       	ret

00004b14 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    4b14:	08 95       	ret

00004b16 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    4b16:	81 b7       	in	r24, 0x31	; 49
}
    4b18:	8f 5f       	subi	r24, 0xFF	; 255
    4b1a:	08 95       	ret

00004b1c <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    4b1c:	81 50       	subi	r24, 0x01	; 1
    4b1e:	81 bf       	out	0x31, r24	; 49
}
    4b20:	08 95       	ret

00004b22 <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    4b22:	82 b7       	in	r24, 0x32	; 50
}
    4b24:	08 95       	ret

00004b26 <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    4b26:	1f 92       	push	r1
    4b28:	0f 92       	push	r0
    4b2a:	0f b6       	in	r0, 0x3f	; 63
    4b2c:	0f 92       	push	r0
    4b2e:	0b b6       	in	r0, 0x3b	; 59
    4b30:	0f 92       	push	r0
    4b32:	11 24       	eor	r1, r1
    4b34:	2f 93       	push	r18
    4b36:	3f 93       	push	r19
    4b38:	4f 93       	push	r20
    4b3a:	5f 93       	push	r21
    4b3c:	6f 93       	push	r22
    4b3e:	7f 93       	push	r23
    4b40:	8f 93       	push	r24
    4b42:	9f 93       	push	r25
    4b44:	af 93       	push	r26
    4b46:	bf 93       	push	r27
    4b48:	ef 93       	push	r30
    4b4a:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4b4c:	8a e0       	ldi	r24, 0x0A	; 10
    4b4e:	60 e0       	ldi	r22, 0x00	; 0
    4b50:	0e 94 c2 17 	call	0x2f84	; 0x2f84 <nrk_kernel_error_add>
}
    4b54:	ff 91       	pop	r31
    4b56:	ef 91       	pop	r30
    4b58:	bf 91       	pop	r27
    4b5a:	af 91       	pop	r26
    4b5c:	9f 91       	pop	r25
    4b5e:	8f 91       	pop	r24
    4b60:	7f 91       	pop	r23
    4b62:	6f 91       	pop	r22
    4b64:	5f 91       	pop	r21
    4b66:	4f 91       	pop	r20
    4b68:	3f 91       	pop	r19
    4b6a:	2f 91       	pop	r18
    4b6c:	0f 90       	pop	r0
    4b6e:	0b be       	out	0x3b, r0	; 59
    4b70:	0f 90       	pop	r0
    4b72:	0f be       	out	0x3f, r0	; 63
    4b74:	0f 90       	pop	r0
    4b76:	1f 90       	pop	r1
    4b78:	18 95       	reti

00004b7a <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    4b7a:	0f 92       	push	r0
    4b7c:	0f b6       	in	r0, 0x3f	; 63
    4b7e:	0f 92       	push	r0
    4b80:	1f 92       	push	r1
    4b82:	2f 92       	push	r2
    4b84:	3f 92       	push	r3
    4b86:	4f 92       	push	r4
    4b88:	5f 92       	push	r5
    4b8a:	6f 92       	push	r6
    4b8c:	7f 92       	push	r7
    4b8e:	8f 92       	push	r8
    4b90:	9f 92       	push	r9
    4b92:	af 92       	push	r10
    4b94:	bf 92       	push	r11
    4b96:	cf 92       	push	r12
    4b98:	df 92       	push	r13
    4b9a:	ef 92       	push	r14
    4b9c:	ff 92       	push	r15
    4b9e:	0f 93       	push	r16
    4ba0:	1f 93       	push	r17
    4ba2:	2f 93       	push	r18
    4ba4:	3f 93       	push	r19
    4ba6:	4f 93       	push	r20
    4ba8:	5f 93       	push	r21
    4baa:	6f 93       	push	r22
    4bac:	7f 93       	push	r23
    4bae:	8f 93       	push	r24
    4bb0:	9f 93       	push	r25
    4bb2:	af 93       	push	r26
    4bb4:	bf 93       	push	r27
    4bb6:	cf 93       	push	r28
    4bb8:	df 93       	push	r29
    4bba:	ef 93       	push	r30
    4bbc:	ff 93       	push	r31
    4bbe:	a0 91 5f 06 	lds	r26, 0x065F
    4bc2:	b0 91 60 06 	lds	r27, 0x0660
    4bc6:	0d b6       	in	r0, 0x3d	; 61
    4bc8:	0d 92       	st	X+, r0
    4bca:	0e b6       	in	r0, 0x3e	; 62
    4bcc:	0d 92       	st	X+, r0
    4bce:	1f 92       	push	r1
    4bd0:	a0 91 d3 04 	lds	r26, 0x04D3
    4bd4:	b0 91 d4 04 	lds	r27, 0x04D4
    4bd8:	1e 90       	ld	r1, -X
    4bda:	be bf       	out	0x3e, r27	; 62
    4bdc:	ad bf       	out	0x3d, r26	; 61
    4bde:	08 95       	ret

00004be0 <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4be0:	88 23       	and	r24, r24
    4be2:	19 f4       	brne	.+6      	; 0x4bea <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    4be4:	87 b7       	in	r24, 0x37	; 55
    4be6:	8f 77       	andi	r24, 0x7F	; 127
    4be8:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    4bea:	8f ef       	ldi	r24, 0xFF	; 255
    4bec:	08 95       	ret

00004bee <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4bee:	88 23       	and	r24, r24
    4bf0:	19 f4       	brne	.+6      	; 0x4bf8 <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    4bf2:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    4bf4:	81 e0       	ldi	r24, 0x01	; 1
    4bf6:	08 95       	ret
    }
    return NRK_ERROR;
    4bf8:	8f ef       	ldi	r24, 0xFF	; 255
}
    4bfa:	08 95       	ret

00004bfc <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4bfc:	88 23       	and	r24, r24
    4bfe:	19 f4       	brne	.+6      	; 0x4c06 <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    4c00:	24 b5       	in	r18, 0x24	; 36
    4c02:	30 e0       	ldi	r19, 0x00	; 0
    4c04:	02 c0       	rjmp	.+4      	; 0x4c0a <nrk_timer_int_read+0xe>
    }
    return 0;
    4c06:	20 e0       	ldi	r18, 0x00	; 0
    4c08:	30 e0       	ldi	r19, 0x00	; 0

}
    4c0a:	c9 01       	movw	r24, r18
    4c0c:	08 95       	ret

00004c0e <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    4c0e:	88 23       	and	r24, r24
    4c10:	29 f4       	brne	.+10     	; 0x4c1c <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    4c12:	87 b7       	in	r24, 0x37	; 55
    4c14:	80 68       	ori	r24, 0x80	; 128
    4c16:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    4c18:	81 e0       	ldi	r24, 0x01	; 1
    4c1a:	08 95       	ret
    }
    return NRK_ERROR;
    4c1c:	8f ef       	ldi	r24, 0xFF	; 255
}
    4c1e:	08 95       	ret

00004c20 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    4c20:	88 23       	and	r24, r24
    4c22:	59 f5       	brne	.+86     	; 0x4c7a <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    4c24:	cb 01       	movw	r24, r22
    4c26:	01 97       	sbiw	r24, 0x01	; 1
    4c28:	85 30       	cpi	r24, 0x05	; 5
    4c2a:	91 05       	cpc	r25, r1
    4c2c:	10 f4       	brcc	.+4      	; 0x4c32 <nrk_timer_int_configure+0x12>
    4c2e:	60 93 d5 04 	sts	0x04D5, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    4c32:	88 e0       	ldi	r24, 0x08	; 8
    4c34:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    4c36:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    4c38:	30 93 04 03 	sts	0x0304, r19
    4c3c:	20 93 03 03 	sts	0x0303, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    4c40:	80 91 d5 04 	lds	r24, 0x04D5
    4c44:	81 30       	cpi	r24, 0x01	; 1
    4c46:	19 f4       	brne	.+6      	; 0x4c4e <nrk_timer_int_configure+0x2e>
    4c48:	85 b5       	in	r24, 0x25	; 37
    4c4a:	81 60       	ori	r24, 0x01	; 1
    4c4c:	09 c0       	rjmp	.+18     	; 0x4c60 <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    4c4e:	82 30       	cpi	r24, 0x02	; 2
    4c50:	19 f4       	brne	.+6      	; 0x4c58 <nrk_timer_int_configure+0x38>
    4c52:	85 b5       	in	r24, 0x25	; 37
    4c54:	82 60       	ori	r24, 0x02	; 2
    4c56:	04 c0       	rjmp	.+8      	; 0x4c60 <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    4c58:	83 30       	cpi	r24, 0x03	; 3
    4c5a:	29 f4       	brne	.+10     	; 0x4c66 <nrk_timer_int_configure+0x46>
    4c5c:	85 b5       	in	r24, 0x25	; 37
    4c5e:	83 60       	ori	r24, 0x03	; 3
    4c60:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    4c62:	81 e0       	ldi	r24, 0x01	; 1
    4c64:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    4c66:	84 30       	cpi	r24, 0x04	; 4
    4c68:	19 f4       	brne	.+6      	; 0x4c70 <nrk_timer_int_configure+0x50>
    4c6a:	85 b5       	in	r24, 0x25	; 37
    4c6c:	84 60       	ori	r24, 0x04	; 4
    4c6e:	f8 cf       	rjmp	.-16     	; 0x4c60 <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    4c70:	85 30       	cpi	r24, 0x05	; 5
    4c72:	29 f4       	brne	.+10     	; 0x4c7e <nrk_timer_int_configure+0x5e>
    4c74:	85 b5       	in	r24, 0x25	; 37
    4c76:	85 60       	ori	r24, 0x05	; 5
    4c78:	f3 cf       	rjmp	.-26     	; 0x4c60 <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    4c7a:	8f ef       	ldi	r24, 0xFF	; 255
    4c7c:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    4c7e:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    4c80:	08 95       	ret

00004c82 <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    4c82:	1f 92       	push	r1
    4c84:	0f 92       	push	r0
    4c86:	0f b6       	in	r0, 0x3f	; 63
    4c88:	0f 92       	push	r0
    4c8a:	0b b6       	in	r0, 0x3b	; 59
    4c8c:	0f 92       	push	r0
    4c8e:	11 24       	eor	r1, r1
    4c90:	2f 93       	push	r18
    4c92:	3f 93       	push	r19
    4c94:	4f 93       	push	r20
    4c96:	5f 93       	push	r21
    4c98:	6f 93       	push	r22
    4c9a:	7f 93       	push	r23
    4c9c:	8f 93       	push	r24
    4c9e:	9f 93       	push	r25
    4ca0:	af 93       	push	r26
    4ca2:	bf 93       	push	r27
    4ca4:	ef 93       	push	r30
    4ca6:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    4ca8:	e0 91 03 03 	lds	r30, 0x0303
    4cac:	f0 91 04 03 	lds	r31, 0x0304
    4cb0:	30 97       	sbiw	r30, 0x00	; 0
    4cb2:	11 f0       	breq	.+4      	; 0x4cb8 <__vector_9+0x36>
    4cb4:	09 95       	icall
    4cb6:	04 c0       	rjmp	.+8      	; 0x4cc0 <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4cb8:	8a e0       	ldi	r24, 0x0A	; 10
    4cba:	60 e0       	ldi	r22, 0x00	; 0
    4cbc:	0e 94 c2 17 	call	0x2f84	; 0x2f84 <nrk_kernel_error_add>
    return;
}
    4cc0:	ff 91       	pop	r31
    4cc2:	ef 91       	pop	r30
    4cc4:	bf 91       	pop	r27
    4cc6:	af 91       	pop	r26
    4cc8:	9f 91       	pop	r25
    4cca:	8f 91       	pop	r24
    4ccc:	7f 91       	pop	r23
    4cce:	6f 91       	pop	r22
    4cd0:	5f 91       	pop	r21
    4cd2:	4f 91       	pop	r20
    4cd4:	3f 91       	pop	r19
    4cd6:	2f 91       	pop	r18
    4cd8:	0f 90       	pop	r0
    4cda:	0b be       	out	0x3b, r0	; 59
    4cdc:	0f 90       	pop	r0
    4cde:	0f be       	out	0x3f, r0	; 63
    4ce0:	0f 90       	pop	r0
    4ce2:	1f 90       	pop	r1
    4ce4:	18 95       	reti

00004ce6 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    4ce6:	04 b6       	in	r0, 0x34	; 52
    4ce8:	03 fc       	sbrc	r0, 3
    4cea:	02 c0       	rjmp	.+4      	; 0x4cf0 <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    4cec:	80 e0       	ldi	r24, 0x00	; 0
    4cee:	01 c0       	rjmp	.+2      	; 0x4cf2 <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    4cf0:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    4cf2:	04 b6       	in	r0, 0x34	; 52
    4cf4:	02 fe       	sbrs	r0, 2
    4cf6:	06 c0       	rjmp	.+12     	; 0x4d04 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    4cf8:	94 b7       	in	r25, 0x34	; 52
    4cfa:	9b 7f       	andi	r25, 0xFB	; 251
    4cfc:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    4cfe:	04 b6       	in	r0, 0x34	; 52
    4d00:	00 fe       	sbrs	r0, 0
		error|=0x04;
    4d02:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    4d04:	04 b6       	in	r0, 0x34	; 52
    4d06:	01 fe       	sbrs	r0, 1
    4d08:	05 c0       	rjmp	.+10     	; 0x4d14 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    4d0a:	94 b7       	in	r25, 0x34	; 52
    4d0c:	9d 7f       	andi	r25, 0xFD	; 253
    4d0e:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    4d10:	82 60       	ori	r24, 0x02	; 2
    4d12:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    4d14:	88 23       	and	r24, r24
    4d16:	59 f4       	brne	.+22     	; 0x4d2e <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    4d18:	04 b6       	in	r0, 0x34	; 52
    4d1a:	00 fe       	sbrs	r0, 0
    4d1c:	04 c0       	rjmp	.+8      	; 0x4d26 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    4d1e:	94 b7       	in	r25, 0x34	; 52
    4d20:	9e 7f       	andi	r25, 0xFE	; 254
    4d22:	94 bf       	out	0x34, r25	; 52
    4d24:	01 c0       	rjmp	.+2      	; 0x4d28 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    4d26:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    4d28:	93 b7       	in	r25, 0x33	; 51
    4d2a:	91 11       	cpse	r25, r1
    4d2c:	81 60       	ori	r24, 0x01	; 1

return error;
}
    4d2e:	08 95       	ret

00004d30 <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    4d30:	8f ef       	ldi	r24, 0xFF	; 255
    4d32:	08 95       	ret

00004d34 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    4d34:	8f ef       	ldi	r24, 0xFF	; 255
    4d36:	08 95       	ret

00004d38 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    4d38:	8f ef       	ldi	r24, 0xFF	; 255
    4d3a:	08 95       	ret

00004d3c <__vector_1>:



SIGNAL(INT0_vect) {
    4d3c:	1f 92       	push	r1
    4d3e:	0f 92       	push	r0
    4d40:	0f b6       	in	r0, 0x3f	; 63
    4d42:	0f 92       	push	r0
    4d44:	0b b6       	in	r0, 0x3b	; 59
    4d46:	0f 92       	push	r0
    4d48:	11 24       	eor	r1, r1
    4d4a:	2f 93       	push	r18
    4d4c:	3f 93       	push	r19
    4d4e:	4f 93       	push	r20
    4d50:	5f 93       	push	r21
    4d52:	6f 93       	push	r22
    4d54:	7f 93       	push	r23
    4d56:	8f 93       	push	r24
    4d58:	9f 93       	push	r25
    4d5a:	af 93       	push	r26
    4d5c:	bf 93       	push	r27
    4d5e:	ef 93       	push	r30
    4d60:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4d62:	8a e0       	ldi	r24, 0x0A	; 10
    4d64:	60 e0       	ldi	r22, 0x00	; 0
    4d66:	0e 94 c2 17 	call	0x2f84	; 0x2f84 <nrk_kernel_error_add>
	return;  	
}
    4d6a:	ff 91       	pop	r31
    4d6c:	ef 91       	pop	r30
    4d6e:	bf 91       	pop	r27
    4d70:	af 91       	pop	r26
    4d72:	9f 91       	pop	r25
    4d74:	8f 91       	pop	r24
    4d76:	7f 91       	pop	r23
    4d78:	6f 91       	pop	r22
    4d7a:	5f 91       	pop	r21
    4d7c:	4f 91       	pop	r20
    4d7e:	3f 91       	pop	r19
    4d80:	2f 91       	pop	r18
    4d82:	0f 90       	pop	r0
    4d84:	0b be       	out	0x3b, r0	; 59
    4d86:	0f 90       	pop	r0
    4d88:	0f be       	out	0x3f, r0	; 63
    4d8a:	0f 90       	pop	r0
    4d8c:	1f 90       	pop	r1
    4d8e:	18 95       	reti

00004d90 <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    4d90:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4d94:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    4d96:	84 b7       	in	r24, 0x34	; 52
    4d98:	87 7f       	andi	r24, 0xF7	; 247
    4d9a:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4d9c:	81 b5       	in	r24, 0x21	; 33
    4d9e:	88 61       	ori	r24, 0x18	; 24
    4da0:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    4da2:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    4da4:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>
}
    4da8:	08 95       	ret

00004daa <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    4daa:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    4dae:	84 b7       	in	r24, 0x34	; 52
    4db0:	87 7f       	andi	r24, 0xF7	; 247
    4db2:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4db4:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4db6:	81 b5       	in	r24, 0x21	; 33
    4db8:	88 61       	ori	r24, 0x18	; 24
    4dba:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    4dbc:	8f e0       	ldi	r24, 0x0F	; 15
    4dbe:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    4dc0:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>

}
    4dc4:	08 95       	ret

00004dc6 <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    4dc6:	04 b6       	in	r0, 0x34	; 52
    4dc8:	03 fc       	sbrc	r0, 3
    4dca:	02 c0       	rjmp	.+4      	; 0x4dd0 <nrk_watchdog_check+0xa>
    4dcc:	81 e0       	ldi	r24, 0x01	; 1
    4dce:	08 95       	ret
    return NRK_ERROR;
    4dd0:	8f ef       	ldi	r24, 0xFF	; 255
}
    4dd2:	08 95       	ret

00004dd4 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4dd4:	a8 95       	wdr

}
    4dd6:	08 95       	ret

00004dd8 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    4dd8:	08 95       	ret

00004dda <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    4dda:	fc 01       	movw	r30, r24
    4ddc:	76 83       	std	Z+6, r23	; 0x06
    4dde:	65 83       	std	Z+5, r22	; 0x05
}
    4de0:	08 95       	ret

00004de2 <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    4de2:	85 b7       	in	r24, 0x35	; 53
    4de4:	83 7e       	andi	r24, 0xE3	; 227
    4de6:	88 61       	ori	r24, 0x18	; 24
    4de8:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4dea:	85 b7       	in	r24, 0x35	; 53
    4dec:	80 62       	ori	r24, 0x20	; 32
    4dee:	85 bf       	out	0x35, r24	; 53
    4df0:	88 95       	sleep
    4df2:	85 b7       	in	r24, 0x35	; 53
    4df4:	8f 7d       	andi	r24, 0xDF	; 223
    4df6:	85 bf       	out	0x35, r24	; 53

}
    4df8:	08 95       	ret

00004dfa <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    4dfa:	85 b7       	in	r24, 0x35	; 53
    4dfc:	83 7e       	andi	r24, 0xE3	; 227
    4dfe:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4e00:	85 b7       	in	r24, 0x35	; 53
    4e02:	80 62       	ori	r24, 0x20	; 32
    4e04:	85 bf       	out	0x35, r24	; 53
    4e06:	88 95       	sleep
    4e08:	85 b7       	in	r24, 0x35	; 53
    4e0a:	8f 7d       	andi	r24, 0xDF	; 223
    4e0c:	85 bf       	out	0x35, r24	; 53

}
    4e0e:	08 95       	ret

00004e10 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    4e10:	25 e5       	ldi	r18, 0x55	; 85
    4e12:	fa 01       	movw	r30, r20
    4e14:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    4e16:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    4e18:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    4e1a:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    4e1c:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    4e1e:	12 92       	st	-Z, r1
    4e20:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e22:	12 92       	st	-Z, r1
    4e24:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e26:	12 92       	st	-Z, r1
    4e28:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e2a:	12 92       	st	-Z, r1
    4e2c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e2e:	12 92       	st	-Z, r1
    4e30:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e32:	12 92       	st	-Z, r1
    4e34:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e36:	12 92       	st	-Z, r1
    4e38:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e3a:	12 92       	st	-Z, r1
    4e3c:	12 92       	st	-Z, r1

    *(--stk) = 0;
    4e3e:	12 92       	st	-Z, r1
    4e40:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e42:	12 92       	st	-Z, r1
    4e44:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e46:	12 92       	st	-Z, r1
    4e48:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e4a:	12 92       	st	-Z, r1
    4e4c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e4e:	12 92       	st	-Z, r1
    4e50:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e52:	12 92       	st	-Z, r1
    4e54:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e56:	12 92       	st	-Z, r1
    4e58:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e5a:	12 92       	st	-Z, r1
    4e5c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4e5e:	12 92       	st	-Z, r1
    4e60:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    4e62:	cf 01       	movw	r24, r30
    4e64:	08 95       	ret

00004e66 <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    4e66:	ef 92       	push	r14
    4e68:	ff 92       	push	r15
    4e6a:	0f 93       	push	r16
    4e6c:	1f 93       	push	r17
    4e6e:	cf 93       	push	r28
    4e70:	df 93       	push	r29
    4e72:	ec 01       	movw	r28, r24
    4e74:	8b 01       	movw	r16, r22
    4e76:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    4e78:	40 32       	cpi	r20, 0x20	; 32
    4e7a:	51 05       	cpc	r21, r1
    4e7c:	18 f4       	brcc	.+6      	; 0x4e84 <nrk_task_set_stk+0x1e>
    4e7e:	81 e1       	ldi	r24, 0x11	; 17
    4e80:	0e 94 03 18 	call	0x3006	; 0x3006 <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    4e84:	08 94       	sec
    4e86:	e1 08       	sbc	r14, r1
    4e88:	f1 08       	sbc	r15, r1
    4e8a:	e0 0e       	add	r14, r16
    4e8c:	f1 1e       	adc	r15, r17
    4e8e:	fa 82       	std	Y+2, r15	; 0x02
    4e90:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    4e92:	1c 83       	std	Y+4, r17	; 0x04
    4e94:	0b 83       	std	Y+3, r16	; 0x03

}
    4e96:	df 91       	pop	r29
    4e98:	cf 91       	pop	r28
    4e9a:	1f 91       	pop	r17
    4e9c:	0f 91       	pop	r16
    4e9e:	ff 90       	pop	r15
    4ea0:	ef 90       	pop	r14
    4ea2:	08 95       	ret

00004ea4 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4ea4:	81 ee       	ldi	r24, 0xE1	; 225
    4ea6:	95 e1       	ldi	r25, 0x15	; 21
    4ea8:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4eac:	80 93 ff 10 	sts	0x10FF, r24
}
    4eb0:	08 95       	ret

00004eb2 <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    4eb2:	85 e5       	ldi	r24, 0x55	; 85
    4eb4:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    4eb8:	ee ef       	ldi	r30, 0xFE	; 254
    4eba:	f0 e1       	ldi	r31, 0x10	; 16
    4ebc:	f0 93 d4 04 	sts	0x04D4, r31
    4ec0:	e0 93 d3 04 	sts	0x04D3, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4ec4:	81 ee       	ldi	r24, 0xE1	; 225
    4ec6:	95 e1       	ldi	r25, 0x15	; 21
    4ec8:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4eca:	80 93 ff 10 	sts	0x10FF, r24

}
    4ece:	08 95       	ret

00004ed0 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    4ed0:	0e 94 6e 25 	call	0x4adc	; 0x4adc <_nrk_setup_timer>
    nrk_int_enable();
    4ed4:	0e 94 ed 13 	call	0x27da	; 0x27da <nrk_int_enable>

}
    4ed8:	08 95       	ret

00004eda <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    4eda:	0e 94 c3 27 	call	0x4f86	; 0x4f86 <i2c_init>
}
    4ede:	08 95       	ret

00004ee0 <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    4ee0:	1f 93       	push	r17
    4ee2:	df 93       	push	r29
    4ee4:	cf 93       	push	r28
    4ee6:	0f 92       	push	r0
    4ee8:	cd b7       	in	r28, 0x3d	; 61
    4eea:	de b7       	in	r29, 0x3e	; 62
    4eec:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    4eee:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    4ef0:	8c 62       	ori	r24, 0x2C	; 44
    4ef2:	69 83       	std	Y+1, r22	; 0x01
    4ef4:	0e 94 2e 28 	call	0x505c	; 0x505c <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    4ef8:	69 81       	ldd	r22, Y+1	; 0x01
    4efa:	61 30       	cpi	r22, 0x01	; 1
    4efc:	11 f4       	brne	.+4      	; 0x4f02 <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    4efe:	80 e0       	ldi	r24, 0x00	; 0
    4f00:	01 c0       	rjmp	.+2      	; 0x4f04 <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    4f02:	80 e8       	ldi	r24, 0x80	; 128
    4f04:	0e 94 f6 27 	call	0x4fec	; 0x4fec <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    4f08:	81 2f       	mov	r24, r17
    4f0a:	0e 94 f6 27 	call	0x4fec	; 0x4fec <i2c_send>
		
	i2c_stop();
    4f0e:	0e 94 ea 27 	call	0x4fd4	; 0x4fd4 <i2c_stop>
}
    4f12:	0f 90       	pop	r0
    4f14:	cf 91       	pop	r28
    4f16:	df 91       	pop	r29
    4f18:	1f 91       	pop	r17
    4f1a:	08 95       	ret

00004f1c <adc_init>:
#include <util/delay.h>



void adc_init()
{
    4f1c:	df 93       	push	r29
    4f1e:	cf 93       	push	r28
    4f20:	00 d0       	rcall	.+0      	; 0x4f22 <adc_init+0x6>
    4f22:	cd b7       	in	r28, 0x3d	; 61
    4f24:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    4f26:	80 e4       	ldi	r24, 0x40	; 64
    4f28:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    4f2a:	86 e0       	ldi	r24, 0x06	; 6
    4f2c:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    4f2e:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    4f30:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    4f32:	36 99       	sbic	0x06, 6	; 6
    4f34:	fe cf       	rjmp	.-4      	; 0x4f32 <adc_init+0x16>
  dummy = ADCW;
    4f36:	84 b1       	in	r24, 0x04	; 4
    4f38:	95 b1       	in	r25, 0x05	; 5
    4f3a:	9a 83       	std	Y+2, r25	; 0x02
    4f3c:	89 83       	std	Y+1, r24	; 0x01
}
    4f3e:	0f 90       	pop	r0
    4f40:	0f 90       	pop	r0
    4f42:	cf 91       	pop	r28
    4f44:	df 91       	pop	r29
    4f46:	08 95       	ret

00004f48 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    4f48:	37 98       	cbi	0x06, 7	; 6
}
    4f4a:	08 95       	ret

00004f4c <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    4f4c:	97 b1       	in	r25, 0x07	; 7
    4f4e:	8f 71       	andi	r24, 0x1F	; 31
    4f50:	90 7e       	andi	r25, 0xE0	; 224
    4f52:	89 2b       	or	r24, r25
    4f54:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    4f56:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    4f58:	36 99       	sbic	0x06, 6	; 6
    4f5a:	fe cf       	rjmp	.-4      	; 0x4f58 <adc_GetChannel+0xc>
  return ADCW;
    4f5c:	24 b1       	in	r18, 0x04	; 4
    4f5e:	35 b1       	in	r19, 0x05	; 5
}
    4f60:	c9 01       	movw	r24, r18
    4f62:	08 95       	ret

00004f64 <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    4f64:	8e e1       	ldi	r24, 0x1E	; 30
    4f66:	0e 94 a6 27 	call	0x4f4c	; 0x4f4c <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    4f6a:	bc 01       	movw	r22, r24
    4f6c:	80 e0       	ldi	r24, 0x00	; 0
    4f6e:	90 e0       	ldi	r25, 0x00	; 0
    4f70:	0e 94 de 3d 	call	0x7bbc	; 0x7bbc <__floatunsisf>
    4f74:	9b 01       	movw	r18, r22
    4f76:	ac 01       	movw	r20, r24
    4f78:	64 ea       	ldi	r22, 0xA4	; 164
    4f7a:	70 e7       	ldi	r23, 0x70	; 112
    4f7c:	8d e9       	ldi	r24, 0x9D	; 157
    4f7e:	94 e4       	ldi	r25, 0x44	; 68
    4f80:	0e 94 4a 3d 	call	0x7a94	; 0x7a94 <__divsf3>
}
    4f84:	08 95       	ret

00004f86 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    4f86:	e1 e7       	ldi	r30, 0x71	; 113
    4f88:	f0 e0       	ldi	r31, 0x00	; 0
    4f8a:	80 81       	ld	r24, Z
    4f8c:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    4f8e:	81 e0       	ldi	r24, 0x01	; 1
    4f90:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    4f94:	84 e0       	ldi	r24, 0x04	; 4
    4f96:	80 93 74 00 	sts	0x0074, r24
}
    4f9a:	08 95       	ret

00004f9c <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    4f9c:	80 91 74 00 	lds	r24, 0x0074
    4fa0:	87 ff       	sbrs	r24, 7
    4fa2:	fc cf       	rjmp	.-8      	; 0x4f9c <i2c_waitForInterruptFlag>
}
    4fa4:	08 95       	ret

00004fa6 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    4fa6:	e4 e7       	ldi	r30, 0x74	; 116
    4fa8:	f0 e0       	ldi	r31, 0x00	; 0
    4faa:	80 81       	ld	r24, Z
    4fac:	80 68       	ori	r24, 0x80	; 128
    4fae:	80 83       	st	Z, r24
}
    4fb0:	08 95       	ret

00004fb2 <i2c_start>:



void i2c_start()
{
    4fb2:	cf 93       	push	r28
    4fb4:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    4fb6:	c4 e7       	ldi	r28, 0x74	; 116
    4fb8:	d0 e0       	ldi	r29, 0x00	; 0
    4fba:	88 81       	ld	r24, Y
    4fbc:	80 62       	ori	r24, 0x20	; 32
    4fbe:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    4fc0:	0e 94 d3 27 	call	0x4fa6	; 0x4fa6 <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    4fc4:	0e 94 ce 27 	call	0x4f9c	; 0x4f9c <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    4fc8:	88 81       	ld	r24, Y
    4fca:	8f 7d       	andi	r24, 0xDF	; 223
    4fcc:	88 83       	st	Y, r24
}
    4fce:	df 91       	pop	r29
    4fd0:	cf 91       	pop	r28
    4fd2:	08 95       	ret

00004fd4 <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    4fd4:	80 91 74 00 	lds	r24, 0x0074
    4fd8:	80 61       	ori	r24, 0x10	; 16
    4fda:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    4fde:	0e 94 d3 27 	call	0x4fa6	; 0x4fa6 <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    4fe2:	80 91 74 00 	lds	r24, 0x0074
    4fe6:	84 fd       	sbrc	r24, 4
    4fe8:	fc cf       	rjmp	.-8      	; 0x4fe2 <i2c_stop+0xe>
}
    4fea:	08 95       	ret

00004fec <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    4fec:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    4ff0:	0e 94 d3 27 	call	0x4fa6	; 0x4fa6 <i2c_actionStart>
	i2c_waitForInterruptFlag();
    4ff4:	0e 94 ce 27 	call	0x4f9c	; 0x4f9c <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    4ff8:	80 91 71 00 	lds	r24, 0x0071
    4ffc:	88 7f       	andi	r24, 0xF8	; 248
    4ffe:	88 32       	cpi	r24, 0x28	; 40
    5000:	41 f0       	breq	.+16     	; 0x5012 <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    5002:	90 91 71 00 	lds	r25, 0x0071
    5006:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    5008:	81 e0       	ldi	r24, 0x01	; 1
    500a:	98 31       	cpi	r25, 0x18	; 24
    500c:	19 f4       	brne	.+6      	; 0x5014 <i2c_send+0x28>
    500e:	80 e0       	ldi	r24, 0x00	; 0
    5010:	08 95       	ret
    5012:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    5014:	08 95       	ret

00005016 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    5016:	00 97       	sbiw	r24, 0x00	; 0
    5018:	21 f0       	breq	.+8      	; 0x5022 <i2c_receive+0xc>
    501a:	80 91 74 00 	lds	r24, 0x0074
    501e:	80 64       	ori	r24, 0x40	; 64
    5020:	03 c0       	rjmp	.+6      	; 0x5028 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    5022:	80 91 74 00 	lds	r24, 0x0074
    5026:	8f 7b       	andi	r24, 0xBF	; 191
    5028:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    502c:	0e 94 d3 27 	call	0x4fa6	; 0x4fa6 <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    5030:	0e 94 ce 27 	call	0x4f9c	; 0x4f9c <i2c_waitForInterruptFlag>
	return TWDR;
    5034:	80 91 73 00 	lds	r24, 0x0073
}
    5038:	08 95       	ret

0000503a <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    503a:	df 93       	push	r29
    503c:	cf 93       	push	r28
    503e:	0f 92       	push	r0
    5040:	cd b7       	in	r28, 0x3d	; 61
    5042:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    5044:	89 83       	std	Y+1, r24	; 0x01
    5046:	0e 94 d9 27 	call	0x4fb2	; 0x4fb2 <i2c_start>
	i2c_send((address << 1) | 0x01);
    504a:	89 81       	ldd	r24, Y+1	; 0x01
    504c:	88 0f       	add	r24, r24
    504e:	81 60       	ori	r24, 0x01	; 1
    5050:	0e 94 f6 27 	call	0x4fec	; 0x4fec <i2c_send>
}
    5054:	0f 90       	pop	r0
    5056:	cf 91       	pop	r28
    5058:	df 91       	pop	r29
    505a:	08 95       	ret

0000505c <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    505c:	df 93       	push	r29
    505e:	cf 93       	push	r28
    5060:	0f 92       	push	r0
    5062:	cd b7       	in	r28, 0x3d	; 61
    5064:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    5066:	89 83       	std	Y+1, r24	; 0x01
    5068:	0e 94 d9 27 	call	0x4fb2	; 0x4fb2 <i2c_start>
	i2c_send(address << 1);
    506c:	89 81       	ldd	r24, Y+1	; 0x01
    506e:	88 0f       	add	r24, r24
    5070:	0e 94 f6 27 	call	0x4fec	; 0x4fec <i2c_send>
}
    5074:	0f 90       	pop	r0
    5076:	cf 91       	pop	r28
    5078:	df 91       	pop	r29
    507a:	08 95       	ret

0000507c <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    507c:	0e 94 8e 27 	call	0x4f1c	; 0x4f1c <adc_init>
	mda100_initDone = 1;
    5080:	81 e0       	ldi	r24, 0x01	; 1
    5082:	80 93 f4 02 	sts	0x02F4, r24
}
    5086:	08 95       	ret

00005088 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    5088:	80 91 f4 02 	lds	r24, 0x02F4
    508c:	88 23       	and	r24, r24
    508e:	11 f4       	brne	.+4      	; 0x5094 <mda100_Powersave+0xc>
    5090:	0e 94 3e 28 	call	0x507c	; 0x507c <mda100_init>
	adc_Powersave();
    5094:	0e 94 a4 27 	call	0x4f48	; 0x4f48 <adc_Powersave>
}
    5098:	08 95       	ret

0000509a <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    509a:	df 93       	push	r29
    509c:	cf 93       	push	r28
    509e:	0f 92       	push	r0
    50a0:	cd b7       	in	r28, 0x3d	; 61
    50a2:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    50a4:	90 91 f4 02 	lds	r25, 0x02F4
    50a8:	99 23       	and	r25, r25
    50aa:	21 f4       	brne	.+8      	; 0x50b4 <mda100_LightSensor_Power+0x1a>
    50ac:	89 83       	std	Y+1, r24	; 0x01
    50ae:	0e 94 3e 28 	call	0x507c	; 0x507c <mda100_init>
    50b2:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    50b4:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    50b6:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    50b8:	81 30       	cpi	r24, 0x01	; 1
    50ba:	19 f4       	brne	.+6      	; 0x50c2 <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    50bc:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    50be:	15 9a       	sbi	0x02, 5	; 2
    50c0:	02 c0       	rjmp	.+4      	; 0x50c6 <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    50c2:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    50c4:	15 98       	cbi	0x02, 5	; 2
	}
}
    50c6:	0f 90       	pop	r0
    50c8:	cf 91       	pop	r28
    50ca:	df 91       	pop	r29
    50cc:	08 95       	ret

000050ce <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    50ce:	df 93       	push	r29
    50d0:	cf 93       	push	r28
    50d2:	0f 92       	push	r0
    50d4:	cd b7       	in	r28, 0x3d	; 61
    50d6:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    50d8:	90 91 f4 02 	lds	r25, 0x02F4
    50dc:	99 23       	and	r25, r25
    50de:	21 f4       	brne	.+8      	; 0x50e8 <mda100_TemperatureSensor_Power+0x1a>
    50e0:	89 83       	std	Y+1, r24	; 0x01
    50e2:	0e 94 3e 28 	call	0x507c	; 0x507c <mda100_init>
    50e6:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    50e8:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    50ea:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    50ec:	81 30       	cpi	r24, 0x01	; 1
    50ee:	19 f4       	brne	.+6      	; 0x50f6 <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    50f0:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    50f2:	a0 9a       	sbi	0x14, 0	; 20
    50f4:	02 c0       	rjmp	.+4      	; 0x50fa <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    50f6:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    50f8:	a0 98       	cbi	0x14, 0	; 20
	}
}
    50fa:	0f 90       	pop	r0
    50fc:	cf 91       	pop	r28
    50fe:	df 91       	pop	r29
    5100:	08 95       	ret

00005102 <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    5102:	80 91 f4 02 	lds	r24, 0x02F4
    5106:	88 23       	and	r24, r24
    5108:	11 f4       	brne	.+4      	; 0x510e <mda100_LightSensor_GetCounts+0xc>
    510a:	0e 94 3e 28 	call	0x507c	; 0x507c <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    510e:	81 e0       	ldi	r24, 0x01	; 1
    5110:	0e 94 4d 28 	call	0x509a	; 0x509a <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    5114:	81 e0       	ldi	r24, 0x01	; 1
    5116:	0e 94 a6 27 	call	0x4f4c	; 0x4f4c <adc_GetChannel>
}
    511a:	08 95       	ret

0000511c <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    511c:	80 91 f4 02 	lds	r24, 0x02F4
    5120:	88 23       	and	r24, r24
    5122:	11 f4       	brne	.+4      	; 0x5128 <mda100_TemperatureSensor_GetCounts+0xc>
    5124:	0e 94 3e 28 	call	0x507c	; 0x507c <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    5128:	81 e0       	ldi	r24, 0x01	; 1
    512a:	0e 94 67 28 	call	0x50ce	; 0x50ce <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    512e:	81 e0       	ldi	r24, 0x01	; 1
    5130:	0e 94 a6 27 	call	0x4f4c	; 0x4f4c <adc_GetChannel>
}
    5134:	08 95       	ret

00005136 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    5136:	af 92       	push	r10
    5138:	bf 92       	push	r11
    513a:	cf 92       	push	r12
    513c:	df 92       	push	r13
    513e:	ef 92       	push	r14
    5140:	ff 92       	push	r15
    5142:	0f 93       	push	r16
    5144:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    5146:	0e 94 8e 28 	call	0x511c	; 0x511c <mda100_TemperatureSensor_GetCounts>
    514a:	bc 01       	movw	r22, r24
    514c:	80 e0       	ldi	r24, 0x00	; 0
    514e:	90 e0       	ldi	r25, 0x00	; 0
    5150:	0e 94 de 3d 	call	0x7bbc	; 0x7bbc <__floatunsisf>
    5154:	8b 01       	movw	r16, r22
    5156:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    5158:	60 e0       	ldi	r22, 0x00	; 0
    515a:	70 ec       	ldi	r23, 0xC0	; 192
    515c:	8f e7       	ldi	r24, 0x7F	; 127
    515e:	94 e4       	ldi	r25, 0x44	; 68
    5160:	20 2f       	mov	r18, r16
    5162:	31 2f       	mov	r19, r17
    5164:	4e 2d       	mov	r20, r14
    5166:	5f 2d       	mov	r21, r15
    5168:	0e 94 e5 3c 	call	0x79ca	; 0x79ca <__subsf3>
    516c:	20 e0       	ldi	r18, 0x00	; 0
    516e:	30 e4       	ldi	r19, 0x40	; 64
    5170:	4c e1       	ldi	r20, 0x1C	; 28
    5172:	56 e4       	ldi	r21, 0x46	; 70
    5174:	0e 94 b5 3e 	call	0x7d6a	; 0x7d6a <__mulsf3>
    5178:	20 2f       	mov	r18, r16
    517a:	31 2f       	mov	r19, r17
    517c:	4e 2d       	mov	r20, r14
    517e:	5f 2d       	mov	r21, r15
    5180:	0e 94 4a 3d 	call	0x7a94	; 0x7a94 <__divsf3>
    5184:	0e 94 75 3e 	call	0x7cea	; 0x7cea <log>
    5188:	7b 01       	movw	r14, r22
    518a:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    518c:	20 e0       	ldi	r18, 0x00	; 0
    518e:	30 e0       	ldi	r19, 0x00	; 0
    5190:	40 e4       	ldi	r20, 0x40	; 64
    5192:	50 e4       	ldi	r21, 0x40	; 64
    5194:	0e 94 18 3f 	call	0x7e30	; 0x7e30 <pow>
    5198:	d6 2e       	mov	r13, r22
    519a:	c7 2e       	mov	r12, r23
    519c:	b8 2e       	mov	r11, r24
    519e:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    51a0:	c8 01       	movw	r24, r16
    51a2:	b7 01       	movw	r22, r14
    51a4:	29 e7       	ldi	r18, 0x79	; 121
    51a6:	33 ee       	ldi	r19, 0xE3	; 227
    51a8:	4d e7       	ldi	r20, 0x7D	; 125
    51aa:	59 e3       	ldi	r21, 0x39	; 57
    51ac:	0e 94 b5 3e 	call	0x7d6a	; 0x7d6a <__mulsf3>
    51b0:	28 ec       	ldi	r18, 0xC8	; 200
    51b2:	32 e6       	ldi	r19, 0x62	; 98
    51b4:	44 e8       	ldi	r20, 0x84	; 132
    51b6:	5a e3       	ldi	r21, 0x3A	; 58
    51b8:	0e 94 e6 3c 	call	0x79cc	; 0x79cc <__addsf3>
    51bc:	7b 01       	movw	r14, r22
    51be:	8c 01       	movw	r16, r24
    51c0:	a6 01       	movw	r20, r12
    51c2:	95 01       	movw	r18, r10
    51c4:	65 2f       	mov	r22, r21
    51c6:	74 2f       	mov	r23, r20
    51c8:	83 2f       	mov	r24, r19
    51ca:	92 2f       	mov	r25, r18
    51cc:	2d e2       	ldi	r18, 0x2D	; 45
    51ce:	34 ec       	ldi	r19, 0xC4	; 196
    51d0:	4c e1       	ldi	r20, 0x1C	; 28
    51d2:	54 e3       	ldi	r21, 0x34	; 52
    51d4:	0e 94 b5 3e 	call	0x7d6a	; 0x7d6a <__mulsf3>
    51d8:	9b 01       	movw	r18, r22
    51da:	ac 01       	movw	r20, r24
    51dc:	c8 01       	movw	r24, r16
    51de:	b7 01       	movw	r22, r14
    51e0:	0e 94 e6 3c 	call	0x79cc	; 0x79cc <__addsf3>
    51e4:	9b 01       	movw	r18, r22
    51e6:	ac 01       	movw	r20, r24
    51e8:	60 e0       	ldi	r22, 0x00	; 0
    51ea:	70 e0       	ldi	r23, 0x00	; 0
    51ec:	80 e8       	ldi	r24, 0x80	; 128
    51ee:	9f e3       	ldi	r25, 0x3F	; 63
    51f0:	0e 94 4a 3d 	call	0x7a94	; 0x7a94 <__divsf3>
}
    51f4:	1f 91       	pop	r17
    51f6:	0f 91       	pop	r16
    51f8:	ff 90       	pop	r15
    51fa:	ef 90       	pop	r14
    51fc:	df 90       	pop	r13
    51fe:	cf 90       	pop	r12
    5200:	bf 90       	pop	r11
    5202:	af 90       	pop	r10
    5204:	08 95       	ret

00005206 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    5206:	0e 94 9b 28 	call	0x5136	; 0x5136 <mda100_TemperatureSensor_GetKelvin>
    520a:	23 e3       	ldi	r18, 0x33	; 51
    520c:	33 e9       	ldi	r19, 0x93	; 147
    520e:	48 e8       	ldi	r20, 0x88	; 136
    5210:	53 e4       	ldi	r21, 0x43	; 67
    5212:	0e 94 e5 3c 	call	0x79ca	; 0x79ca <__subsf3>
}
    5216:	08 95       	ret

00005218 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    5218:	0e 94 8e 27 	call	0x4f1c	; 0x4f1c <adc_init>
	ad5242_init();
    521c:	0e 94 6d 27 	call	0x4eda	; 0x4eda <ad5242_init>
	mts310cb_initDone = 1;
    5220:	81 e0       	ldi	r24, 0x01	; 1
    5222:	80 93 f5 02 	sts	0x02F5, r24
}
    5226:	08 95       	ret

00005228 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    5228:	80 91 f5 02 	lds	r24, 0x02F5
    522c:	88 23       	and	r24, r24
    522e:	11 f4       	brne	.+4      	; 0x5234 <mts310cb_Powersave+0xc>
    5230:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
	adc_Powersave();
    5234:	0e 94 a4 27 	call	0x4f48	; 0x4f48 <adc_Powersave>
}
    5238:	08 95       	ret

0000523a <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    523a:	df 93       	push	r29
    523c:	cf 93       	push	r28
    523e:	0f 92       	push	r0
    5240:	cd b7       	in	r28, 0x3d	; 61
    5242:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5244:	90 91 f5 02 	lds	r25, 0x02F5
    5248:	99 23       	and	r25, r25
    524a:	21 f4       	brne	.+8      	; 0x5254 <mts310cb_Accelerometer_Power+0x1a>
    524c:	89 83       	std	Y+1, r24	; 0x01
    524e:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
    5252:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    5254:	81 30       	cpi	r24, 0x01	; 1
    5256:	11 f4       	brne	.+4      	; 0x525c <mts310cb_Accelerometer_Power+0x22>
    5258:	ac 9a       	sbi	0x15, 4	; 21
    525a:	01 c0       	rjmp	.+2      	; 0x525e <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    525c:	ac 98       	cbi	0x15, 4	; 21
}
    525e:	0f 90       	pop	r0
    5260:	cf 91       	pop	r28
    5262:	df 91       	pop	r29
    5264:	08 95       	ret

00005266 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    5266:	df 93       	push	r29
    5268:	cf 93       	push	r28
    526a:	0f 92       	push	r0
    526c:	cd b7       	in	r28, 0x3d	; 61
    526e:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5270:	90 91 f5 02 	lds	r25, 0x02F5
    5274:	99 23       	and	r25, r25
    5276:	21 f4       	brne	.+8      	; 0x5280 <mts310cb_Magnetometer_Power+0x1a>
    5278:	89 83       	std	Y+1, r24	; 0x01
    527a:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
    527e:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    5280:	81 30       	cpi	r24, 0x01	; 1
    5282:	11 f4       	brne	.+4      	; 0x5288 <mts310cb_Magnetometer_Power+0x22>
    5284:	ad 9a       	sbi	0x15, 5	; 21
    5286:	01 c0       	rjmp	.+2      	; 0x528a <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    5288:	ad 98       	cbi	0x15, 5	; 21
}
    528a:	0f 90       	pop	r0
    528c:	cf 91       	pop	r28
    528e:	df 91       	pop	r29
    5290:	08 95       	ret

00005292 <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    5292:	1f 93       	push	r17
    5294:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    5296:	80 91 f5 02 	lds	r24, 0x02F5
    529a:	88 23       	and	r24, r24
    529c:	11 f4       	brne	.+4      	; 0x52a2 <mts310cb_TemperatureSensor_Power+0x10>
    529e:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    52a2:	80 e0       	ldi	r24, 0x00	; 0
    52a4:	0e 94 5d 29 	call	0x52ba	; 0x52ba <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    52a8:	11 30       	cpi	r17, 0x01	; 1
    52aa:	19 f4       	brne	.+6      	; 0x52b2 <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    52ac:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    52ae:	a0 9a       	sbi	0x14, 0	; 20
    52b0:	02 c0       	rjmp	.+4      	; 0x52b6 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    52b2:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    52b4:	a0 98       	cbi	0x14, 0	; 20
	}
}
    52b6:	1f 91       	pop	r17
    52b8:	08 95       	ret

000052ba <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    52ba:	1f 93       	push	r17
    52bc:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    52be:	80 91 f5 02 	lds	r24, 0x02F5
    52c2:	88 23       	and	r24, r24
    52c4:	11 f4       	brne	.+4      	; 0x52ca <mts310cb_LightSensor_Power+0x10>
    52c6:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    52ca:	80 e0       	ldi	r24, 0x00	; 0
    52cc:	0e 94 49 29 	call	0x5292	; 0x5292 <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    52d0:	11 30       	cpi	r17, 0x01	; 1
    52d2:	19 f4       	brne	.+6      	; 0x52da <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    52d4:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    52d6:	15 9a       	sbi	0x02, 5	; 2
    52d8:	02 c0       	rjmp	.+4      	; 0x52de <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    52da:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    52dc:	15 98       	cbi	0x02, 5	; 2
	}
}
    52de:	1f 91       	pop	r17
    52e0:	08 95       	ret

000052e2 <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    52e2:	df 93       	push	r29
    52e4:	cf 93       	push	r28
    52e6:	0f 92       	push	r0
    52e8:	cd b7       	in	r28, 0x3d	; 61
    52ea:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    52ec:	90 91 f5 02 	lds	r25, 0x02F5
    52f0:	99 23       	and	r25, r25
    52f2:	21 f4       	brne	.+8      	; 0x52fc <mts310cb_Sounder_Power+0x1a>
    52f4:	89 83       	std	Y+1, r24	; 0x01
    52f6:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
    52fa:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    52fc:	81 30       	cpi	r24, 0x01	; 1
    52fe:	11 f4       	brne	.+4      	; 0x5304 <mts310cb_Sounder_Power+0x22>
    5300:	aa 9a       	sbi	0x15, 2	; 21
    5302:	01 c0       	rjmp	.+2      	; 0x5306 <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    5304:	aa 98       	cbi	0x15, 2	; 21
}
    5306:	0f 90       	pop	r0
    5308:	cf 91       	pop	r28
    530a:	df 91       	pop	r29
    530c:	08 95       	ret

0000530e <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    530e:	df 93       	push	r29
    5310:	cf 93       	push	r28
    5312:	0f 92       	push	r0
    5314:	cd b7       	in	r28, 0x3d	; 61
    5316:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5318:	90 91 f5 02 	lds	r25, 0x02F5
    531c:	99 23       	and	r25, r25
    531e:	21 f4       	brne	.+8      	; 0x5328 <mts310cb_Microphone_Power+0x1a>
    5320:	89 83       	std	Y+1, r24	; 0x01
    5322:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
    5326:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    5328:	81 30       	cpi	r24, 0x01	; 1
    532a:	11 f4       	brne	.+4      	; 0x5330 <mts310cb_Microphone_Power+0x22>
    532c:	ab 9a       	sbi	0x15, 3	; 21
    532e:	01 c0       	rjmp	.+2      	; 0x5332 <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    5330:	ab 98       	cbi	0x15, 3	; 21
}
    5332:	0f 90       	pop	r0
    5334:	cf 91       	pop	r28
    5336:	df 91       	pop	r29
    5338:	08 95       	ret

0000533a <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    533a:	df 93       	push	r29
    533c:	cf 93       	push	r28
    533e:	0f 92       	push	r0
    5340:	cd b7       	in	r28, 0x3d	; 61
    5342:	de b7       	in	r29, 0x3e	; 62
    5344:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    5346:	80 91 f5 02 	lds	r24, 0x02F5
    534a:	88 23       	and	r24, r24
    534c:	21 f4       	brne	.+8      	; 0x5356 <mts310cb_Magnetometer_x_SetOffset+0x1c>
    534e:	49 83       	std	Y+1, r20	; 0x01
    5350:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
    5354:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    5356:	80 e0       	ldi	r24, 0x00	; 0
    5358:	61 e0       	ldi	r22, 0x01	; 1
    535a:	0e 94 70 27 	call	0x4ee0	; 0x4ee0 <ad5242_set>
}
    535e:	0f 90       	pop	r0
    5360:	cf 91       	pop	r28
    5362:	df 91       	pop	r29
    5364:	08 95       	ret

00005366 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    5366:	df 93       	push	r29
    5368:	cf 93       	push	r28
    536a:	0f 92       	push	r0
    536c:	cd b7       	in	r28, 0x3d	; 61
    536e:	de b7       	in	r29, 0x3e	; 62
    5370:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    5372:	80 91 f5 02 	lds	r24, 0x02F5
    5376:	88 23       	and	r24, r24
    5378:	21 f4       	brne	.+8      	; 0x5382 <mts310cb_Magnetometer_y_SetOffset+0x1c>
    537a:	49 83       	std	Y+1, r20	; 0x01
    537c:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
    5380:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    5382:	80 e0       	ldi	r24, 0x00	; 0
    5384:	62 e0       	ldi	r22, 0x02	; 2
    5386:	0e 94 70 27 	call	0x4ee0	; 0x4ee0 <ad5242_set>
}
    538a:	0f 90       	pop	r0
    538c:	cf 91       	pop	r28
    538e:	df 91       	pop	r29
    5390:	08 95       	ret

00005392 <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    5392:	df 93       	push	r29
    5394:	cf 93       	push	r28
    5396:	0f 92       	push	r0
    5398:	cd b7       	in	r28, 0x3d	; 61
    539a:	de b7       	in	r29, 0x3e	; 62
    539c:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    539e:	80 91 f5 02 	lds	r24, 0x02F5
    53a2:	88 23       	and	r24, r24
    53a4:	21 f4       	brne	.+8      	; 0x53ae <mts310cb_Microphone_SetGain+0x1c>
    53a6:	49 83       	std	Y+1, r20	; 0x01
    53a8:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
    53ac:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    53ae:	81 e0       	ldi	r24, 0x01	; 1
    53b0:	61 e0       	ldi	r22, 0x01	; 1
    53b2:	0e 94 70 27 	call	0x4ee0	; 0x4ee0 <ad5242_set>
}
    53b6:	0f 90       	pop	r0
    53b8:	cf 91       	pop	r28
    53ba:	df 91       	pop	r29
    53bc:	08 95       	ret

000053be <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    53be:	df 93       	push	r29
    53c0:	cf 93       	push	r28
    53c2:	0f 92       	push	r0
    53c4:	cd b7       	in	r28, 0x3d	; 61
    53c6:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    53c8:	90 91 f5 02 	lds	r25, 0x02F5
    53cc:	99 23       	and	r25, r25
    53ce:	21 f4       	brne	.+8      	; 0x53d8 <mts310cb_Microphone_SetMode+0x1a>
    53d0:	89 83       	std	Y+1, r24	; 0x01
    53d2:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
    53d6:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    53d8:	88 23       	and	r24, r24
    53da:	11 f4       	brne	.+4      	; 0x53e0 <mts310cb_Microphone_SetMode+0x22>
    53dc:	ae 9a       	sbi	0x15, 6	; 21
    53de:	03 c0       	rjmp	.+6      	; 0x53e6 <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    53e0:	81 30       	cpi	r24, 0x01	; 1
    53e2:	09 f4       	brne	.+2      	; 0x53e6 <mts310cb_Microphone_SetMode+0x28>
    53e4:	ae 98       	cbi	0x15, 6	; 21
}
    53e6:	0f 90       	pop	r0
    53e8:	cf 91       	pop	r28
    53ea:	df 91       	pop	r29
    53ec:	08 95       	ret

000053ee <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    53ee:	80 91 f5 02 	lds	r24, 0x02F5
    53f2:	88 23       	and	r24, r24
    53f4:	11 f4       	brne	.+4      	; 0x53fa <mts310cb_LightSensor_GetCounts+0xc>
    53f6:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    53fa:	81 e0       	ldi	r24, 0x01	; 1
    53fc:	0e 94 5d 29 	call	0x52ba	; 0x52ba <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    5400:	81 e0       	ldi	r24, 0x01	; 1
    5402:	0e 94 a6 27 	call	0x4f4c	; 0x4f4c <adc_GetChannel>
}
    5406:	08 95       	ret

00005408 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    5408:	80 91 f5 02 	lds	r24, 0x02F5
    540c:	88 23       	and	r24, r24
    540e:	11 f4       	brne	.+4      	; 0x5414 <mts310cb_TemperatureSensor_GetCounts+0xc>
    5410:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    5414:	81 e0       	ldi	r24, 0x01	; 1
    5416:	0e 94 49 29 	call	0x5292	; 0x5292 <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    541a:	81 e0       	ldi	r24, 0x01	; 1
    541c:	0e 94 a6 27 	call	0x4f4c	; 0x4f4c <adc_GetChannel>
}
    5420:	08 95       	ret

00005422 <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    5422:	80 91 f5 02 	lds	r24, 0x02F5
    5426:	88 23       	and	r24, r24
    5428:	11 f4       	brne	.+4      	; 0x542e <mts310cb_Microphone_GetCounts+0xc>
    542a:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
	return adc_GetChannel(2);
    542e:	82 e0       	ldi	r24, 0x02	; 2
    5430:	0e 94 a6 27 	call	0x4f4c	; 0x4f4c <adc_GetChannel>
}
    5434:	08 95       	ret

00005436 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    5436:	80 91 f5 02 	lds	r24, 0x02F5
    543a:	88 23       	and	r24, r24
    543c:	11 f4       	brne	.+4      	; 0x5442 <mts310cb_Accelerometer_x_GetCounts+0xc>
    543e:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
	return adc_GetChannel(3);
    5442:	83 e0       	ldi	r24, 0x03	; 3
    5444:	0e 94 a6 27 	call	0x4f4c	; 0x4f4c <adc_GetChannel>
}
    5448:	08 95       	ret

0000544a <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    544a:	80 91 f5 02 	lds	r24, 0x02F5
    544e:	88 23       	and	r24, r24
    5450:	11 f4       	brne	.+4      	; 0x5456 <mts310cb_Accelerometer_y_GetCounts+0xc>
    5452:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
	return adc_GetChannel(4);
    5456:	84 e0       	ldi	r24, 0x04	; 4
    5458:	0e 94 a6 27 	call	0x4f4c	; 0x4f4c <adc_GetChannel>
}
    545c:	08 95       	ret

0000545e <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    545e:	80 91 f5 02 	lds	r24, 0x02F5
    5462:	88 23       	and	r24, r24
    5464:	11 f4       	brne	.+4      	; 0x546a <mts310cb_Magnetometer_x_GetCounts+0xc>
    5466:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
	return adc_GetChannel(5);
    546a:	85 e0       	ldi	r24, 0x05	; 5
    546c:	0e 94 a6 27 	call	0x4f4c	; 0x4f4c <adc_GetChannel>
}
    5470:	08 95       	ret

00005472 <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    5472:	80 91 f5 02 	lds	r24, 0x02F5
    5476:	88 23       	and	r24, r24
    5478:	11 f4       	brne	.+4      	; 0x547e <mts310cb_Magnetometer_y_GetCounts+0xc>
    547a:	0e 94 0c 29 	call	0x5218	; 0x5218 <mts310cb_init>
	return adc_GetChannel(6);
    547e:	86 e0       	ldi	r24, 0x06	; 6
    5480:	0e 94 a6 27 	call	0x4f4c	; 0x4f4c <adc_GetChannel>
}
    5484:	08 95       	ret

00005486 <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    5486:	89 e9       	ldi	r24, 0x99	; 153
    5488:	93 e0       	ldi	r25, 0x03	; 3
    548a:	01 97       	sbiw	r24, 0x01	; 1
    548c:	f1 f7       	brne	.-4      	; 0x548a <Maxim_1Wire_ResetPulse+0x4>
    548e:	00 c0       	rjmp	.+0      	; 0x5490 <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    5490:	dc 98       	cbi	0x1b, 4	; 27
    5492:	d4 9a       	sbi	0x1a, 4	; 26
    5494:	89 e9       	ldi	r24, 0x99	; 153
    5496:	93 e0       	ldi	r25, 0x03	; 3
    5498:	01 97       	sbiw	r24, 0x01	; 1
    549a:	f1 f7       	brne	.-4      	; 0x5498 <Maxim_1Wire_ResetPulse+0x12>
    549c:	00 c0       	rjmp	.+0      	; 0x549e <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    549e:	d4 98       	cbi	0x1a, 4	; 26
    54a0:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    54a2:	cc 9b       	sbis	0x19, 4	; 25
    54a4:	fe cf       	rjmp	.-4      	; 0x54a2 <Maxim_1Wire_ResetPulse+0x1c>
    54a6:	80 e0       	ldi	r24, 0x00	; 0
    54a8:	07 c0       	rjmp	.+14     	; 0x54b8 <Maxim_1Wire_ResetPulse+0x32>
    54aa:	91 e3       	ldi	r25, 0x31	; 49
    54ac:	9a 95       	dec	r25
    54ae:	f1 f7       	brne	.-4      	; 0x54ac <Maxim_1Wire_ResetPulse+0x26>
    54b0:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    54b2:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    54b4:	8f 31       	cpi	r24, 0x1F	; 31
    54b6:	49 f0       	breq	.+18     	; 0x54ca <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    54b8:	cc 99       	sbic	0x19, 4	; 25
    54ba:	f7 cf       	rjmp	.-18     	; 0x54aa <Maxim_1Wire_ResetPulse+0x24>
    54bc:	89 e9       	ldi	r24, 0x99	; 153
    54be:	93 e0       	ldi	r25, 0x03	; 3
    54c0:	01 97       	sbiw	r24, 0x01	; 1
    54c2:	f1 f7       	brne	.-4      	; 0x54c0 <Maxim_1Wire_ResetPulse+0x3a>
    54c4:	00 c0       	rjmp	.+0      	; 0x54c6 <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    54c6:	80 e0       	ldi	r24, 0x00	; 0
    54c8:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    54ca:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    54cc:	08 95       	ret

000054ce <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    54ce:	88 23       	and	r24, r24
    54d0:	61 f4       	brne	.+24     	; 0x54ea <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    54d2:	dc 98       	cbi	0x1b, 4	; 27
    54d4:	d4 9a       	sbi	0x1a, 4	; 26
    54d6:	84 ec       	ldi	r24, 0xC4	; 196
    54d8:	8a 95       	dec	r24
    54da:	f1 f7       	brne	.-4      	; 0x54d8 <Maxim_1Wire_WriteBit+0xa>
    54dc:	00 c0       	rjmp	.+0      	; 0x54de <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    54de:	d4 98       	cbi	0x1a, 4	; 26
    54e0:	dc 9a       	sbi	0x1b, 4	; 27
    54e2:	81 e3       	ldi	r24, 0x31	; 49
    54e4:	8a 95       	dec	r24
    54e6:	f1 f7       	brne	.-4      	; 0x54e4 <Maxim_1Wire_WriteBit+0x16>
    54e8:	0b c0       	rjmp	.+22     	; 0x5500 <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    54ea:	dc 98       	cbi	0x1b, 4	; 27
    54ec:	d4 9a       	sbi	0x1a, 4	; 26
    54ee:	88 e1       	ldi	r24, 0x18	; 24
    54f0:	8a 95       	dec	r24
    54f2:	f1 f7       	brne	.-4      	; 0x54f0 <Maxim_1Wire_WriteBit+0x22>
    54f4:	00 c0       	rjmp	.+0      	; 0x54f6 <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    54f6:	d4 98       	cbi	0x1a, 4	; 26
    54f8:	dc 9a       	sbi	0x1b, 4	; 27
    54fa:	8d ed       	ldi	r24, 0xDD	; 221
    54fc:	8a 95       	dec	r24
    54fe:	f1 f7       	brne	.-4      	; 0x54fc <Maxim_1Wire_WriteBit+0x2e>
    5500:	00 00       	nop
    5502:	08 95       	ret

00005504 <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    5504:	dc 98       	cbi	0x1b, 4	; 27
    5506:	d4 9a       	sbi	0x1a, 4	; 26
    5508:	82 e0       	ldi	r24, 0x02	; 2
    550a:	8a 95       	dec	r24
    550c:	f1 f7       	brne	.-4      	; 0x550a <Maxim_1Wire_ReadBit+0x6>
    550e:	00 c0       	rjmp	.+0      	; 0x5510 <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    5510:	d4 98       	cbi	0x1a, 4	; 26
    5512:	dc 9a       	sbi	0x1b, 4	; 27
    5514:	96 e1       	ldi	r25, 0x16	; 22
    5516:	9a 95       	dec	r25
    5518:	f1 f7       	brne	.-4      	; 0x5516 <Maxim_1Wire_ReadBit+0x12>
    551a:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    551c:	89 b3       	in	r24, 0x19	; 25
    551e:	94 ec       	ldi	r25, 0xC4	; 196
    5520:	9a 95       	dec	r25
    5522:	f1 f7       	brne	.-4      	; 0x5520 <Maxim_1Wire_ReadBit+0x1c>
    5524:	00 c0       	rjmp	.+0      	; 0x5526 <Maxim_1Wire_ReadBit+0x22>
    5526:	90 e0       	ldi	r25, 0x00	; 0
    5528:	80 71       	andi	r24, 0x10	; 16
    552a:	90 70       	andi	r25, 0x00	; 0
    552c:	24 e0       	ldi	r18, 0x04	; 4
    552e:	95 95       	asr	r25
    5530:	87 95       	ror	r24
    5532:	2a 95       	dec	r18
    5534:	e1 f7       	brne	.-8      	; 0x552e <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    5536:	08 95       	ret

00005538 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    5538:	ff 92       	push	r15
    553a:	0f 93       	push	r16
    553c:	1f 93       	push	r17
    553e:	cf 93       	push	r28
    5540:	df 93       	push	r29
    5542:	f8 2e       	mov	r15, r24
    5544:	c0 e0       	ldi	r28, 0x00	; 0
    5546:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    5548:	01 e0       	ldi	r16, 0x01	; 1
    554a:	10 e0       	ldi	r17, 0x00	; 0
    554c:	98 01       	movw	r18, r16
    554e:	0c 2e       	mov	r0, r28
    5550:	02 c0       	rjmp	.+4      	; 0x5556 <Maxim_1Wire_WriteByte+0x1e>
    5552:	22 0f       	add	r18, r18
    5554:	33 1f       	adc	r19, r19
    5556:	0a 94       	dec	r0
    5558:	e2 f7       	brpl	.-8      	; 0x5552 <Maxim_1Wire_WriteByte+0x1a>
    555a:	8f 2d       	mov	r24, r15
    555c:	82 23       	and	r24, r18
    555e:	0e 94 67 2a 	call	0x54ce	; 0x54ce <Maxim_1Wire_WriteBit>
    5562:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    5564:	c8 30       	cpi	r28, 0x08	; 8
    5566:	d1 05       	cpc	r29, r1
    5568:	89 f7       	brne	.-30     	; 0x554c <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    556a:	df 91       	pop	r29
    556c:	cf 91       	pop	r28
    556e:	1f 91       	pop	r17
    5570:	0f 91       	pop	r16
    5572:	ff 90       	pop	r15
    5574:	08 95       	ret

00005576 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    5576:	1f 93       	push	r17
    5578:	cf 93       	push	r28
    557a:	df 93       	push	r29
    557c:	c0 e0       	ldi	r28, 0x00	; 0
    557e:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    5580:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    5582:	0e 94 82 2a 	call	0x5504	; 0x5504 <Maxim_1Wire_ReadBit>
    5586:	28 2f       	mov	r18, r24
    5588:	30 e0       	ldi	r19, 0x00	; 0
    558a:	0c 2e       	mov	r0, r28
    558c:	02 c0       	rjmp	.+4      	; 0x5592 <Maxim_1Wire_ReadByte+0x1c>
    558e:	22 0f       	add	r18, r18
    5590:	33 1f       	adc	r19, r19
    5592:	0a 94       	dec	r0
    5594:	e2 f7       	brpl	.-8      	; 0x558e <Maxim_1Wire_ReadByte+0x18>
    5596:	12 2b       	or	r17, r18
    5598:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    559a:	c8 30       	cpi	r28, 0x08	; 8
    559c:	d1 05       	cpc	r29, r1
    559e:	89 f7       	brne	.-30     	; 0x5582 <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    55a0:	81 2f       	mov	r24, r17
    55a2:	df 91       	pop	r29
    55a4:	cf 91       	pop	r28
    55a6:	1f 91       	pop	r17
    55a8:	08 95       	ret

000055aa <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    55aa:	8f e0       	ldi	r24, 0x0F	; 15
    55ac:	0e 94 9c 2a 	call	0x5538	; 0x5538 <Maxim_1Wire_WriteByte>
}
    55b0:	08 95       	ret

000055b2 <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    55b2:	80 b5       	in	r24, 0x20	; 32
    55b4:	8b 7f       	andi	r24, 0xFB	; 251
    55b6:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    55b8:	d4 98       	cbi	0x1a, 4	; 26
    55ba:	dc 9a       	sbi	0x1b, 4	; 27
    55bc:	86 ef       	ldi	r24, 0xF6	; 246
    55be:	8a 95       	dec	r24
    55c0:	f1 f7       	brne	.-4      	; 0x55be <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    55c2:	08 95       	ret

000055c4 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    55c4:	ef 92       	push	r14
    55c6:	ff 92       	push	r15
    55c8:	0f 93       	push	r16
    55ca:	1f 93       	push	r17
    55cc:	df 93       	push	r29
    55ce:	cf 93       	push	r28
    55d0:	00 d0       	rcall	.+0      	; 0x55d2 <DS2401_getSerialNumber+0xe>
    55d2:	00 d0       	rcall	.+0      	; 0x55d4 <DS2401_getSerialNumber+0x10>
    55d4:	cd b7       	in	r28, 0x3d	; 61
    55d6:	de b7       	in	r29, 0x3e	; 62
    55d8:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    55da:	19 82       	std	Y+1, r1	; 0x01
    55dc:	1a 82       	std	Y+2, r1	; 0x02
    55de:	1b 82       	std	Y+3, r1	; 0x03
    55e0:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    55e2:	0e 94 43 2a 	call	0x5486	; 0x5486 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    55e6:	88 23       	and	r24, r24
    55e8:	39 f0       	breq	.+14     	; 0x55f8 <DS2401_getSerialNumber+0x34>
    55ea:	28 2f       	mov	r18, r24
    55ec:	33 27       	eor	r19, r19
    55ee:	27 fd       	sbrc	r18, 7
    55f0:	30 95       	com	r19
    55f2:	43 2f       	mov	r20, r19
    55f4:	53 2f       	mov	r21, r19
    55f6:	27 c0       	rjmp	.+78     	; 0x5646 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    55f8:	0e 94 d5 2a 	call	0x55aa	; 0x55aa <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    55fc:	0e 94 bb 2a 	call	0x5576	; 0x5576 <Maxim_1Wire_ReadByte>
    5600:	81 30       	cpi	r24, 0x01	; 1
    5602:	19 f0       	breq	.+6      	; 0x560a <DS2401_getSerialNumber+0x46>
    5604:	8e ef       	ldi	r24, 0xFE	; 254
    5606:	f7 01       	movw	r30, r14
    5608:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    560a:	8e 01       	movw	r16, r28
    560c:	0f 5f       	subi	r16, 0xFF	; 255
    560e:	1f 4f       	sbci	r17, 0xFF	; 255
    5610:	0e 94 bb 2a 	call	0x5576	; 0x5576 <Maxim_1Wire_ReadByte>
    5614:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    5616:	0e 94 bb 2a 	call	0x5576	; 0x5576 <Maxim_1Wire_ReadByte>
    561a:	f8 01       	movw	r30, r16
    561c:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    561e:	0e 94 bb 2a 	call	0x5576	; 0x5576 <Maxim_1Wire_ReadByte>
    5622:	f8 01       	movw	r30, r16
    5624:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    5626:	0e 94 bb 2a 	call	0x5576	; 0x5576 <Maxim_1Wire_ReadByte>
    562a:	f8 01       	movw	r30, r16
    562c:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    562e:	0e 94 bb 2a 	call	0x5576	; 0x5576 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    5632:	0e 94 bb 2a 	call	0x5576	; 0x5576 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    5636:	0e 94 bb 2a 	call	0x5576	; 0x5576 <Maxim_1Wire_ReadByte>
    *valid = 0;
    563a:	f7 01       	movw	r30, r14
    563c:	10 82       	st	Z, r1
    return serialNumber;
    563e:	29 81       	ldd	r18, Y+1	; 0x01
    5640:	3a 81       	ldd	r19, Y+2	; 0x02
    5642:	4b 81       	ldd	r20, Y+3	; 0x03
    5644:	5c 81       	ldd	r21, Y+4	; 0x04
}
    5646:	b9 01       	movw	r22, r18
    5648:	ca 01       	movw	r24, r20
    564a:	0f 90       	pop	r0
    564c:	0f 90       	pop	r0
    564e:	0f 90       	pop	r0
    5650:	0f 90       	pop	r0
    5652:	cf 91       	pop	r28
    5654:	df 91       	pop	r29
    5656:	1f 91       	pop	r17
    5658:	0f 91       	pop	r16
    565a:	ff 90       	pop	r15
    565c:	ef 90       	pop	r14
    565e:	08 95       	ret

00005660 <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    5660:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    5662:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    5664:	87 ff       	sbrs	r24, 7
    5666:	02 c0       	rjmp	.+4      	; 0x566c <DOGM128_6_usart1_sendByte+0xc>
    5668:	93 9a       	sbi	0x12, 3	; 18
    566a:	01 c0       	rjmp	.+2      	; 0x566e <DOGM128_6_usart1_sendByte+0xe>
    566c:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    566e:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5670:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    5672:	86 ff       	sbrs	r24, 6
    5674:	02 c0       	rjmp	.+4      	; 0x567a <DOGM128_6_usart1_sendByte+0x1a>
    5676:	93 9a       	sbi	0x12, 3	; 18
    5678:	01 c0       	rjmp	.+2      	; 0x567c <DOGM128_6_usart1_sendByte+0x1c>
    567a:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    567c:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    567e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    5680:	85 ff       	sbrs	r24, 5
    5682:	02 c0       	rjmp	.+4      	; 0x5688 <DOGM128_6_usart1_sendByte+0x28>
    5684:	93 9a       	sbi	0x12, 3	; 18
    5686:	01 c0       	rjmp	.+2      	; 0x568a <DOGM128_6_usart1_sendByte+0x2a>
    5688:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    568a:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    568c:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    568e:	84 ff       	sbrs	r24, 4
    5690:	02 c0       	rjmp	.+4      	; 0x5696 <DOGM128_6_usart1_sendByte+0x36>
    5692:	93 9a       	sbi	0x12, 3	; 18
    5694:	01 c0       	rjmp	.+2      	; 0x5698 <DOGM128_6_usart1_sendByte+0x38>
    5696:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5698:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    569a:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    569c:	83 ff       	sbrs	r24, 3
    569e:	02 c0       	rjmp	.+4      	; 0x56a4 <DOGM128_6_usart1_sendByte+0x44>
    56a0:	93 9a       	sbi	0x12, 3	; 18
    56a2:	01 c0       	rjmp	.+2      	; 0x56a6 <DOGM128_6_usart1_sendByte+0x46>
    56a4:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    56a6:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    56a8:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    56aa:	82 ff       	sbrs	r24, 2
    56ac:	02 c0       	rjmp	.+4      	; 0x56b2 <DOGM128_6_usart1_sendByte+0x52>
    56ae:	93 9a       	sbi	0x12, 3	; 18
    56b0:	01 c0       	rjmp	.+2      	; 0x56b4 <DOGM128_6_usart1_sendByte+0x54>
    56b2:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    56b4:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    56b6:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    56b8:	81 ff       	sbrs	r24, 1
    56ba:	02 c0       	rjmp	.+4      	; 0x56c0 <DOGM128_6_usart1_sendByte+0x60>
    56bc:	93 9a       	sbi	0x12, 3	; 18
    56be:	01 c0       	rjmp	.+2      	; 0x56c2 <DOGM128_6_usart1_sendByte+0x62>
    56c0:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    56c2:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    56c4:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    56c6:	80 ff       	sbrs	r24, 0
    56c8:	02 c0       	rjmp	.+4      	; 0x56ce <DOGM128_6_usart1_sendByte+0x6e>
    56ca:	93 9a       	sbi	0x12, 3	; 18
    56cc:	01 c0       	rjmp	.+2      	; 0x56d0 <DOGM128_6_usart1_sendByte+0x70>
    56ce:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    56d0:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    56d2:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    56d4:	aa 9a       	sbi	0x15, 2	; 21
}
    56d6:	08 95       	ret

000056d8 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    56d8:	df 93       	push	r29
    56da:	cf 93       	push	r28
    56dc:	00 d0       	rcall	.+0      	; 0x56de <DOGM128_6_clear_display+0x6>
    56de:	0f 92       	push	r0
    56e0:	cd b7       	in	r28, 0x3d	; 61
    56e2:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    56e4:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    56e6:	19 82       	std	Y+1, r1	; 0x01
    56e8:	1f c0       	rjmp	.+62     	; 0x5728 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    56ea:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    56ec:	89 81       	ldd	r24, Y+1	; 0x01
    56ee:	80 55       	subi	r24, 0x50	; 80
    56f0:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    56f4:	80 e1       	ldi	r24, 0x10	; 16
    56f6:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    56fa:	80 e0       	ldi	r24, 0x00	; 0
    56fc:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
    DisA0high;
    5700:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    5702:	1b 82       	std	Y+3, r1	; 0x03
    5704:	1a 82       	std	Y+2, r1	; 0x02
    5706:	08 c0       	rjmp	.+16     	; 0x5718 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    5708:	80 e0       	ldi	r24, 0x00	; 0
    570a:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    570e:	8a 81       	ldd	r24, Y+2	; 0x02
    5710:	9b 81       	ldd	r25, Y+3	; 0x03
    5712:	01 96       	adiw	r24, 0x01	; 1
    5714:	9b 83       	std	Y+3, r25	; 0x03
    5716:	8a 83       	std	Y+2, r24	; 0x02
    5718:	8a 81       	ldd	r24, Y+2	; 0x02
    571a:	9b 81       	ldd	r25, Y+3	; 0x03
    571c:	80 38       	cpi	r24, 0x80	; 128
    571e:	91 05       	cpc	r25, r1
    5720:	9c f3       	brlt	.-26     	; 0x5708 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    5722:	89 81       	ldd	r24, Y+1	; 0x01
    5724:	8f 5f       	subi	r24, 0xFF	; 255
    5726:	89 83       	std	Y+1, r24	; 0x01
    5728:	89 81       	ldd	r24, Y+1	; 0x01
    572a:	88 30       	cpi	r24, 0x08	; 8
    572c:	f0 f2       	brcs	.-68     	; 0x56ea <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    572e:	0f 90       	pop	r0
    5730:	0f 90       	pop	r0
    5732:	0f 90       	pop	r0
    5734:	cf 91       	pop	r28
    5736:	df 91       	pop	r29
    5738:	08 95       	ret

0000573a <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    573a:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    573c:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    573e:	85 b3       	in	r24, 0x15	; 21
    5740:	87 60       	ori	r24, 0x07	; 7
    5742:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    5744:	84 b3       	in	r24, 0x14	; 20
    5746:	87 60       	ori	r24, 0x07	; 7
    5748:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    574a:	81 b3       	in	r24, 0x11	; 17
    574c:	88 62       	ori	r24, 0x28	; 40
    574e:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    5750:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    5752:	88 e7       	ldi	r24, 0x78	; 120
    5754:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    5756:	84 b3       	in	r24, 0x14	; 20
    5758:	87 78       	andi	r24, 0x87	; 135
    575a:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    575c:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    575e:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    5760:	8f ef       	ldi	r24, 0xFF	; 255
    5762:	9f e3       	ldi	r25, 0x3F	; 63
    5764:	a2 e0       	ldi	r26, 0x02	; 2
    5766:	81 50       	subi	r24, 0x01	; 1
    5768:	90 40       	sbci	r25, 0x00	; 0
    576a:	a0 40       	sbci	r26, 0x00	; 0
    576c:	e1 f7       	brne	.-8      	; 0x5766 <DOGM128_6_display_init+0x2c>
    576e:	00 c0       	rjmp	.+0      	; 0x5770 <DOGM128_6_display_init+0x36>
    5770:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    5772:	a9 9a       	sbi	0x15, 1	; 21
    5774:	8f ef       	ldi	r24, 0xFF	; 255
    5776:	9f e3       	ldi	r25, 0x3F	; 63
    5778:	a2 e0       	ldi	r26, 0x02	; 2
    577a:	81 50       	subi	r24, 0x01	; 1
    577c:	90 40       	sbci	r25, 0x00	; 0
    577e:	a0 40       	sbci	r26, 0x00	; 0
    5780:	e1 f7       	brne	.-8      	; 0x577a <DOGM128_6_display_init+0x40>
    5782:	00 c0       	rjmp	.+0      	; 0x5784 <DOGM128_6_display_init+0x4a>
    5784:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    5786:	80 e4       	ldi	r24, 0x40	; 64
    5788:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    578c:	81 ea       	ldi	r24, 0xA1	; 161
    578e:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    5792:	80 ec       	ldi	r24, 0xC0	; 192
    5794:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    5798:	86 ea       	ldi	r24, 0xA6	; 166
    579a:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    579e:	82 ea       	ldi	r24, 0xA2	; 162
    57a0:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    57a4:	8f e2       	ldi	r24, 0x2F	; 47
    57a6:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    57aa:	88 ef       	ldi	r24, 0xF8	; 248
    57ac:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    57b0:	80 e0       	ldi	r24, 0x00	; 0
    57b2:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    57b6:	87 e2       	ldi	r24, 0x27	; 39
    57b8:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    57bc:	81 e8       	ldi	r24, 0x81	; 129
    57be:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    57c2:	80 e1       	ldi	r24, 0x10	; 16
    57c4:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    57c8:	8c ea       	ldi	r24, 0xAC	; 172
    57ca:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    57ce:	80 e0       	ldi	r24, 0x00	; 0
    57d0:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    57d4:	8f ea       	ldi	r24, 0xAF	; 175
    57d6:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    57da:	0e 94 6c 2b 	call	0x56d8	; 0x56d8 <DOGM128_6_clear_display>
}
    57de:	08 95       	ret

000057e0 <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    57e0:	81 30       	cpi	r24, 0x01	; 1
    57e2:	11 f4       	brne	.+4      	; 0x57e8 <DOGM128_6_display_backlight+0x8>
    57e4:	c4 9a       	sbi	0x18, 4	; 24
    57e6:	08 95       	ret
	else DisBLIGHToff;
    57e8:	c4 98       	cbi	0x18, 4	; 24
    57ea:	08 95       	ret

000057ec <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    57ec:	ef 92       	push	r14
    57ee:	ff 92       	push	r15
    57f0:	0f 93       	push	r16
    57f2:	1f 93       	push	r17
    57f4:	df 93       	push	r29
    57f6:	cf 93       	push	r28
    57f8:	0f 92       	push	r0
    57fa:	cd b7       	in	r28, 0x3d	; 61
    57fc:	de b7       	in	r29, 0x3e	; 62
    57fe:	08 2f       	mov	r16, r24
    5800:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    5802:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    5804:	84 2f       	mov	r24, r20
    5806:	80 55       	subi	r24, 0x50	; 80
    5808:	99 83       	std	Y+1, r25	; 0x01
    580a:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    580e:	81 2f       	mov	r24, r17
    5810:	82 95       	swap	r24
    5812:	8f 70       	andi	r24, 0x0F	; 15
    5814:	80 61       	ori	r24, 0x10	; 16
    5816:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    581a:	81 2f       	mov	r24, r17
    581c:	8f 70       	andi	r24, 0x0F	; 15
    581e:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>

	DisA0high;
    5822:	a8 9a       	sbi	0x15, 0	; 21
    5824:	99 81       	ldd	r25, Y+1	; 0x01
    5826:	60 2f       	mov	r22, r16
    5828:	79 2f       	mov	r23, r25
    582a:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    582c:	1a c0       	rjmp	.+52     	; 0x5862 <DOGM128_6_LCD_print+0x76>
    582e:	00 e0       	ldi	r16, 0x00	; 0
    5830:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    5832:	d7 01       	movw	r26, r14
    5834:	ec 91       	ld	r30, X
    5836:	b5 e0       	ldi	r27, 0x05	; 5
    5838:	eb 9f       	mul	r30, r27
    583a:	f0 01       	movw	r30, r0
    583c:	11 24       	eor	r1, r1
    583e:	e0 0f       	add	r30, r16
    5840:	f1 1f       	adc	r31, r17
    5842:	e2 52       	subi	r30, 0x22	; 34
    5844:	fb 4f       	sbci	r31, 0xFB	; 251
    5846:	84 91       	lpm	r24, Z+
    5848:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    584c:	0f 5f       	subi	r16, 0xFF	; 255
    584e:	1f 4f       	sbci	r17, 0xFF	; 255
    5850:	05 30       	cpi	r16, 0x05	; 5
    5852:	11 05       	cpc	r17, r1
    5854:	71 f7       	brne	.-36     	; 0x5832 <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    5856:	80 e0       	ldi	r24, 0x00	; 0
    5858:	0e 94 30 2b 	call	0x5660	; 0x5660 <DOGM128_6_usart1_sendByte>
    585c:	08 94       	sec
    585e:	e1 1c       	adc	r14, r1
    5860:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    5862:	f7 01       	movw	r30, r14
    5864:	80 81       	ld	r24, Z
    5866:	88 23       	and	r24, r24
    5868:	11 f7       	brne	.-60     	; 0x582e <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    586a:	0f 90       	pop	r0
    586c:	cf 91       	pop	r28
    586e:	df 91       	pop	r29
    5870:	1f 91       	pop	r17
    5872:	0f 91       	pop	r16
    5874:	ff 90       	pop	r15
    5876:	ef 90       	pop	r14
    5878:	08 95       	ret

0000587a <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    587a:	60 91 90 06 	lds	r22, 0x0690
    587e:	70 91 91 06 	lds	r23, 0x0691
    5882:	90 e0       	ldi	r25, 0x00	; 0
    5884:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
}
    5888:	08 95       	ret

0000588a <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    588a:	80 e0       	ldi	r24, 0x00	; 0
    588c:	0e 94 c5 10 	call	0x218a	; 0x218a <nrk_uart_data_ready>
    5890:	88 23       	and	r24, r24
    5892:	49 f0       	breq	.+18     	; 0x58a6 <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    5894:	80 91 8e 06 	lds	r24, 0x068E
    5898:	90 91 8f 06 	lds	r25, 0x068F
    589c:	0e 94 21 42 	call	0x8442	; 0x8442 <fgetc>
    58a0:	28 2f       	mov	r18, r24
    58a2:	30 e0       	ldi	r19, 0x00	; 0
    58a4:	02 c0       	rjmp	.+4      	; 0x58aa <USART0_getchar+0x20>
	else return -1;
    58a6:	2f ef       	ldi	r18, 0xFF	; 255
    58a8:	3f ef       	ldi	r19, 0xFF	; 255
}
    58aa:	c9 01       	movw	r24, r18
    58ac:	08 95       	ret

000058ae <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    58ae:	bf 92       	push	r11
    58b0:	cf 92       	push	r12
    58b2:	df 92       	push	r13
    58b4:	ef 92       	push	r14
    58b6:	ff 92       	push	r15
    58b8:	0f 93       	push	r16
    58ba:	1f 93       	push	r17
    58bc:	df 93       	push	r29
    58be:	cf 93       	push	r28
    58c0:	00 d0       	rcall	.+0      	; 0x58c2 <eDIP240_7_Display_send_packet+0x14>
    58c2:	00 d0       	rcall	.+0      	; 0x58c4 <eDIP240_7_Display_send_packet+0x16>
    58c4:	0f 92       	push	r0
    58c6:	cd b7       	in	r28, 0x3d	; 61
    58c8:	de b7       	in	r29, 0x3e	; 62
    58ca:	d8 2e       	mov	r13, r24
    58cc:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    58ce:	20 ea       	ldi	r18, 0xA0	; 160
    58d0:	36 e8       	ldi	r19, 0x86	; 134
    58d2:	41 e0       	ldi	r20, 0x01	; 1
    58d4:	50 e0       	ldi	r21, 0x00	; 0
    58d6:	29 83       	std	Y+1, r18	; 0x01
    58d8:	3a 83       	std	Y+2, r19	; 0x02
    58da:	4b 83       	std	Y+3, r20	; 0x03
    58dc:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    58de:	81 e1       	ldi	r24, 0x11	; 17
    58e0:	9d 83       	std	Y+5, r25	; 0x05
    58e2:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    58e6:	8b 2d       	mov	r24, r11
    58e8:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 checksum = 0x11 + length;
    58ec:	81 e1       	ldi	r24, 0x11	; 17
    58ee:	c8 2e       	mov	r12, r24
    58f0:	cb 0c       	add	r12, r11
 while(i < length)
    58f2:	9d 81       	ldd	r25, Y+5	; 0x05
    58f4:	0d 2d       	mov	r16, r13
    58f6:	19 2f       	mov	r17, r25
    58f8:	09 c0       	rjmp	.+18     	; 0x590c <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    58fa:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    58fc:	f8 01       	movw	r30, r16
    58fe:	81 91       	ld	r24, Z+
    5900:	8f 01       	movw	r16, r30
    5902:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
	checksum += data[i];
    5906:	f7 01       	movw	r30, r14
    5908:	80 81       	ld	r24, Z
    590a:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    590c:	80 2f       	mov	r24, r16
    590e:	8d 19       	sub	r24, r13
    5910:	8b 15       	cp	r24, r11
    5912:	98 f3       	brcs	.-26     	; 0x58fa <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    5914:	8c 2d       	mov	r24, r12
    5916:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    591a:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
	ack_timeout--;
    591e:	29 81       	ldd	r18, Y+1	; 0x01
    5920:	3a 81       	ldd	r19, Y+2	; 0x02
    5922:	4b 81       	ldd	r20, Y+3	; 0x03
    5924:	5c 81       	ldd	r21, Y+4	; 0x04
    5926:	21 50       	subi	r18, 0x01	; 1
    5928:	30 40       	sbci	r19, 0x00	; 0
    592a:	40 40       	sbci	r20, 0x00	; 0
    592c:	50 40       	sbci	r21, 0x00	; 0
    592e:	29 83       	std	Y+1, r18	; 0x01
    5930:	3a 83       	std	Y+2, r19	; 0x02
    5932:	4b 83       	std	Y+3, r20	; 0x03
    5934:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5936:	86 30       	cpi	r24, 0x06	; 6
    5938:	51 f0       	breq	.+20     	; 0x594e <eDIP240_7_Display_send_packet+0xa0>
    593a:	89 81       	ldd	r24, Y+1	; 0x01
    593c:	9a 81       	ldd	r25, Y+2	; 0x02
    593e:	ab 81       	ldd	r26, Y+3	; 0x03
    5940:	bc 81       	ldd	r27, Y+4	; 0x04
    5942:	00 97       	sbiw	r24, 0x00	; 0
    5944:	a1 05       	cpc	r26, r1
    5946:	b1 05       	cpc	r27, r1
    5948:	41 f7       	brne	.-48     	; 0x591a <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    594a:	8f ef       	ldi	r24, 0xFF	; 255
    594c:	01 c0       	rjmp	.+2      	; 0x5950 <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    594e:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5950:	0f 90       	pop	r0
    5952:	0f 90       	pop	r0
    5954:	0f 90       	pop	r0
    5956:	0f 90       	pop	r0
    5958:	0f 90       	pop	r0
    595a:	cf 91       	pop	r28
    595c:	df 91       	pop	r29
    595e:	1f 91       	pop	r17
    5960:	0f 91       	pop	r16
    5962:	ff 90       	pop	r15
    5964:	ef 90       	pop	r14
    5966:	df 90       	pop	r13
    5968:	cf 90       	pop	r12
    596a:	bf 90       	pop	r11
    596c:	08 95       	ret

0000596e <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    596e:	cf 92       	push	r12
    5970:	df 92       	push	r13
    5972:	ef 92       	push	r14
    5974:	ff 92       	push	r15
    5976:	0f 93       	push	r16
    5978:	1f 93       	push	r17
    597a:	df 93       	push	r29
    597c:	cf 93       	push	r28
    597e:	00 d0       	rcall	.+0      	; 0x5980 <eDIP240_7_Display_get_buffer+0x12>
    5980:	00 d0       	rcall	.+0      	; 0x5982 <eDIP240_7_Display_get_buffer+0x14>
    5982:	cd b7       	in	r28, 0x3d	; 61
    5984:	de b7       	in	r29, 0x3e	; 62
    5986:	f8 2e       	mov	r15, r24
    5988:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    598a:	20 ea       	ldi	r18, 0xA0	; 160
    598c:	36 e8       	ldi	r19, 0x86	; 134
    598e:	41 e0       	ldi	r20, 0x01	; 1
    5990:	50 e0       	ldi	r21, 0x00	; 0
    5992:	29 83       	std	Y+1, r18	; 0x01
    5994:	3a 83       	std	Y+2, r19	; 0x02
    5996:	4b 83       	std	Y+3, r20	; 0x03
    5998:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    599a:	82 e1       	ldi	r24, 0x12	; 18
    599c:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    59a0:	81 e0       	ldi	r24, 0x01	; 1
    59a2:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    59a6:	83 e5       	ldi	r24, 0x53	; 83
    59a8:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    59ac:	86 e6       	ldi	r24, 0x66	; 102
    59ae:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    59b2:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
	ack_timeout--;
    59b6:	29 81       	ldd	r18, Y+1	; 0x01
    59b8:	3a 81       	ldd	r19, Y+2	; 0x02
    59ba:	4b 81       	ldd	r20, Y+3	; 0x03
    59bc:	5c 81       	ldd	r21, Y+4	; 0x04
    59be:	21 50       	subi	r18, 0x01	; 1
    59c0:	30 40       	sbci	r19, 0x00	; 0
    59c2:	40 40       	sbci	r20, 0x00	; 0
    59c4:	50 40       	sbci	r21, 0x00	; 0
    59c6:	29 83       	std	Y+1, r18	; 0x01
    59c8:	3a 83       	std	Y+2, r19	; 0x02
    59ca:	4b 83       	std	Y+3, r20	; 0x03
    59cc:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    59ce:	86 30       	cpi	r24, 0x06	; 6
    59d0:	61 f0       	breq	.+24     	; 0x59ea <eDIP240_7_Display_get_buffer+0x7c>
    59d2:	29 81       	ldd	r18, Y+1	; 0x01
    59d4:	3a 81       	ldd	r19, Y+2	; 0x02
    59d6:	4b 81       	ldd	r20, Y+3	; 0x03
    59d8:	5c 81       	ldd	r21, Y+4	; 0x04
    59da:	21 15       	cp	r18, r1
    59dc:	31 05       	cpc	r19, r1
    59de:	41 05       	cpc	r20, r1
    59e0:	51 05       	cpc	r21, r1
    59e2:	39 f7       	brne	.-50     	; 0x59b2 <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    59e4:	ee 24       	eor	r14, r14
    59e6:	e3 94       	inc	r14
    59e8:	01 c0       	rjmp	.+2      	; 0x59ec <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    59ea:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    59ec:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    59f0:	2f ef       	ldi	r18, 0xFF	; 255
    59f2:	8f 3f       	cpi	r24, 0xFF	; 255
    59f4:	92 07       	cpc	r25, r18
    59f6:	d1 f3       	breq	.-12     	; 0x59ec <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    59f8:	81 31       	cpi	r24, 0x11	; 17
    59fa:	91 05       	cpc	r25, r1
    59fc:	59 f5       	brne	.+86     	; 0x5a54 <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    59fe:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5a02:	ef ef       	ldi	r30, 0xFF	; 255
    5a04:	8f 3f       	cpi	r24, 0xFF	; 255
    5a06:	9e 07       	cpc	r25, r30
    5a08:	d1 f3       	breq	.-12     	; 0x59fe <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    5a0a:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    5a0c:	91 e1       	ldi	r25, 0x11	; 17
    5a0e:	c9 2e       	mov	r12, r25
    5a10:	cd 0c       	add	r12, r13
	while (i < length)
    5a12:	80 2f       	mov	r24, r16
    5a14:	0f 2d       	mov	r16, r15
    5a16:	18 2f       	mov	r17, r24
    5a18:	0a c0       	rjmp	.+20     	; 0x5a2e <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5a1a:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5a1e:	ff ef       	ldi	r31, 0xFF	; 255
    5a20:	8f 3f       	cpi	r24, 0xFF	; 255
    5a22:	9f 07       	cpc	r25, r31
    5a24:	d1 f3       	breq	.-12     	; 0x5a1a <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    5a26:	f8 01       	movw	r30, r16
    5a28:	81 93       	st	Z+, r24
    5a2a:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    5a2c:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5a2e:	80 2f       	mov	r24, r16
    5a30:	8f 19       	sub	r24, r15
    5a32:	8d 15       	cp	r24, r13
    5a34:	90 f3       	brcs	.-28     	; 0x5a1a <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5a36:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5a3a:	ff ef       	ldi	r31, 0xFF	; 255
    5a3c:	8f 3f       	cpi	r24, 0xFF	; 255
    5a3e:	9f 07       	cpc	r25, r31
    5a40:	d1 f3       	breq	.-12     	; 0x5a36 <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    5a42:	2c 2d       	mov	r18, r12
    5a44:	30 e0       	ldi	r19, 0x00	; 0
    5a46:	82 17       	cp	r24, r18
    5a48:	93 07       	cpc	r25, r19
    5a4a:	21 f4       	brne	.+8      	; 0x5a54 <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    5a4c:	ee 20       	and	r14, r14
    5a4e:	11 f4       	brne	.+4      	; 0x5a54 <eDIP240_7_Display_get_buffer+0xe6>
    5a50:	8d 2d       	mov	r24, r13
    5a52:	01 c0       	rjmp	.+2      	; 0x5a56 <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    5a54:	8f ef       	ldi	r24, 0xFF	; 255
}
    5a56:	0f 90       	pop	r0
    5a58:	0f 90       	pop	r0
    5a5a:	0f 90       	pop	r0
    5a5c:	0f 90       	pop	r0
    5a5e:	cf 91       	pop	r28
    5a60:	df 91       	pop	r29
    5a62:	1f 91       	pop	r17
    5a64:	0f 91       	pop	r16
    5a66:	ff 90       	pop	r15
    5a68:	ef 90       	pop	r14
    5a6a:	df 90       	pop	r13
    5a6c:	cf 90       	pop	r12
    5a6e:	08 95       	ret

00005a70 <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    5a70:	cf 92       	push	r12
    5a72:	df 92       	push	r13
    5a74:	ef 92       	push	r14
    5a76:	ff 92       	push	r15
    5a78:	0f 93       	push	r16
    5a7a:	1f 93       	push	r17
    5a7c:	df 93       	push	r29
    5a7e:	cf 93       	push	r28
    5a80:	00 d0       	rcall	.+0      	; 0x5a82 <eDIP240_7_Display_request_buffer_info+0x12>
    5a82:	00 d0       	rcall	.+0      	; 0x5a84 <eDIP240_7_Display_request_buffer_info+0x14>
    5a84:	cd b7       	in	r28, 0x3d	; 61
    5a86:	de b7       	in	r29, 0x3e	; 62
    5a88:	8c 01       	movw	r16, r24
    5a8a:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5a8c:	80 e4       	ldi	r24, 0x40	; 64
    5a8e:	92 e4       	ldi	r25, 0x42	; 66
    5a90:	af e0       	ldi	r26, 0x0F	; 15
    5a92:	b0 e0       	ldi	r27, 0x00	; 0
    5a94:	89 83       	std	Y+1, r24	; 0x01
    5a96:	9a 83       	std	Y+2, r25	; 0x02
    5a98:	ab 83       	std	Y+3, r26	; 0x03
    5a9a:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    5a9c:	82 e1       	ldi	r24, 0x12	; 18
    5a9e:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    5aa2:	81 e0       	ldi	r24, 0x01	; 1
    5aa4:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    5aa8:	89 e4       	ldi	r24, 0x49	; 73
    5aaa:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    5aae:	8c e5       	ldi	r24, 0x5C	; 92
    5ab0:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5ab4:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
	ack_timeout--;
    5ab8:	29 81       	ldd	r18, Y+1	; 0x01
    5aba:	3a 81       	ldd	r19, Y+2	; 0x02
    5abc:	4b 81       	ldd	r20, Y+3	; 0x03
    5abe:	5c 81       	ldd	r21, Y+4	; 0x04
    5ac0:	21 50       	subi	r18, 0x01	; 1
    5ac2:	30 40       	sbci	r19, 0x00	; 0
    5ac4:	40 40       	sbci	r20, 0x00	; 0
    5ac6:	50 40       	sbci	r21, 0x00	; 0
    5ac8:	29 83       	std	Y+1, r18	; 0x01
    5aca:	3a 83       	std	Y+2, r19	; 0x02
    5acc:	4b 83       	std	Y+3, r20	; 0x03
    5ace:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5ad0:	86 30       	cpi	r24, 0x06	; 6
    5ad2:	59 f0       	breq	.+22     	; 0x5aea <eDIP240_7_Display_request_buffer_info+0x7a>
    5ad4:	89 81       	ldd	r24, Y+1	; 0x01
    5ad6:	9a 81       	ldd	r25, Y+2	; 0x02
    5ad8:	ab 81       	ldd	r26, Y+3	; 0x03
    5ada:	bc 81       	ldd	r27, Y+4	; 0x04
    5adc:	00 97       	sbiw	r24, 0x00	; 0
    5ade:	a1 05       	cpc	r26, r1
    5ae0:	b1 05       	cpc	r27, r1
    5ae2:	41 f7       	brne	.-48     	; 0x5ab4 <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    5ae4:	dd 24       	eor	r13, r13
    5ae6:	d3 94       	inc	r13
    5ae8:	01 c0       	rjmp	.+2      	; 0x5aec <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    5aea:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5aec:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5af0:	2f ef       	ldi	r18, 0xFF	; 255
    5af2:	8f 3f       	cpi	r24, 0xFF	; 255
    5af4:	92 07       	cpc	r25, r18
    5af6:	d1 f3       	breq	.-12     	; 0x5aec <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5af8:	82 31       	cpi	r24, 0x12	; 18
    5afa:	91 05       	cpc	r25, r1
    5afc:	51 f5       	brne	.+84     	; 0x5b52 <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5afe:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5b02:	ef ef       	ldi	r30, 0xFF	; 255
    5b04:	8f 3f       	cpi	r24, 0xFF	; 255
    5b06:	9e 07       	cpc	r25, r30
    5b08:	d1 f3       	breq	.-12     	; 0x5afe <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    5b0a:	82 30       	cpi	r24, 0x02	; 2
    5b0c:	11 f5       	brne	.+68     	; 0x5b52 <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5b0e:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5b12:	ff ef       	ldi	r31, 0xFF	; 255
    5b14:	8f 3f       	cpi	r24, 0xFF	; 255
    5b16:	9f 07       	cpc	r25, r31
    5b18:	d1 f3       	breq	.-12     	; 0x5b0e <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    5b1a:	24 e1       	ldi	r18, 0x14	; 20
    5b1c:	c2 2e       	mov	r12, r18
    5b1e:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    5b20:	f8 01       	movw	r30, r16
    5b22:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5b24:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5b28:	ff ef       	ldi	r31, 0xFF	; 255
    5b2a:	8f 3f       	cpi	r24, 0xFF	; 255
    5b2c:	9f 07       	cpc	r25, r31
    5b2e:	d1 f3       	breq	.-12     	; 0x5b24 <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    5b30:	0c 2d       	mov	r16, r12
    5b32:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    5b34:	f7 01       	movw	r30, r14
    5b36:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5b38:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5b3c:	ff ef       	ldi	r31, 0xFF	; 255
    5b3e:	8f 3f       	cpi	r24, 0xFF	; 255
    5b40:	9f 07       	cpc	r25, r31
    5b42:	d1 f3       	breq	.-12     	; 0x5b38 <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5b44:	20 2f       	mov	r18, r16
    5b46:	30 e0       	ldi	r19, 0x00	; 0
    5b48:	82 17       	cp	r24, r18
    5b4a:	93 07       	cpc	r25, r19
    5b4c:	11 f4       	brne	.+4      	; 0x5b52 <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5b4e:	dd 20       	and	r13, r13
    5b50:	11 f0       	breq	.+4      	; 0x5b56 <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    5b52:	8f ef       	ldi	r24, 0xFF	; 255
    5b54:	01 c0       	rjmp	.+2      	; 0x5b58 <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5b56:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5b58:	0f 90       	pop	r0
    5b5a:	0f 90       	pop	r0
    5b5c:	0f 90       	pop	r0
    5b5e:	0f 90       	pop	r0
    5b60:	cf 91       	pop	r28
    5b62:	df 91       	pop	r29
    5b64:	1f 91       	pop	r17
    5b66:	0f 91       	pop	r16
    5b68:	ff 90       	pop	r15
    5b6a:	ef 90       	pop	r14
    5b6c:	df 90       	pop	r13
    5b6e:	cf 90       	pop	r12
    5b70:	08 95       	ret

00005b72 <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    5b72:	0f 93       	push	r16
    5b74:	1f 93       	push	r17
    5b76:	df 93       	push	r29
    5b78:	cf 93       	push	r28
    5b7a:	00 d0       	rcall	.+0      	; 0x5b7c <eDIP240_7_Display_set_protocol+0xa>
    5b7c:	00 d0       	rcall	.+0      	; 0x5b7e <eDIP240_7_Display_set_protocol+0xc>
    5b7e:	cd b7       	in	r28, 0x3d	; 61
    5b80:	de b7       	in	r29, 0x3e	; 62
    5b82:	18 2f       	mov	r17, r24
    5b84:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5b86:	20 e4       	ldi	r18, 0x40	; 64
    5b88:	32 e4       	ldi	r19, 0x42	; 66
    5b8a:	4f e0       	ldi	r20, 0x0F	; 15
    5b8c:	50 e0       	ldi	r21, 0x00	; 0
    5b8e:	29 83       	std	Y+1, r18	; 0x01
    5b90:	3a 83       	std	Y+2, r19	; 0x02
    5b92:	4b 83       	std	Y+3, r20	; 0x03
    5b94:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5b96:	82 e1       	ldi	r24, 0x12	; 18
    5b98:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(3);
    5b9c:	83 e0       	ldi	r24, 0x03	; 3
    5b9e:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar('D');
    5ba2:	84 e4       	ldi	r24, 0x44	; 68
    5ba4:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    5ba8:	81 2f       	mov	r24, r17
    5baa:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(timeout);
    5bae:	80 2f       	mov	r24, r16
    5bb0:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    5bb4:	81 2f       	mov	r24, r17
    5bb6:	87 5a       	subi	r24, 0xA7	; 167
    5bb8:	80 0f       	add	r24, r16
    5bba:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5bbe:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
	ack_timeout--;
    5bc2:	29 81       	ldd	r18, Y+1	; 0x01
    5bc4:	3a 81       	ldd	r19, Y+2	; 0x02
    5bc6:	4b 81       	ldd	r20, Y+3	; 0x03
    5bc8:	5c 81       	ldd	r21, Y+4	; 0x04
    5bca:	21 50       	subi	r18, 0x01	; 1
    5bcc:	30 40       	sbci	r19, 0x00	; 0
    5bce:	40 40       	sbci	r20, 0x00	; 0
    5bd0:	50 40       	sbci	r21, 0x00	; 0
    5bd2:	29 83       	std	Y+1, r18	; 0x01
    5bd4:	3a 83       	std	Y+2, r19	; 0x02
    5bd6:	4b 83       	std	Y+3, r20	; 0x03
    5bd8:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5bda:	86 30       	cpi	r24, 0x06	; 6
    5bdc:	51 f0       	breq	.+20     	; 0x5bf2 <eDIP240_7_Display_set_protocol+0x80>
    5bde:	89 81       	ldd	r24, Y+1	; 0x01
    5be0:	9a 81       	ldd	r25, Y+2	; 0x02
    5be2:	ab 81       	ldd	r26, Y+3	; 0x03
    5be4:	bc 81       	ldd	r27, Y+4	; 0x04
    5be6:	00 97       	sbiw	r24, 0x00	; 0
    5be8:	a1 05       	cpc	r26, r1
    5bea:	b1 05       	cpc	r27, r1
    5bec:	41 f7       	brne	.-48     	; 0x5bbe <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    5bee:	8f ef       	ldi	r24, 0xFF	; 255
    5bf0:	01 c0       	rjmp	.+2      	; 0x5bf4 <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    5bf2:	80 e0       	ldi	r24, 0x00	; 0
}
    5bf4:	0f 90       	pop	r0
    5bf6:	0f 90       	pop	r0
    5bf8:	0f 90       	pop	r0
    5bfa:	0f 90       	pop	r0
    5bfc:	cf 91       	pop	r28
    5bfe:	df 91       	pop	r29
    5c00:	1f 91       	pop	r17
    5c02:	0f 91       	pop	r16
    5c04:	08 95       	ret

00005c06 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    5c06:	bf 92       	push	r11
    5c08:	cf 92       	push	r12
    5c0a:	df 92       	push	r13
    5c0c:	ef 92       	push	r14
    5c0e:	ff 92       	push	r15
    5c10:	0f 93       	push	r16
    5c12:	1f 93       	push	r17
    5c14:	df 93       	push	r29
    5c16:	cf 93       	push	r28
    5c18:	00 d0       	rcall	.+0      	; 0x5c1a <eDIP240_7_Display_get_protocoll_info+0x14>
    5c1a:	00 d0       	rcall	.+0      	; 0x5c1c <eDIP240_7_Display_get_protocoll_info+0x16>
    5c1c:	cd b7       	in	r28, 0x3d	; 61
    5c1e:	de b7       	in	r29, 0x3e	; 62
    5c20:	6c 01       	movw	r12, r24
    5c22:	8b 01       	movw	r16, r22
    5c24:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5c26:	80 e4       	ldi	r24, 0x40	; 64
    5c28:	92 e4       	ldi	r25, 0x42	; 66
    5c2a:	af e0       	ldi	r26, 0x0F	; 15
    5c2c:	b0 e0       	ldi	r27, 0x00	; 0
    5c2e:	89 83       	std	Y+1, r24	; 0x01
    5c30:	9a 83       	std	Y+2, r25	; 0x02
    5c32:	ab 83       	std	Y+3, r26	; 0x03
    5c34:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5c36:	82 e1       	ldi	r24, 0x12	; 18
    5c38:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(1);
    5c3c:	81 e0       	ldi	r24, 0x01	; 1
    5c3e:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar('P');
    5c42:	80 e5       	ldi	r24, 0x50	; 80
    5c44:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    5c48:	83 e6       	ldi	r24, 0x63	; 99
    5c4a:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5c4e:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
	ack_timeout--;
    5c52:	29 81       	ldd	r18, Y+1	; 0x01
    5c54:	3a 81       	ldd	r19, Y+2	; 0x02
    5c56:	4b 81       	ldd	r20, Y+3	; 0x03
    5c58:	5c 81       	ldd	r21, Y+4	; 0x04
    5c5a:	21 50       	subi	r18, 0x01	; 1
    5c5c:	30 40       	sbci	r19, 0x00	; 0
    5c5e:	40 40       	sbci	r20, 0x00	; 0
    5c60:	50 40       	sbci	r21, 0x00	; 0
    5c62:	29 83       	std	Y+1, r18	; 0x01
    5c64:	3a 83       	std	Y+2, r19	; 0x02
    5c66:	4b 83       	std	Y+3, r20	; 0x03
    5c68:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5c6a:	86 30       	cpi	r24, 0x06	; 6
    5c6c:	49 f0       	breq	.+18     	; 0x5c80 <eDIP240_7_Display_get_protocoll_info+0x7a>
    5c6e:	89 81       	ldd	r24, Y+1	; 0x01
    5c70:	9a 81       	ldd	r25, Y+2	; 0x02
    5c72:	ab 81       	ldd	r26, Y+3	; 0x03
    5c74:	bc 81       	ldd	r27, Y+4	; 0x04
    5c76:	00 97       	sbiw	r24, 0x00	; 0
    5c78:	a1 05       	cpc	r26, r1
    5c7a:	b1 05       	cpc	r27, r1
    5c7c:	41 f7       	brne	.-48     	; 0x5c4e <eDIP240_7_Display_get_protocoll_info+0x48>
    5c7e:	3b c0       	rjmp	.+118    	; 0x5cf6 <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5c80:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5c84:	2f ef       	ldi	r18, 0xFF	; 255
    5c86:	8f 3f       	cpi	r24, 0xFF	; 255
    5c88:	92 07       	cpc	r25, r18
    5c8a:	d1 f3       	breq	.-12     	; 0x5c80 <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5c8c:	82 31       	cpi	r24, 0x12	; 18
    5c8e:	91 05       	cpc	r25, r1
    5c90:	91 f5       	brne	.+100    	; 0x5cf6 <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5c92:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5c96:	ef ef       	ldi	r30, 0xFF	; 255
    5c98:	8f 3f       	cpi	r24, 0xFF	; 255
    5c9a:	9e 07       	cpc	r25, r30
    5c9c:	d1 f3       	breq	.-12     	; 0x5c92 <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    5c9e:	83 30       	cpi	r24, 0x03	; 3
    5ca0:	51 f5       	brne	.+84     	; 0x5cf6 <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5ca2:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5ca6:	ff ef       	ldi	r31, 0xFF	; 255
    5ca8:	8f 3f       	cpi	r24, 0xFF	; 255
    5caa:	9f 07       	cpc	r25, r31
    5cac:	d1 f3       	breq	.-12     	; 0x5ca2 <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    5cae:	35 e1       	ldi	r19, 0x15	; 21
    5cb0:	b3 2e       	mov	r11, r19
    5cb2:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    5cb4:	f6 01       	movw	r30, r12
    5cb6:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5cb8:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5cbc:	ff ef       	ldi	r31, 0xFF	; 255
    5cbe:	8f 3f       	cpi	r24, 0xFF	; 255
    5cc0:	9f 07       	cpc	r25, r31
    5cc2:	d1 f3       	breq	.-12     	; 0x5cb8 <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    5cc4:	cb 2c       	mov	r12, r11
    5cc6:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    5cc8:	f8 01       	movw	r30, r16
    5cca:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5ccc:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5cd0:	ff ef       	ldi	r31, 0xFF	; 255
    5cd2:	8f 3f       	cpi	r24, 0xFF	; 255
    5cd4:	9f 07       	cpc	r25, r31
    5cd6:	d1 f3       	breq	.-12     	; 0x5ccc <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    5cd8:	0c 2d       	mov	r16, r12
    5cda:	08 0f       	add	r16, r24
	  *timeout = ch;
    5cdc:	f7 01       	movw	r30, r14
    5cde:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5ce0:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5ce4:	ff ef       	ldi	r31, 0xFF	; 255
    5ce6:	8f 3f       	cpi	r24, 0xFF	; 255
    5ce8:	9f 07       	cpc	r25, r31
    5cea:	d1 f3       	breq	.-12     	; 0x5ce0 <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5cec:	20 2f       	mov	r18, r16
    5cee:	30 e0       	ldi	r19, 0x00	; 0
    5cf0:	82 17       	cp	r24, r18
    5cf2:	93 07       	cpc	r25, r19
    5cf4:	11 f0       	breq	.+4      	; 0x5cfa <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5cf6:	8f ef       	ldi	r24, 0xFF	; 255
    5cf8:	01 c0       	rjmp	.+2      	; 0x5cfc <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5cfa:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    5cfc:	0f 90       	pop	r0
    5cfe:	0f 90       	pop	r0
    5d00:	0f 90       	pop	r0
    5d02:	0f 90       	pop	r0
    5d04:	cf 91       	pop	r28
    5d06:	df 91       	pop	r29
    5d08:	1f 91       	pop	r17
    5d0a:	0f 91       	pop	r16
    5d0c:	ff 90       	pop	r15
    5d0e:	ef 90       	pop	r14
    5d10:	df 90       	pop	r13
    5d12:	cf 90       	pop	r12
    5d14:	bf 90       	pop	r11
    5d16:	08 95       	ret

00005d18 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    5d18:	ef 92       	push	r14
    5d1a:	ff 92       	push	r15
    5d1c:	0f 93       	push	r16
    5d1e:	1f 93       	push	r17
    5d20:	df 93       	push	r29
    5d22:	cf 93       	push	r28
    5d24:	00 d0       	rcall	.+0      	; 0x5d26 <eDIP240_7_Display_repeat_last_packet+0xe>
    5d26:	00 d0       	rcall	.+0      	; 0x5d28 <eDIP240_7_Display_repeat_last_packet+0x10>
    5d28:	cd b7       	in	r28, 0x3d	; 61
    5d2a:	de b7       	in	r29, 0x3e	; 62
    5d2c:	f8 2e       	mov	r15, r24
    5d2e:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5d30:	20 e4       	ldi	r18, 0x40	; 64
    5d32:	32 e4       	ldi	r19, 0x42	; 66
    5d34:	4f e0       	ldi	r20, 0x0F	; 15
    5d36:	50 e0       	ldi	r21, 0x00	; 0
    5d38:	29 83       	std	Y+1, r18	; 0x01
    5d3a:	3a 83       	std	Y+2, r19	; 0x02
    5d3c:	4b 83       	std	Y+3, r20	; 0x03
    5d3e:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5d40:	82 e1       	ldi	r24, 0x12	; 18
    5d42:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(1);
    5d46:	81 e0       	ldi	r24, 0x01	; 1
    5d48:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar('R');
    5d4c:	82 e5       	ldi	r24, 0x52	; 82
    5d4e:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    5d52:	85 e6       	ldi	r24, 0x65	; 101
    5d54:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5d58:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
	ack_timeout--;
    5d5c:	29 81       	ldd	r18, Y+1	; 0x01
    5d5e:	3a 81       	ldd	r19, Y+2	; 0x02
    5d60:	4b 81       	ldd	r20, Y+3	; 0x03
    5d62:	5c 81       	ldd	r21, Y+4	; 0x04
    5d64:	21 50       	subi	r18, 0x01	; 1
    5d66:	30 40       	sbci	r19, 0x00	; 0
    5d68:	40 40       	sbci	r20, 0x00	; 0
    5d6a:	50 40       	sbci	r21, 0x00	; 0
    5d6c:	29 83       	std	Y+1, r18	; 0x01
    5d6e:	3a 83       	std	Y+2, r19	; 0x02
    5d70:	4b 83       	std	Y+3, r20	; 0x03
    5d72:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5d74:	86 30       	cpi	r24, 0x06	; 6
    5d76:	59 f0       	breq	.+22     	; 0x5d8e <eDIP240_7_Display_repeat_last_packet+0x76>
    5d78:	29 81       	ldd	r18, Y+1	; 0x01
    5d7a:	3a 81       	ldd	r19, Y+2	; 0x02
    5d7c:	4b 81       	ldd	r20, Y+3	; 0x03
    5d7e:	5c 81       	ldd	r21, Y+4	; 0x04
    5d80:	21 15       	cp	r18, r1
    5d82:	31 05       	cpc	r19, r1
    5d84:	41 05       	cpc	r20, r1
    5d86:	51 05       	cpc	r21, r1
    5d88:	39 f7       	brne	.-50     	; 0x5d58 <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    5d8a:	8f ef       	ldi	r24, 0xFF	; 255
    5d8c:	28 c0       	rjmp	.+80     	; 0x5dde <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5d8e:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5d92:	2f ef       	ldi	r18, 0xFF	; 255
    5d94:	8f 3f       	cpi	r24, 0xFF	; 255
    5d96:	92 07       	cpc	r25, r18
    5d98:	d1 f3       	breq	.-12     	; 0x5d8e <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5d9a:	81 31       	cpi	r24, 0x11	; 17
    5d9c:	91 05       	cpc	r25, r1
    5d9e:	f1 f4       	brne	.+60     	; 0x5ddc <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5da0:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5da4:	ef ef       	ldi	r30, 0xFF	; 255
    5da6:	8f 3f       	cpi	r24, 0xFF	; 255
    5da8:	9e 07       	cpc	r25, r30
    5daa:	d1 f3       	breq	.-12     	; 0x5da0 <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    5dac:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5dae:	80 2f       	mov	r24, r16
    5db0:	0f 2d       	mov	r16, r15
    5db2:	18 2f       	mov	r17, r24
    5db4:	09 c0       	rjmp	.+18     	; 0x5dc8 <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5db6:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5dba:	ff ef       	ldi	r31, 0xFF	; 255
    5dbc:	8f 3f       	cpi	r24, 0xFF	; 255
    5dbe:	9f 07       	cpc	r25, r31
    5dc0:	d1 f3       	breq	.-12     	; 0x5db6 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    5dc2:	f8 01       	movw	r30, r16
    5dc4:	81 93       	st	Z+, r24
    5dc6:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5dc8:	80 2f       	mov	r24, r16
    5dca:	8f 19       	sub	r24, r15
    5dcc:	8e 15       	cp	r24, r14
    5dce:	98 f3       	brcs	.-26     	; 0x5db6 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5dd0:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
    5dd4:	ff ef       	ldi	r31, 0xFF	; 255
    5dd6:	8f 3f       	cpi	r24, 0xFF	; 255
    5dd8:	9f 07       	cpc	r25, r31
    5dda:	d1 f3       	breq	.-12     	; 0x5dd0 <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    5ddc:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5dde:	0f 90       	pop	r0
    5de0:	0f 90       	pop	r0
    5de2:	0f 90       	pop	r0
    5de4:	0f 90       	pop	r0
    5de6:	cf 91       	pop	r28
    5de8:	df 91       	pop	r29
    5dea:	1f 91       	pop	r17
    5dec:	0f 91       	pop	r16
    5dee:	ff 90       	pop	r15
    5df0:	ef 90       	pop	r14
    5df2:	08 95       	ret

00005df4 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    5df4:	1f 93       	push	r17
    5df6:	df 93       	push	r29
    5df8:	cf 93       	push	r28
    5dfa:	00 d0       	rcall	.+0      	; 0x5dfc <eDIP240_7_Display_select+0x8>
    5dfc:	00 d0       	rcall	.+0      	; 0x5dfe <eDIP240_7_Display_select+0xa>
    5dfe:	cd b7       	in	r28, 0x3d	; 61
    5e00:	de b7       	in	r29, 0x3e	; 62
    5e02:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5e04:	20 e4       	ldi	r18, 0x40	; 64
    5e06:	32 e4       	ldi	r19, 0x42	; 66
    5e08:	4f e0       	ldi	r20, 0x0F	; 15
    5e0a:	50 e0       	ldi	r21, 0x00	; 0
    5e0c:	29 83       	std	Y+1, r18	; 0x01
    5e0e:	3a 83       	std	Y+2, r19	; 0x02
    5e10:	4b 83       	std	Y+3, r20	; 0x03
    5e12:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5e14:	82 e1       	ldi	r24, 0x12	; 18
    5e16:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(3);
    5e1a:	83 e0       	ldi	r24, 0x03	; 3
    5e1c:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar('A');
    5e20:	81 e4       	ldi	r24, 0x41	; 65
    5e22:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar('S');
    5e26:	83 e5       	ldi	r24, 0x53	; 83
    5e28:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(address);
    5e2c:	81 2f       	mov	r24, r17
    5e2e:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    5e32:	81 2f       	mov	r24, r17
    5e34:	87 55       	subi	r24, 0x57	; 87
    5e36:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5e3a:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
	ack_timeout--;
    5e3e:	29 81       	ldd	r18, Y+1	; 0x01
    5e40:	3a 81       	ldd	r19, Y+2	; 0x02
    5e42:	4b 81       	ldd	r20, Y+3	; 0x03
    5e44:	5c 81       	ldd	r21, Y+4	; 0x04
    5e46:	21 50       	subi	r18, 0x01	; 1
    5e48:	30 40       	sbci	r19, 0x00	; 0
    5e4a:	40 40       	sbci	r20, 0x00	; 0
    5e4c:	50 40       	sbci	r21, 0x00	; 0
    5e4e:	29 83       	std	Y+1, r18	; 0x01
    5e50:	3a 83       	std	Y+2, r19	; 0x02
    5e52:	4b 83       	std	Y+3, r20	; 0x03
    5e54:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5e56:	86 30       	cpi	r24, 0x06	; 6
    5e58:	51 f0       	breq	.+20     	; 0x5e6e <eDIP240_7_Display_select+0x7a>
    5e5a:	89 81       	ldd	r24, Y+1	; 0x01
    5e5c:	9a 81       	ldd	r25, Y+2	; 0x02
    5e5e:	ab 81       	ldd	r26, Y+3	; 0x03
    5e60:	bc 81       	ldd	r27, Y+4	; 0x04
    5e62:	00 97       	sbiw	r24, 0x00	; 0
    5e64:	a1 05       	cpc	r26, r1
    5e66:	b1 05       	cpc	r27, r1
    5e68:	41 f7       	brne	.-48     	; 0x5e3a <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    5e6a:	8f ef       	ldi	r24, 0xFF	; 255
    5e6c:	01 c0       	rjmp	.+2      	; 0x5e70 <eDIP240_7_Display_select+0x7c>
 return 0;
    5e6e:	80 e0       	ldi	r24, 0x00	; 0
}
    5e70:	0f 90       	pop	r0
    5e72:	0f 90       	pop	r0
    5e74:	0f 90       	pop	r0
    5e76:	0f 90       	pop	r0
    5e78:	cf 91       	pop	r28
    5e7a:	df 91       	pop	r29
    5e7c:	1f 91       	pop	r17
    5e7e:	08 95       	ret

00005e80 <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    5e80:	1f 93       	push	r17
    5e82:	df 93       	push	r29
    5e84:	cf 93       	push	r28
    5e86:	00 d0       	rcall	.+0      	; 0x5e88 <eDIP240_7_Display_deselect+0x8>
    5e88:	00 d0       	rcall	.+0      	; 0x5e8a <eDIP240_7_Display_deselect+0xa>
    5e8a:	cd b7       	in	r28, 0x3d	; 61
    5e8c:	de b7       	in	r29, 0x3e	; 62
    5e8e:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5e90:	20 e4       	ldi	r18, 0x40	; 64
    5e92:	32 e4       	ldi	r19, 0x42	; 66
    5e94:	4f e0       	ldi	r20, 0x0F	; 15
    5e96:	50 e0       	ldi	r21, 0x00	; 0
    5e98:	29 83       	std	Y+1, r18	; 0x01
    5e9a:	3a 83       	std	Y+2, r19	; 0x02
    5e9c:	4b 83       	std	Y+3, r20	; 0x03
    5e9e:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5ea0:	82 e1       	ldi	r24, 0x12	; 18
    5ea2:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(3);
    5ea6:	83 e0       	ldi	r24, 0x03	; 3
    5ea8:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar('A');
    5eac:	81 e4       	ldi	r24, 0x41	; 65
    5eae:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar('D');
    5eb2:	84 e4       	ldi	r24, 0x44	; 68
    5eb4:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar(address);
    5eb8:	81 2f       	mov	r24, r17
    5eba:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    5ebe:	81 2f       	mov	r24, r17
    5ec0:	86 56       	subi	r24, 0x66	; 102
    5ec2:	0e 94 3d 2c 	call	0x587a	; 0x587a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5ec6:	0e 94 45 2c 	call	0x588a	; 0x588a <USART0_getchar>
	ack_timeout--;
    5eca:	29 81       	ldd	r18, Y+1	; 0x01
    5ecc:	3a 81       	ldd	r19, Y+2	; 0x02
    5ece:	4b 81       	ldd	r20, Y+3	; 0x03
    5ed0:	5c 81       	ldd	r21, Y+4	; 0x04
    5ed2:	21 50       	subi	r18, 0x01	; 1
    5ed4:	30 40       	sbci	r19, 0x00	; 0
    5ed6:	40 40       	sbci	r20, 0x00	; 0
    5ed8:	50 40       	sbci	r21, 0x00	; 0
    5eda:	29 83       	std	Y+1, r18	; 0x01
    5edc:	3a 83       	std	Y+2, r19	; 0x02
    5ede:	4b 83       	std	Y+3, r20	; 0x03
    5ee0:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5ee2:	86 30       	cpi	r24, 0x06	; 6
    5ee4:	51 f0       	breq	.+20     	; 0x5efa <eDIP240_7_Display_deselect+0x7a>
    5ee6:	89 81       	ldd	r24, Y+1	; 0x01
    5ee8:	9a 81       	ldd	r25, Y+2	; 0x02
    5eea:	ab 81       	ldd	r26, Y+3	; 0x03
    5eec:	bc 81       	ldd	r27, Y+4	; 0x04
    5eee:	00 97       	sbiw	r24, 0x00	; 0
    5ef0:	a1 05       	cpc	r26, r1
    5ef2:	b1 05       	cpc	r27, r1
    5ef4:	41 f7       	brne	.-48     	; 0x5ec6 <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    5ef6:	8f ef       	ldi	r24, 0xFF	; 255
    5ef8:	01 c0       	rjmp	.+2      	; 0x5efc <eDIP240_7_Display_deselect+0x7c>
 return 0;
    5efa:	80 e0       	ldi	r24, 0x00	; 0
}
    5efc:	0f 90       	pop	r0
    5efe:	0f 90       	pop	r0
    5f00:	0f 90       	pop	r0
    5f02:	0f 90       	pop	r0
    5f04:	cf 91       	pop	r28
    5f06:	df 91       	pop	r29
    5f08:	1f 91       	pop	r17
    5f0a:	08 95       	ret

00005f0c <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    5f0c:	dc 01       	movw	r26, r24
    5f0e:	0d 90       	ld	r0, X+
    5f10:	00 20       	and	r0, r0
    5f12:	e9 f7       	brne	.-6      	; 0x5f0e <eDIP240_7_Display_send_string+0x2>
    5f14:	bd 01       	movw	r22, r26
    5f16:	61 50       	subi	r22, 0x01	; 1
    5f18:	70 40       	sbci	r23, 0x00	; 0
    5f1a:	68 1b       	sub	r22, r24
    5f1c:	79 0b       	sbc	r23, r25
    5f1e:	0e 94 57 2c 	call	0x58ae	; 0x58ae <eDIP240_7_Display_send_packet>
}
    5f22:	08 95       	ret

00005f24 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    5f24:	dc 01       	movw	r26, r24
    5f26:	0d 90       	ld	r0, X+
    5f28:	00 20       	and	r0, r0
    5f2a:	e9 f7       	brne	.-6      	; 0x5f26 <eDIP240_7_Display_send_string_with_NULL+0x2>
    5f2c:	6a 2f       	mov	r22, r26
    5f2e:	68 1b       	sub	r22, r24
    5f30:	0e 94 57 2c 	call	0x58ae	; 0x58ae <eDIP240_7_Display_send_packet>
}
    5f34:	08 95       	ret

00005f36 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    5f36:	83 70       	andi	r24, 0x03	; 3
    5f38:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    5f3a:	23 e0       	ldi	r18, 0x03	; 3
    5f3c:	30 e0       	ldi	r19, 0x00	; 0
    5f3e:	08 2e       	mov	r0, r24
    5f40:	02 c0       	rjmp	.+4      	; 0x5f46 <setLedMode+0x10>
    5f42:	22 0f       	add	r18, r18
    5f44:	33 1f       	adc	r19, r19
    5f46:	0a 94       	dec	r0
    5f48:	e2 f7       	brpl	.-8      	; 0x5f42 <setLedMode+0xc>
    5f4a:	92 2f       	mov	r25, r18
    5f4c:	90 95       	com	r25
    5f4e:	40 91 00 03 	lds	r20, 0x0300
    5f52:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    5f54:	01 c0       	rjmp	.+2      	; 0x5f58 <setLedMode+0x22>
    5f56:	66 0f       	add	r22, r22
    5f58:	8a 95       	dec	r24
    5f5a:	ea f7       	brpl	.-6      	; 0x5f56 <setLedMode+0x20>
    5f5c:	62 23       	and	r22, r18
    5f5e:	96 2b       	or	r25, r22
    5f60:	90 93 00 03 	sts	0x0300, r25
}
    5f64:	08 95       	ret

00005f66 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    5f66:	48 2f       	mov	r20, r24
    5f68:	43 70       	andi	r20, 0x03	; 3
    5f6a:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    5f6c:	83 e0       	ldi	r24, 0x03	; 3
    5f6e:	90 e0       	ldi	r25, 0x00	; 0
    5f70:	04 2e       	mov	r0, r20
    5f72:	02 c0       	rjmp	.+4      	; 0x5f78 <getLedMode+0x12>
    5f74:	88 0f       	add	r24, r24
    5f76:	99 1f       	adc	r25, r25
    5f78:	0a 94       	dec	r0
    5f7a:	e2 f7       	brpl	.-8      	; 0x5f74 <getLedMode+0xe>
    5f7c:	20 91 00 03 	lds	r18, 0x0300
    5f80:	30 e0       	ldi	r19, 0x00	; 0
    5f82:	82 23       	and	r24, r18
    5f84:	93 23       	and	r25, r19
    5f86:	02 c0       	rjmp	.+4      	; 0x5f8c <getLedMode+0x26>
    5f88:	95 95       	asr	r25
    5f8a:	87 95       	ror	r24
    5f8c:	4a 95       	dec	r20
    5f8e:	e2 f7       	brpl	.-8      	; 0x5f88 <getLedMode+0x22>
}
    5f90:	08 95       	ret

00005f92 <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    5f92:	68 2f       	mov	r22, r24
    5f94:	70 e0       	ldi	r23, 0x00	; 0
    5f96:	80 e0       	ldi	r24, 0x00	; 0
    5f98:	90 e0       	ldi	r25, 0x00	; 0
    5f9a:	0e 94 de 3d 	call	0x7bbc	; 0x7bbc <__floatunsisf>
    5f9e:	20 91 e8 01 	lds	r18, 0x01E8
    5fa2:	30 91 e9 01 	lds	r19, 0x01E9
    5fa6:	40 91 ea 01 	lds	r20, 0x01EA
    5faa:	50 91 eb 01 	lds	r21, 0x01EB
    5fae:	0e 94 b5 3e 	call	0x7d6a	; 0x7d6a <__mulsf3>
    5fb2:	20 e0       	ldi	r18, 0x00	; 0
    5fb4:	30 e0       	ldi	r19, 0x00	; 0
    5fb6:	40 e8       	ldi	r20, 0x80	; 128
    5fb8:	5b e3       	ldi	r21, 0x3B	; 59
    5fba:	0e 94 b5 3e 	call	0x7d6a	; 0x7d6a <__mulsf3>
    5fbe:	08 95       	ret

00005fc0 <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    5fc0:	20 e0       	ldi	r18, 0x00	; 0
    5fc2:	30 e0       	ldi	r19, 0x00	; 0
    5fc4:	40 e8       	ldi	r20, 0x80	; 128
    5fc6:	53 e4       	ldi	r21, 0x43	; 67
    5fc8:	0e 94 b5 3e 	call	0x7d6a	; 0x7d6a <__mulsf3>
    5fcc:	20 91 e8 01 	lds	r18, 0x01E8
    5fd0:	30 91 e9 01 	lds	r19, 0x01E9
    5fd4:	40 91 ea 01 	lds	r20, 0x01EA
    5fd8:	50 91 eb 01 	lds	r21, 0x01EB
    5fdc:	0e 94 4a 3d 	call	0x7a94	; 0x7a94 <__divsf3>
    5fe0:	0e 94 b2 3d 	call	0x7b64	; 0x7b64 <__fixunssfsi>
    5fe4:	86 2f       	mov	r24, r22
    5fe6:	08 95       	ret

00005fe8 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    5fe8:	68 23       	and	r22, r24
    5fea:	84 2f       	mov	r24, r20
    5fec:	86 2b       	or	r24, r22
    5fee:	08 95       	ret

00005ff0 <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    5ff0:	ef 92       	push	r14
    5ff2:	ff 92       	push	r15
    5ff4:	0f 93       	push	r16
    5ff6:	1f 93       	push	r17
    5ff8:	7b 01       	movw	r14, r22
    5ffa:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    5ffc:	20 e0       	ldi	r18, 0x00	; 0
    5ffe:	38 e6       	ldi	r19, 0x68	; 104
    6000:	47 e1       	ldi	r20, 0x17	; 23
    6002:	57 e4       	ldi	r21, 0x47	; 71
    6004:	0e 94 6c 3e 	call	0x7cd8	; 0x7cd8 <__gesf2>
    6008:	18 16       	cp	r1, r24
    600a:	e4 f0       	brlt	.+56     	; 0x6044 <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    600c:	c8 01       	movw	r24, r16
    600e:	b7 01       	movw	r22, r14
    6010:	26 e3       	ldi	r18, 0x36	; 54
    6012:	34 e9       	ldi	r19, 0x94	; 148
    6014:	47 ed       	ldi	r20, 0xD7	; 215
    6016:	5b e3       	ldi	r21, 0x3B	; 59
    6018:	0e 94 6c 3e 	call	0x7cd8	; 0x7cd8 <__gesf2>
    601c:	87 fd       	sbrc	r24, 7
    601e:	14 c0       	rjmp	.+40     	; 0x6048 <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    6020:	c8 01       	movw	r24, r16
    6022:	b7 01       	movw	r22, r14
    6024:	20 e0       	ldi	r18, 0x00	; 0
    6026:	30 e0       	ldi	r19, 0x00	; 0
    6028:	48 e1       	ldi	r20, 0x18	; 24
    602a:	53 e4       	ldi	r21, 0x43	; 67
    602c:	0e 94 b5 3e 	call	0x7d6a	; 0x7d6a <__mulsf3>
    6030:	20 e0       	ldi	r18, 0x00	; 0
    6032:	30 e0       	ldi	r19, 0x00	; 0
    6034:	40 e8       	ldi	r20, 0x80	; 128
    6036:	5f e3       	ldi	r21, 0x3F	; 63
    6038:	0e 94 e5 3c 	call	0x79ca	; 0x79ca <__subsf3>
    603c:	0e 94 b2 3d 	call	0x7b64	; 0x7b64 <__fixunssfsi>
    6040:	86 2f       	mov	r24, r22
    6042:	03 c0       	rjmp	.+6      	; 0x604a <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    6044:	8f ef       	ldi	r24, 0xFF	; 255
    6046:	01 c0       	rjmp	.+2      	; 0x604a <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    6048:	80 e0       	ldi	r24, 0x00	; 0
}
    604a:	1f 91       	pop	r17
    604c:	0f 91       	pop	r16
    604e:	ff 90       	pop	r15
    6050:	ef 90       	pop	r14
    6052:	08 95       	ret

00006054 <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    6054:	ef 92       	push	r14
    6056:	ff 92       	push	r15
    6058:	0f 93       	push	r16
    605a:	1f 93       	push	r17
    605c:	7b 01       	movw	r14, r22
    605e:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    6060:	20 e0       	ldi	r18, 0x00	; 0
    6062:	30 e0       	ldi	r19, 0x00	; 0
    6064:	40 e8       	ldi	r20, 0x80	; 128
    6066:	5f e3       	ldi	r21, 0x3F	; 63
    6068:	0e 94 6c 3e 	call	0x7cd8	; 0x7cd8 <__gesf2>
    606c:	87 ff       	sbrs	r24, 7
    606e:	16 c0       	rjmp	.+44     	; 0x609c <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    6070:	c8 01       	movw	r24, r16
    6072:	b7 01       	movw	r22, r14
    6074:	20 e0       	ldi	r18, 0x00	; 0
    6076:	30 e0       	ldi	r19, 0x00	; 0
    6078:	40 e8       	ldi	r20, 0x80	; 128
    607a:	5b e3       	ldi	r21, 0x3B	; 59
    607c:	0e 94 6c 3e 	call	0x7cd8	; 0x7cd8 <__gesf2>
    6080:	87 fd       	sbrc	r24, 7
    6082:	0e c0       	rjmp	.+28     	; 0x60a0 <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    6084:	c8 01       	movw	r24, r16
    6086:	b7 01       	movw	r22, r14
    6088:	20 e0       	ldi	r18, 0x00	; 0
    608a:	30 e0       	ldi	r19, 0x00	; 0
    608c:	40 e8       	ldi	r20, 0x80	; 128
    608e:	53 e4       	ldi	r21, 0x43	; 67
    6090:	0e 94 b5 3e 	call	0x7d6a	; 0x7d6a <__mulsf3>
    6094:	0e 94 b2 3d 	call	0x7b64	; 0x7b64 <__fixunssfsi>
    6098:	86 2f       	mov	r24, r22
    609a:	03 c0       	rjmp	.+6      	; 0x60a2 <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    609c:	8f ef       	ldi	r24, 0xFF	; 255
    609e:	01 c0       	rjmp	.+2      	; 0x60a2 <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    60a0:	80 e0       	ldi	r24, 0x00	; 0
}
    60a2:	1f 91       	pop	r17
    60a4:	0f 91       	pop	r16
    60a6:	ff 90       	pop	r15
    60a8:	ef 90       	pop	r14
    60aa:	08 95       	ret

000060ac <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    60ac:	80 91 f6 02 	lds	r24, 0x02F6
    60b0:	08 95       	ret

000060b2 <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    60b2:	ef 92       	push	r14
    60b4:	ff 92       	push	r15
    60b6:	0f 93       	push	r16
    60b8:	1f 93       	push	r17
    60ba:	79 01       	movw	r14, r18
    60bc:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    60be:	0e 94 f8 2f 	call	0x5ff0	; 0x5ff0 <prescalerSec2Hex>
    60c2:	80 93 01 03 	sts	0x0301, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    60c6:	c8 01       	movw	r24, r16
    60c8:	b7 01       	movw	r22, r14
    60ca:	0e 94 2a 30 	call	0x6054	; 0x6054 <pwmFrac2Hex>
    60ce:	80 93 ec 01 	sts	0x01EC, r24
}
    60d2:	1f 91       	pop	r17
    60d4:	0f 91       	pop	r16
    60d6:	ff 90       	pop	r15
    60d8:	ef 90       	pop	r14
    60da:	08 95       	ret

000060dc <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    60dc:	ef 92       	push	r14
    60de:	ff 92       	push	r15
    60e0:	0f 93       	push	r16
    60e2:	1f 93       	push	r17
    60e4:	79 01       	movw	r14, r18
    60e6:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    60e8:	0e 94 f8 2f 	call	0x5ff0	; 0x5ff0 <prescalerSec2Hex>
    60ec:	80 93 02 03 	sts	0x0302, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    60f0:	c8 01       	movw	r24, r16
    60f2:	b7 01       	movw	r22, r14
    60f4:	0e 94 2a 30 	call	0x6054	; 0x6054 <pwmFrac2Hex>
    60f8:	80 93 ed 01 	sts	0x01ED, r24
}
    60fc:	1f 91       	pop	r17
    60fe:	0f 91       	pop	r16
    6100:	ff 90       	pop	r15
    6102:	ef 90       	pop	r14
    6104:	08 95       	ret

00006106 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    6106:	10 92 01 03 	sts	0x0301, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    610a:	0e 94 2a 30 	call	0x6054	; 0x6054 <pwmFrac2Hex>
    610e:	80 93 ec 01 	sts	0x01EC, r24
}
    6112:	08 95       	ret

00006114 <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    6114:	10 92 02 03 	sts	0x0302, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    6118:	0e 94 2a 30 	call	0x6054	; 0x6054 <pwmFrac2Hex>
    611c:	80 93 ed 01 	sts	0x01ED, r24
}
    6120:	08 95       	ret

00006122 <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    6122:	92 b3       	in	r25, 0x12	; 18
    6124:	93 60       	ori	r25, 0x03	; 3
    6126:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    6128:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    612c:	9e e3       	ldi	r25, 0x3E	; 62
    612e:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    6132:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    6136:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    613a:	94 ea       	ldi	r25, 0xA4	; 164
    613c:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    6140:	90 91 74 00 	lds	r25, 0x0074
    6144:	97 ff       	sbrs	r25, 7
    6146:	fc cf       	rjmp	.-8      	; 0x6140 <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    6148:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    614c:	84 e8       	ldi	r24, 0x84	; 132
    614e:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    6152:	80 91 74 00 	lds	r24, 0x0074
    6156:	87 ff       	sbrs	r24, 7
    6158:	fc cf       	rjmp	.-8      	; 0x6152 <TWI_write+0x30>
    615a:	84 2f       	mov	r24, r20
    615c:	95 2f       	mov	r25, r21
    615e:	fc 01       	movw	r30, r24
    6160:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    6162:	94 e8       	ldi	r25, 0x84	; 132
    6164:	0a c0       	rjmp	.+20     	; 0x617a <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    6166:	21 91       	ld	r18, Z+
    6168:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    616c:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    6170:	20 91 74 00 	lds	r18, 0x0074
    6174:	27 ff       	sbrs	r18, 7
    6176:	fc cf       	rjmp	.-8      	; 0x6170 <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    6178:	8f 5f       	subi	r24, 0xFF	; 255
    617a:	86 17       	cp	r24, r22
    617c:	a0 f3       	brcs	.-24     	; 0x6166 <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    617e:	84 e9       	ldi	r24, 0x94	; 148
    6180:	80 93 74 00 	sts	0x0074, r24
}
    6184:	08 95       	ret

00006186 <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    6186:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    6188:	92 b3       	in	r25, 0x12	; 18
    618a:	93 60       	ori	r25, 0x03	; 3
    618c:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    618e:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    6192:	9e e3       	ldi	r25, 0x3E	; 62
    6194:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    6198:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    619c:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    61a0:	94 ea       	ldi	r25, 0xA4	; 164
    61a2:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    61a6:	90 91 74 00 	lds	r25, 0x0074
    61aa:	97 ff       	sbrs	r25, 7
    61ac:	fc cf       	rjmp	.-8      	; 0x61a6 <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    61ae:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    61b2:	84 e8       	ldi	r24, 0x84	; 132
    61b4:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    61b8:	80 91 74 00 	lds	r24, 0x0074
    61bc:	87 ff       	sbrs	r24, 7
    61be:	fc cf       	rjmp	.-8      	; 0x61b8 <TWI_read+0x32>
    61c0:	84 2f       	mov	r24, r20
    61c2:	95 2f       	mov	r25, r21
    61c4:	fc 01       	movw	r30, r24
    61c6:	80 e0       	ldi	r24, 0x00	; 0
    61c8:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    61ca:	26 2f       	mov	r18, r22
    61cc:	30 e0       	ldi	r19, 0x00	; 0
    61ce:	21 50       	subi	r18, 0x01	; 1
    61d0:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    61d2:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    61d4:	44 ec       	ldi	r20, 0xC4	; 196
    61d6:	10 c0       	rjmp	.+32     	; 0x61f8 <TWI_read+0x72>
    61d8:	82 17       	cp	r24, r18
    61da:	93 07       	cpc	r25, r19
    61dc:	1c f4       	brge	.+6      	; 0x61e4 <TWI_read+0x5e>
    61de:	40 93 74 00 	sts	0x0074, r20
    61e2:	02 c0       	rjmp	.+4      	; 0x61e8 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    61e4:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    61e8:	70 91 74 00 	lds	r23, 0x0074
    61ec:	77 ff       	sbrs	r23, 7
    61ee:	fc cf       	rjmp	.-8      	; 0x61e8 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    61f0:	70 91 73 00 	lds	r23, 0x0073
    61f4:	71 93       	st	Z+, r23
    61f6:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    61f8:	86 17       	cp	r24, r22
    61fa:	70 f3       	brcs	.-36     	; 0x61d8 <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    61fc:	84 e9       	ldi	r24, 0x94	; 148
    61fe:	80 93 74 00 	sts	0x0074, r24
}
    6202:	08 95       	ret

00006204 <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    6204:	80 91 8a 06 	lds	r24, 0x068A
    6208:	88 23       	and	r24, r24
    620a:	49 f4       	brne	.+18     	; 0x621e <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    620c:	80 91 8c 06 	lds	r24, 0x068C
    6210:	60 91 89 06 	lds	r22, 0x0689
    6214:	47 ef       	ldi	r20, 0xF7	; 247
    6216:	52 e0       	ldi	r21, 0x02	; 2
    6218:	0e 94 91 30 	call	0x6122	; 0x6122 <TWI_write>
    621c:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    621e:	80 91 8c 06 	lds	r24, 0x068C
    6222:	60 91 89 06 	lds	r22, 0x0689
    6226:	47 ef       	ldi	r20, 0xF7	; 247
    6228:	52 e0       	ldi	r21, 0x02	; 2
    622a:	0e 94 c3 30 	call	0x6186	; 0x6186 <TWI_read>
    622e:	08 95       	ret

00006230 <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    6230:	86 e0       	ldi	r24, 0x06	; 6
    6232:	80 93 89 06 	sts	0x0689, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    6236:	81 e1       	ldi	r24, 0x11	; 17
    6238:	80 93 f7 02 	sts	0x02F7, r24
	i2cData[1] = m_prescaler[ 0 ];
    623c:	80 91 01 03 	lds	r24, 0x0301
    6240:	80 93 f8 02 	sts	0x02F8, r24
	i2cData[2] = m_pwm[ 0 ];
    6244:	80 91 ec 01 	lds	r24, 0x01EC
    6248:	80 93 f9 02 	sts	0x02F9, r24
	i2cData[3] = m_prescaler[ 1 ];
    624c:	80 91 02 03 	lds	r24, 0x0302
    6250:	80 93 fa 02 	sts	0x02FA, r24
	i2cData[4] = m_pwm[ 1 ];
    6254:	80 91 ed 01 	lds	r24, 0x01ED
    6258:	80 93 fb 02 	sts	0x02FB, r24
	i2cData[5] = m_ledstate;
    625c:	80 91 00 03 	lds	r24, 0x0300
    6260:	80 93 fc 02 	sts	0x02FC, r24
	i2cDataDirection = i2cWrite;
    6264:	10 92 8a 06 	sts	0x068A, r1
	i2cDestination = PCA9533;
    6268:	86 ec       	ldi	r24, 0xC6	; 198
    626a:	90 e0       	ldi	r25, 0x00	; 0
    626c:	90 93 8d 06 	sts	0x068D, r25
    6270:	80 93 8c 06 	sts	0x068C, r24

	i2cAction();
    6274:	0e 94 02 31 	call	0x6204	; 0x6204 <i2cAction>
}
    6278:	08 95       	ret

0000627a <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    627a:	68 2f       	mov	r22, r24
    627c:	61 70       	andi	r22, 0x01	; 1
    627e:	62 60       	ori	r22, 0x02	; 2
    6280:	82 e0       	ldi	r24, 0x02	; 2
    6282:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    6286:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    628a:	08 95       	ret

0000628c <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    628c:	82 e0       	ldi	r24, 0x02	; 2
    628e:	0e 94 b3 2f 	call	0x5f66	; 0x5f66 <getLedMode>
    6292:	61 e0       	ldi	r22, 0x01	; 1
    6294:	68 27       	eor	r22, r24
    6296:	82 e0       	ldi	r24, 0x02	; 2
    6298:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    629c:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    62a0:	08 95       	ret

000062a2 <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    62a2:	82 e0       	ldi	r24, 0x02	; 2
    62a4:	60 e0       	ldi	r22, 0x00	; 0
    62a6:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    62aa:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    62ae:	08 95       	ret

000062b0 <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    62b0:	82 e0       	ldi	r24, 0x02	; 2
    62b2:	61 e0       	ldi	r22, 0x01	; 1
    62b4:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    62b8:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    62bc:	08 95       	ret

000062be <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    62be:	68 2f       	mov	r22, r24
    62c0:	61 70       	andi	r22, 0x01	; 1
    62c2:	62 60       	ori	r22, 0x02	; 2
    62c4:	81 e0       	ldi	r24, 0x01	; 1
    62c6:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    62ca:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    62ce:	08 95       	ret

000062d0 <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    62d0:	81 e0       	ldi	r24, 0x01	; 1
    62d2:	0e 94 b3 2f 	call	0x5f66	; 0x5f66 <getLedMode>
    62d6:	61 e0       	ldi	r22, 0x01	; 1
    62d8:	68 27       	eor	r22, r24
    62da:	81 e0       	ldi	r24, 0x01	; 1
    62dc:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    62e0:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    62e4:	08 95       	ret

000062e6 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    62e6:	81 e0       	ldi	r24, 0x01	; 1
    62e8:	60 e0       	ldi	r22, 0x00	; 0
    62ea:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    62ee:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    62f2:	08 95       	ret

000062f4 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    62f4:	81 e0       	ldi	r24, 0x01	; 1
    62f6:	61 e0       	ldi	r22, 0x01	; 1
    62f8:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    62fc:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    6300:	08 95       	ret

00006302 <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    6302:	68 2f       	mov	r22, r24
    6304:	61 70       	andi	r22, 0x01	; 1
    6306:	62 60       	ori	r22, 0x02	; 2
    6308:	80 e0       	ldi	r24, 0x00	; 0
    630a:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    630e:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    6312:	08 95       	ret

00006314 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    6314:	80 e0       	ldi	r24, 0x00	; 0
    6316:	0e 94 b3 2f 	call	0x5f66	; 0x5f66 <getLedMode>
    631a:	61 e0       	ldi	r22, 0x01	; 1
    631c:	68 27       	eor	r22, r24
    631e:	80 e0       	ldi	r24, 0x00	; 0
    6320:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    6324:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    6328:	08 95       	ret

0000632a <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    632a:	80 e0       	ldi	r24, 0x00	; 0
    632c:	60 e0       	ldi	r22, 0x00	; 0
    632e:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    6332:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    6336:	08 95       	ret

00006338 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    6338:	80 e0       	ldi	r24, 0x00	; 0
    633a:	61 e0       	ldi	r22, 0x01	; 1
    633c:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    6340:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    6344:	08 95       	ret

00006346 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    6346:	68 2f       	mov	r22, r24
    6348:	61 70       	andi	r22, 0x01	; 1
    634a:	62 60       	ori	r22, 0x02	; 2
    634c:	83 e0       	ldi	r24, 0x03	; 3
    634e:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    6352:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    6356:	08 95       	ret

00006358 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    6358:	83 e0       	ldi	r24, 0x03	; 3
    635a:	0e 94 b3 2f 	call	0x5f66	; 0x5f66 <getLedMode>
    635e:	61 e0       	ldi	r22, 0x01	; 1
    6360:	68 27       	eor	r22, r24
    6362:	83 e0       	ldi	r24, 0x03	; 3
    6364:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    6368:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    636c:	08 95       	ret

0000636e <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    636e:	83 e0       	ldi	r24, 0x03	; 3
    6370:	60 e0       	ldi	r22, 0x00	; 0
    6372:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    6376:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    637a:	08 95       	ret

0000637c <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    637c:	83 e0       	ldi	r24, 0x03	; 3
    637e:	61 e0       	ldi	r22, 0x01	; 1
    6380:	0e 94 9b 2f 	call	0x5f36	; 0x5f36 <setLedMode>
    6384:	0e 94 18 31 	call	0x6230	; 0x6230 <setLeds>
    6388:	08 95       	ret

0000638a <readADC>:
}



void readADC( uint8_t channel )
{
    638a:	1f 93       	push	r17
    638c:	cf 93       	push	r28
    638e:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    6390:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    6392:	80 93 8b 06 	sts	0x068B, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    6396:	10 92 8a 06 	sts	0x068A, r1
	i2cDataLen = 1;
    639a:	11 e0       	ldi	r17, 0x01	; 1
    639c:	10 93 89 06 	sts	0x0689, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    63a0:	80 64       	ori	r24, 0x40	; 64
    63a2:	80 93 f7 02 	sts	0x02F7, r24
	i2cDestination = PCF8591;
    63a6:	c0 e9       	ldi	r28, 0x90	; 144
    63a8:	d0 e0       	ldi	r29, 0x00	; 0
    63aa:	d0 93 8d 06 	sts	0x068D, r29
    63ae:	c0 93 8c 06 	sts	0x068C, r28

	i2cAction();
    63b2:	0e 94 02 31 	call	0x6204	; 0x6204 <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    63b6:	10 93 8a 06 	sts	0x068A, r17
	i2cDataLen = 2;
    63ba:	82 e0       	ldi	r24, 0x02	; 2
    63bc:	80 93 89 06 	sts	0x0689, r24
	i2cDestination = PCF8591;
    63c0:	d0 93 8d 06 	sts	0x068D, r29
    63c4:	c0 93 8c 06 	sts	0x068C, r28

	i2cAction();
    63c8:	0e 94 02 31 	call	0x6204	; 0x6204 <i2cAction>
}
    63cc:	df 91       	pop	r29
    63ce:	cf 91       	pop	r28
    63d0:	1f 91       	pop	r17
    63d2:	08 95       	ret

000063d4 <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    63d4:	0e 94 c5 31 	call	0x638a	; 0x638a <readADC>
    63d8:	08 95       	ret

000063da <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    63da:	83 e0       	ldi	r24, 0x03	; 3
    63dc:	0e 94 c5 31 	call	0x638a	; 0x638a <readADC>
    63e0:	08 95       	ret

000063e2 <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    63e2:	82 e0       	ldi	r24, 0x02	; 2
    63e4:	0e 94 c5 31 	call	0x638a	; 0x638a <readADC>
    63e8:	08 95       	ret

000063ea <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    63ea:	81 e0       	ldi	r24, 0x01	; 1
    63ec:	0e 94 c5 31 	call	0x638a	; 0x638a <readADC>
    63f0:	08 95       	ret

000063f2 <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    63f2:	80 e0       	ldi	r24, 0x00	; 0
    63f4:	0e 94 c5 31 	call	0x638a	; 0x638a <readADC>
    63f8:	08 95       	ret

000063fa <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    63fa:	10 92 8a 06 	sts	0x068A, r1
	i2cDataLen = 2;
    63fe:	92 e0       	ldi	r25, 0x02	; 2
    6400:	90 93 89 06 	sts	0x0689, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    6404:	90 e4       	ldi	r25, 0x40	; 64
    6406:	90 93 f7 02 	sts	0x02F7, r25
	i2cData[ 1 ] = value;
    640a:	80 93 f8 02 	sts	0x02F8, r24
	i2cDestination = PCF8591;
    640e:	80 e9       	ldi	r24, 0x90	; 144
    6410:	90 e0       	ldi	r25, 0x00	; 0
    6412:	90 93 8d 06 	sts	0x068D, r25
    6416:	80 93 8c 06 	sts	0x068C, r24

	i2cAction();
    641a:	0e 94 02 31 	call	0x6204	; 0x6204 <i2cAction>
}
    641e:	08 95       	ret

00006420 <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    6420:	0e 94 e0 2f 	call	0x5fc0	; 0x5fc0 <V2S>
    6424:	0e 94 fd 31 	call	0x63fa	; 0x63fa <writeDAC>
    6428:	08 95       	ret

0000642a <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    642a:	81 e0       	ldi	r24, 0x01	; 1
    642c:	80 93 8a 06 	sts	0x068A, r24
	i2cDataLen = 1;
    6430:	80 93 89 06 	sts	0x0689, r24
	i2cDestination = PCF8574;
    6434:	80 e4       	ldi	r24, 0x40	; 64
    6436:	90 e0       	ldi	r25, 0x00	; 0
    6438:	90 93 8d 06 	sts	0x068D, r25
    643c:	80 93 8c 06 	sts	0x068C, r24

	i2cAction();
    6440:	0e 94 02 31 	call	0x6204	; 0x6204 <i2cAction>
}
    6444:	08 95       	ret

00006446 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    6446:	80 93 ff 02 	sts	0x02FF, r24
    644a:	80 93 f7 02 	sts	0x02F7, r24
	i2cDataLen = 1;
    644e:	81 e0       	ldi	r24, 0x01	; 1
    6450:	80 93 89 06 	sts	0x0689, r24
	i2cDataDirection = i2cWrite;
    6454:	10 92 8a 06 	sts	0x068A, r1
	i2cDestination = PCF8574;
    6458:	80 e4       	ldi	r24, 0x40	; 64
    645a:	90 e0       	ldi	r25, 0x00	; 0
    645c:	90 93 8d 06 	sts	0x068D, r25
    6460:	80 93 8c 06 	sts	0x068C, r24

	i2cAction();
    6464:	0e 94 02 31 	call	0x6204	; 0x6204 <i2cAction>
}
    6468:	08 95       	ret

0000646a <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    646a:	80 91 f6 02 	lds	r24, 0x02F6
    646e:	e0 ee       	ldi	r30, 0xE0	; 224
    6470:	f1 e0       	ldi	r31, 0x01	; 1
    6472:	e8 0f       	add	r30, r24
    6474:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6476:	80 91 ff 02 	lds	r24, 0x02FF
    647a:	8f 70       	andi	r24, 0x0F	; 15
    647c:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    647e:	89 2b       	or	r24, r25
    6480:	0e 94 23 32 	call	0x6446	; 0x6446 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    6484:	80 91 f6 02 	lds	r24, 0x02F6
    6488:	89 5f       	subi	r24, 0xF9	; 249
    648a:	87 70       	andi	r24, 0x07	; 7
    648c:	80 93 f6 02 	sts	0x02F6, r24
}
    6490:	08 95       	ret

00006492 <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6492:	80 91 f6 02 	lds	r24, 0x02F6
    6496:	e0 ee       	ldi	r30, 0xE0	; 224
    6498:	f1 e0       	ldi	r31, 0x01	; 1
    649a:	e8 0f       	add	r30, r24
    649c:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    649e:	80 91 ff 02 	lds	r24, 0x02FF
    64a2:	8f 70       	andi	r24, 0x0F	; 15
    64a4:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    64a6:	89 2b       	or	r24, r25
    64a8:	0e 94 23 32 	call	0x6446	; 0x6446 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    64ac:	80 91 f6 02 	lds	r24, 0x02F6
    64b0:	8f 5f       	subi	r24, 0xFF	; 255
    64b2:	87 70       	andi	r24, 0x07	; 7
    64b4:	80 93 f6 02 	sts	0x02F6, r24
}
    64b8:	08 95       	ret

000064ba <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    64ba:	80 91 f6 02 	lds	r24, 0x02F6
    64be:	e0 ee       	ldi	r30, 0xE0	; 224
    64c0:	f1 e0       	ldi	r31, 0x01	; 1
    64c2:	e8 0f       	add	r30, r24
    64c4:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    64c6:	80 91 ff 02 	lds	r24, 0x02FF
    64ca:	8f 70       	andi	r24, 0x0F	; 15
    64cc:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    64ce:	89 2b       	or	r24, r25
    64d0:	0e 94 23 32 	call	0x6446	; 0x6446 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    64d4:	80 91 f6 02 	lds	r24, 0x02F6
    64d8:	8a 5f       	subi	r24, 0xFA	; 250
    64da:	86 70       	andi	r24, 0x06	; 6
    64dc:	80 93 f6 02 	sts	0x02F6, r24
}
    64e0:	08 95       	ret

000064e2 <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    64e2:	80 91 f6 02 	lds	r24, 0x02F6
    64e6:	e0 ee       	ldi	r30, 0xE0	; 224
    64e8:	f1 e0       	ldi	r31, 0x01	; 1
    64ea:	e8 0f       	add	r30, r24
    64ec:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    64ee:	80 91 ff 02 	lds	r24, 0x02FF
    64f2:	8f 70       	andi	r24, 0x0F	; 15
    64f4:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    64f6:	89 2b       	or	r24, r25
    64f8:	0e 94 23 32 	call	0x6446	; 0x6446 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    64fc:	80 91 f6 02 	lds	r24, 0x02F6
    6500:	8e 5f       	subi	r24, 0xFE	; 254
    6502:	86 70       	andi	r24, 0x06	; 6
    6504:	80 93 f6 02 	sts	0x02F6, r24
}
    6508:	08 95       	ret

0000650a <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    650a:	80 91 ff 02 	lds	r24, 0x02FF
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    650e:	80 6f       	ori	r24, 0xF0	; 240
    6510:	0e 94 23 32 	call	0x6446	; 0x6446 <writeIOs>
}
    6514:	08 95       	ret

00006516 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    6516:	90 91 ff 02 	lds	r25, 0x02FF
    651a:	88 23       	and	r24, r24
    651c:	11 f4       	brne	.+4      	; 0x6522 <TUM_LKN_Sensorboard_setBeeper+0xc>
    651e:	88 e0       	ldi	r24, 0x08	; 8
    6520:	01 c0       	rjmp	.+2      	; 0x6524 <TUM_LKN_Sensorboard_setBeeper+0xe>
    6522:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6524:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    6526:	89 2b       	or	r24, r25
    6528:	0e 94 23 32 	call	0x6446	; 0x6446 <writeIOs>
    652c:	08 95       	ret

0000652e <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    652e:	90 91 ff 02 	lds	r25, 0x02FF
    6532:	21 e0       	ldi	r18, 0x01	; 1
    6534:	30 e0       	ldi	r19, 0x00	; 0
    6536:	02 c0       	rjmp	.+4      	; 0x653c <TUM_LKN_Sensorboard_writeIO+0xe>
    6538:	22 0f       	add	r18, r18
    653a:	33 1f       	adc	r19, r19
    653c:	8a 95       	dec	r24
    653e:	e2 f7       	brpl	.-8      	; 0x6538 <TUM_LKN_Sensorboard_writeIO+0xa>
    6540:	82 2f       	mov	r24, r18
    6542:	80 95       	com	r24
    6544:	66 23       	and	r22, r22
    6546:	09 f4       	brne	.+2      	; 0x654a <TUM_LKN_Sensorboard_writeIO+0x1c>
    6548:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    654a:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    654c:	82 2f       	mov	r24, r18
    654e:	89 2b       	or	r24, r25
    6550:	0e 94 23 32 	call	0x6446	; 0x6446 <writeIOs>
    6554:	08 95       	ret

00006556 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    6556:	0e 94 23 32 	call	0x6446	; 0x6446 <writeIOs>
    655a:	08 95       	ret

0000655c <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    655c:	8f ef       	ldi	r24, 0xFF	; 255
    655e:	0e 94 23 32 	call	0x6446	; 0x6446 <writeIOs>
    6562:	80 e0       	ldi	r24, 0x00	; 0
    6564:	0e 94 fd 31 	call	0x63fa	; 0x63fa <writeDAC>
    6568:	08 95       	ret

0000656a <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    656a:	a0 91 50 06 	lds	r26, 0x0650
	lds r27,nrk_high_ready_TCB+1
    656e:	b0 91 51 06 	lds	r27, 0x0651

    	;x points to &OSTCB[x]
    
	ld r28,x+
    6572:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    6574:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    6576:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    6578:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    657a:	ff 91       	pop	r31
	pop r30
    657c:	ef 91       	pop	r30
	pop r29
    657e:	df 91       	pop	r29
	pop r28
    6580:	cf 91       	pop	r28
	pop r27
    6582:	bf 91       	pop	r27
	pop r26
    6584:	af 91       	pop	r26
	pop r25
    6586:	9f 91       	pop	r25
	pop r24			
    6588:	8f 91       	pop	r24
	pop r23
    658a:	7f 91       	pop	r23
	pop r22
    658c:	6f 91       	pop	r22
	pop r21
    658e:	5f 91       	pop	r21
	pop r20	
    6590:	4f 91       	pop	r20
	pop r19
    6592:	3f 91       	pop	r19
	pop r18	
    6594:	2f 91       	pop	r18
	pop r17
    6596:	1f 91       	pop	r17
	pop r16
    6598:	0f 91       	pop	r16
	pop r15
    659a:	ff 90       	pop	r15
	pop r14
    659c:	ef 90       	pop	r14
	pop r13
    659e:	df 90       	pop	r13
	pop r12
    65a0:	cf 90       	pop	r12
	pop r11
    65a2:	bf 90       	pop	r11
	pop r10
    65a4:	af 90       	pop	r10
	pop r9
    65a6:	9f 90       	pop	r9
	pop r8
    65a8:	8f 90       	pop	r8
	pop r7
    65aa:	7f 90       	pop	r7
	pop r6
    65ac:	6f 90       	pop	r6
	pop r5
    65ae:	5f 90       	pop	r5
	pop r4
    65b0:	4f 90       	pop	r4
	pop r3
    65b2:	3f 90       	pop	r3
	pop r2
    65b4:	2f 90       	pop	r2
	pop r1
    65b6:	1f 90       	pop	r1
	pop r0
    65b8:	0f 90       	pop	r0
	out __SREG__, r0
    65ba:	0f be       	out	0x3f, r0	; 63
	pop r0	
    65bc:	0f 90       	pop	r0
	   
    	reti 
    65be:	18 95       	reti

000065c0 <__udivdi3>:
    65c0:	a8 e3       	ldi	r26, 0x38	; 56
    65c2:	b0 e0       	ldi	r27, 0x00	; 0
    65c4:	e6 ee       	ldi	r30, 0xE6	; 230
    65c6:	f2 e3       	ldi	r31, 0x32	; 50
    65c8:	0c 94 b1 40 	jmp	0x8162	; 0x8162 <__prologue_saves__>
    65cc:	29 83       	std	Y+1, r18	; 0x01
    65ce:	3a 83       	std	Y+2, r19	; 0x02
    65d0:	4b 83       	std	Y+3, r20	; 0x03
    65d2:	5c 83       	std	Y+4, r21	; 0x04
    65d4:	6d 83       	std	Y+5, r22	; 0x05
    65d6:	7e 83       	std	Y+6, r23	; 0x06
    65d8:	8f 83       	std	Y+7, r24	; 0x07
    65da:	98 87       	std	Y+8, r25	; 0x08
    65dc:	a9 86       	std	Y+9, r10	; 0x09
    65de:	ba 86       	std	Y+10, r11	; 0x0a
    65e0:	cb 86       	std	Y+11, r12	; 0x0b
    65e2:	dc 86       	std	Y+12, r13	; 0x0c
    65e4:	ed 86       	std	Y+13, r14	; 0x0d
    65e6:	fe 86       	std	Y+14, r15	; 0x0e
    65e8:	0f 87       	std	Y+15, r16	; 0x0f
    65ea:	18 8b       	std	Y+16, r17	; 0x10
    65ec:	e9 84       	ldd	r14, Y+9	; 0x09
    65ee:	fa 84       	ldd	r15, Y+10	; 0x0a
    65f0:	0b 85       	ldd	r16, Y+11	; 0x0b
    65f2:	1c 85       	ldd	r17, Y+12	; 0x0c
    65f4:	2d 85       	ldd	r18, Y+13	; 0x0d
    65f6:	3e 85       	ldd	r19, Y+14	; 0x0e
    65f8:	4f 85       	ldd	r20, Y+15	; 0x0f
    65fa:	58 89       	ldd	r21, Y+16	; 0x10
    65fc:	29 80       	ldd	r2, Y+1	; 0x01
    65fe:	3a 80       	ldd	r3, Y+2	; 0x02
    6600:	4b 80       	ldd	r4, Y+3	; 0x03
    6602:	5c 80       	ldd	r5, Y+4	; 0x04
    6604:	2d a2       	std	Y+37, r2	; 0x25
    6606:	3e a2       	std	Y+38, r3	; 0x26
    6608:	4f a2       	std	Y+39, r4	; 0x27
    660a:	58 a6       	std	Y+40, r5	; 0x28
    660c:	ad 80       	ldd	r10, Y+5	; 0x05
    660e:	be 80       	ldd	r11, Y+6	; 0x06
    6610:	cf 80       	ldd	r12, Y+7	; 0x07
    6612:	d8 84       	ldd	r13, Y+8	; 0x08
    6614:	21 15       	cp	r18, r1
    6616:	31 05       	cpc	r19, r1
    6618:	41 05       	cpc	r20, r1
    661a:	51 05       	cpc	r21, r1
    661c:	09 f0       	breq	.+2      	; 0x6620 <__udivdi3+0x60>
    661e:	be c3       	rjmp	.+1916   	; 0x6d9c <__udivdi3+0x7dc>
    6620:	ae 14       	cp	r10, r14
    6622:	bf 04       	cpc	r11, r15
    6624:	c0 06       	cpc	r12, r16
    6626:	d1 06       	cpc	r13, r17
    6628:	08 f0       	brcs	.+2      	; 0x662c <__udivdi3+0x6c>
    662a:	4f c1       	rjmp	.+670    	; 0x68ca <__udivdi3+0x30a>
    662c:	20 e0       	ldi	r18, 0x00	; 0
    662e:	e2 16       	cp	r14, r18
    6630:	20 e0       	ldi	r18, 0x00	; 0
    6632:	f2 06       	cpc	r15, r18
    6634:	21 e0       	ldi	r18, 0x01	; 1
    6636:	02 07       	cpc	r16, r18
    6638:	20 e0       	ldi	r18, 0x00	; 0
    663a:	12 07       	cpc	r17, r18
    663c:	58 f4       	brcc	.+22     	; 0x6654 <__udivdi3+0x94>
    663e:	3f ef       	ldi	r19, 0xFF	; 255
    6640:	e3 16       	cp	r14, r19
    6642:	f1 04       	cpc	r15, r1
    6644:	01 05       	cpc	r16, r1
    6646:	11 05       	cpc	r17, r1
    6648:	09 f0       	breq	.+2      	; 0x664c <__udivdi3+0x8c>
    664a:	90 f4       	brcc	.+36     	; 0x6670 <__udivdi3+0xb0>
    664c:	20 e0       	ldi	r18, 0x00	; 0
    664e:	30 e0       	ldi	r19, 0x00	; 0
    6650:	a9 01       	movw	r20, r18
    6652:	17 c0       	rjmp	.+46     	; 0x6682 <__udivdi3+0xc2>
    6654:	40 e0       	ldi	r20, 0x00	; 0
    6656:	e4 16       	cp	r14, r20
    6658:	40 e0       	ldi	r20, 0x00	; 0
    665a:	f4 06       	cpc	r15, r20
    665c:	40 e0       	ldi	r20, 0x00	; 0
    665e:	04 07       	cpc	r16, r20
    6660:	41 e0       	ldi	r20, 0x01	; 1
    6662:	14 07       	cpc	r17, r20
    6664:	50 f4       	brcc	.+20     	; 0x667a <__udivdi3+0xba>
    6666:	20 e1       	ldi	r18, 0x10	; 16
    6668:	30 e0       	ldi	r19, 0x00	; 0
    666a:	40 e0       	ldi	r20, 0x00	; 0
    666c:	50 e0       	ldi	r21, 0x00	; 0
    666e:	09 c0       	rjmp	.+18     	; 0x6682 <__udivdi3+0xc2>
    6670:	28 e0       	ldi	r18, 0x08	; 8
    6672:	30 e0       	ldi	r19, 0x00	; 0
    6674:	40 e0       	ldi	r20, 0x00	; 0
    6676:	50 e0       	ldi	r21, 0x00	; 0
    6678:	04 c0       	rjmp	.+8      	; 0x6682 <__udivdi3+0xc2>
    667a:	28 e1       	ldi	r18, 0x18	; 24
    667c:	30 e0       	ldi	r19, 0x00	; 0
    667e:	40 e0       	ldi	r20, 0x00	; 0
    6680:	50 e0       	ldi	r21, 0x00	; 0
    6682:	d8 01       	movw	r26, r16
    6684:	c7 01       	movw	r24, r14
    6686:	02 2e       	mov	r0, r18
    6688:	04 c0       	rjmp	.+8      	; 0x6692 <__udivdi3+0xd2>
    668a:	b6 95       	lsr	r27
    668c:	a7 95       	ror	r26
    668e:	97 95       	ror	r25
    6690:	87 95       	ror	r24
    6692:	0a 94       	dec	r0
    6694:	d2 f7       	brpl	.-12     	; 0x668a <__udivdi3+0xca>
    6696:	82 51       	subi	r24, 0x12	; 18
    6698:	9e 4f       	sbci	r25, 0xFE	; 254
    669a:	dc 01       	movw	r26, r24
    669c:	6c 91       	ld	r22, X
    669e:	80 e2       	ldi	r24, 0x20	; 32
    66a0:	90 e0       	ldi	r25, 0x00	; 0
    66a2:	a0 e0       	ldi	r26, 0x00	; 0
    66a4:	b0 e0       	ldi	r27, 0x00	; 0
    66a6:	82 1b       	sub	r24, r18
    66a8:	93 0b       	sbc	r25, r19
    66aa:	a4 0b       	sbc	r26, r20
    66ac:	b5 0b       	sbc	r27, r21
    66ae:	86 1b       	sub	r24, r22
    66b0:	91 09       	sbc	r25, r1
    66b2:	a1 09       	sbc	r26, r1
    66b4:	b1 09       	sbc	r27, r1
    66b6:	00 97       	sbiw	r24, 0x00	; 0
    66b8:	a1 05       	cpc	r26, r1
    66ba:	b1 05       	cpc	r27, r1
    66bc:	a1 f1       	breq	.+104    	; 0x6726 <__udivdi3+0x166>
    66be:	08 2e       	mov	r0, r24
    66c0:	04 c0       	rjmp	.+8      	; 0x66ca <__udivdi3+0x10a>
    66c2:	ee 0c       	add	r14, r14
    66c4:	ff 1c       	adc	r15, r15
    66c6:	00 1f       	adc	r16, r16
    66c8:	11 1f       	adc	r17, r17
    66ca:	0a 94       	dec	r0
    66cc:	d2 f7       	brpl	.-12     	; 0x66c2 <__udivdi3+0x102>
    66ce:	a6 01       	movw	r20, r12
    66d0:	95 01       	movw	r18, r10
    66d2:	08 2e       	mov	r0, r24
    66d4:	04 c0       	rjmp	.+8      	; 0x66de <__udivdi3+0x11e>
    66d6:	22 0f       	add	r18, r18
    66d8:	33 1f       	adc	r19, r19
    66da:	44 1f       	adc	r20, r20
    66dc:	55 1f       	adc	r21, r21
    66de:	0a 94       	dec	r0
    66e0:	d2 f7       	brpl	.-12     	; 0x66d6 <__udivdi3+0x116>
    66e2:	60 e2       	ldi	r22, 0x20	; 32
    66e4:	70 e0       	ldi	r23, 0x00	; 0
    66e6:	68 1b       	sub	r22, r24
    66e8:	79 0b       	sbc	r23, r25
    66ea:	ad a0       	ldd	r10, Y+37	; 0x25
    66ec:	be a0       	ldd	r11, Y+38	; 0x26
    66ee:	cf a0       	ldd	r12, Y+39	; 0x27
    66f0:	d8 a4       	ldd	r13, Y+40	; 0x28
    66f2:	04 c0       	rjmp	.+8      	; 0x66fc <__udivdi3+0x13c>
    66f4:	d6 94       	lsr	r13
    66f6:	c7 94       	ror	r12
    66f8:	b7 94       	ror	r11
    66fa:	a7 94       	ror	r10
    66fc:	6a 95       	dec	r22
    66fe:	d2 f7       	brpl	.-12     	; 0x66f4 <__udivdi3+0x134>
    6700:	a2 2a       	or	r10, r18
    6702:	b3 2a       	or	r11, r19
    6704:	c4 2a       	or	r12, r20
    6706:	d5 2a       	or	r13, r21
    6708:	2d a0       	ldd	r2, Y+37	; 0x25
    670a:	3e a0       	ldd	r3, Y+38	; 0x26
    670c:	4f a0       	ldd	r4, Y+39	; 0x27
    670e:	58 a4       	ldd	r5, Y+40	; 0x28
    6710:	04 c0       	rjmp	.+8      	; 0x671a <__udivdi3+0x15a>
    6712:	22 0c       	add	r2, r2
    6714:	33 1c       	adc	r3, r3
    6716:	44 1c       	adc	r4, r4
    6718:	55 1c       	adc	r5, r5
    671a:	8a 95       	dec	r24
    671c:	d2 f7       	brpl	.-12     	; 0x6712 <__udivdi3+0x152>
    671e:	2d a2       	std	Y+37, r2	; 0x25
    6720:	3e a2       	std	Y+38, r3	; 0x26
    6722:	4f a2       	std	Y+39, r4	; 0x27
    6724:	58 a6       	std	Y+40, r5	; 0x28
    6726:	38 01       	movw	r6, r16
    6728:	88 24       	eor	r8, r8
    672a:	99 24       	eor	r9, r9
    672c:	a8 01       	movw	r20, r16
    672e:	97 01       	movw	r18, r14
    6730:	40 70       	andi	r20, 0x00	; 0
    6732:	50 70       	andi	r21, 0x00	; 0
    6734:	2d 8f       	std	Y+29, r18	; 0x1d
    6736:	3e 8f       	std	Y+30, r19	; 0x1e
    6738:	4f 8f       	std	Y+31, r20	; 0x1f
    673a:	58 a3       	std	Y+32, r21	; 0x20
    673c:	c6 01       	movw	r24, r12
    673e:	b5 01       	movw	r22, r10
    6740:	a4 01       	movw	r20, r8
    6742:	93 01       	movw	r18, r6
    6744:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    6748:	22 2e       	mov	r2, r18
    674a:	53 2e       	mov	r5, r19
    674c:	44 2e       	mov	r4, r20
    674e:	35 2e       	mov	r3, r21
    6750:	69 a3       	std	Y+33, r22	; 0x21
    6752:	7a a3       	std	Y+34, r23	; 0x22
    6754:	8b a3       	std	Y+35, r24	; 0x23
    6756:	9c a3       	std	Y+36, r25	; 0x24
    6758:	c6 01       	movw	r24, r12
    675a:	b5 01       	movw	r22, r10
    675c:	a4 01       	movw	r20, r8
    675e:	93 01       	movw	r18, r6
    6760:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    6764:	82 2d       	mov	r24, r2
    6766:	95 2d       	mov	r25, r5
    6768:	a4 2d       	mov	r26, r4
    676a:	b3 2d       	mov	r27, r3
    676c:	89 8f       	std	Y+25, r24	; 0x19
    676e:	9a 8f       	std	Y+26, r25	; 0x1a
    6770:	ab 8f       	std	Y+27, r26	; 0x1b
    6772:	bc 8f       	std	Y+28, r27	; 0x1c
    6774:	bc 01       	movw	r22, r24
    6776:	cd 01       	movw	r24, r26
    6778:	2d 8d       	ldd	r18, Y+29	; 0x1d
    677a:	3e 8d       	ldd	r19, Y+30	; 0x1e
    677c:	4f 8d       	ldd	r20, Y+31	; 0x1f
    677e:	58 a1       	ldd	r21, Y+32	; 0x20
    6780:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    6784:	5b 01       	movw	r10, r22
    6786:	6c 01       	movw	r12, r24
    6788:	49 a1       	ldd	r20, Y+33	; 0x21
    678a:	5a a1       	ldd	r21, Y+34	; 0x22
    678c:	6b a1       	ldd	r22, Y+35	; 0x23
    678e:	7c a1       	ldd	r23, Y+36	; 0x24
    6790:	da 01       	movw	r26, r20
    6792:	99 27       	eor	r25, r25
    6794:	88 27       	eor	r24, r24
    6796:	2d a0       	ldd	r2, Y+37	; 0x25
    6798:	3e a0       	ldd	r3, Y+38	; 0x26
    679a:	4f a0       	ldd	r4, Y+39	; 0x27
    679c:	58 a4       	ldd	r5, Y+40	; 0x28
    679e:	92 01       	movw	r18, r4
    67a0:	44 27       	eor	r20, r20
    67a2:	55 27       	eor	r21, r21
    67a4:	82 2b       	or	r24, r18
    67a6:	93 2b       	or	r25, r19
    67a8:	a4 2b       	or	r26, r20
    67aa:	b5 2b       	or	r27, r21
    67ac:	8a 15       	cp	r24, r10
    67ae:	9b 05       	cpc	r25, r11
    67b0:	ac 05       	cpc	r26, r12
    67b2:	bd 05       	cpc	r27, r13
    67b4:	30 f5       	brcc	.+76     	; 0x6802 <__udivdi3+0x242>
    67b6:	29 8d       	ldd	r18, Y+25	; 0x19
    67b8:	3a 8d       	ldd	r19, Y+26	; 0x1a
    67ba:	4b 8d       	ldd	r20, Y+27	; 0x1b
    67bc:	5c 8d       	ldd	r21, Y+28	; 0x1c
    67be:	21 50       	subi	r18, 0x01	; 1
    67c0:	30 40       	sbci	r19, 0x00	; 0
    67c2:	40 40       	sbci	r20, 0x00	; 0
    67c4:	50 40       	sbci	r21, 0x00	; 0
    67c6:	29 8f       	std	Y+25, r18	; 0x19
    67c8:	3a 8f       	std	Y+26, r19	; 0x1a
    67ca:	4b 8f       	std	Y+27, r20	; 0x1b
    67cc:	5c 8f       	std	Y+28, r21	; 0x1c
    67ce:	8e 0d       	add	r24, r14
    67d0:	9f 1d       	adc	r25, r15
    67d2:	a0 1f       	adc	r26, r16
    67d4:	b1 1f       	adc	r27, r17
    67d6:	8e 15       	cp	r24, r14
    67d8:	9f 05       	cpc	r25, r15
    67da:	a0 07       	cpc	r26, r16
    67dc:	b1 07       	cpc	r27, r17
    67de:	88 f0       	brcs	.+34     	; 0x6802 <__udivdi3+0x242>
    67e0:	8a 15       	cp	r24, r10
    67e2:	9b 05       	cpc	r25, r11
    67e4:	ac 05       	cpc	r26, r12
    67e6:	bd 05       	cpc	r27, r13
    67e8:	60 f4       	brcc	.+24     	; 0x6802 <__udivdi3+0x242>
    67ea:	21 50       	subi	r18, 0x01	; 1
    67ec:	30 40       	sbci	r19, 0x00	; 0
    67ee:	40 40       	sbci	r20, 0x00	; 0
    67f0:	50 40       	sbci	r21, 0x00	; 0
    67f2:	29 8f       	std	Y+25, r18	; 0x19
    67f4:	3a 8f       	std	Y+26, r19	; 0x1a
    67f6:	4b 8f       	std	Y+27, r20	; 0x1b
    67f8:	5c 8f       	std	Y+28, r21	; 0x1c
    67fa:	8e 0d       	add	r24, r14
    67fc:	9f 1d       	adc	r25, r15
    67fe:	a0 1f       	adc	r26, r16
    6800:	b1 1f       	adc	r27, r17
    6802:	ac 01       	movw	r20, r24
    6804:	bd 01       	movw	r22, r26
    6806:	4a 19       	sub	r20, r10
    6808:	5b 09       	sbc	r21, r11
    680a:	6c 09       	sbc	r22, r12
    680c:	7d 09       	sbc	r23, r13
    680e:	5a 01       	movw	r10, r20
    6810:	6b 01       	movw	r12, r22
    6812:	cb 01       	movw	r24, r22
    6814:	ba 01       	movw	r22, r20
    6816:	a4 01       	movw	r20, r8
    6818:	93 01       	movw	r18, r6
    681a:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    681e:	22 2e       	mov	r2, r18
    6820:	53 2e       	mov	r5, r19
    6822:	44 2e       	mov	r4, r20
    6824:	35 2e       	mov	r3, r21
    6826:	69 a3       	std	Y+33, r22	; 0x21
    6828:	7a a3       	std	Y+34, r23	; 0x22
    682a:	8b a3       	std	Y+35, r24	; 0x23
    682c:	9c a3       	std	Y+36, r25	; 0x24
    682e:	c6 01       	movw	r24, r12
    6830:	b5 01       	movw	r22, r10
    6832:	a4 01       	movw	r20, r8
    6834:	93 01       	movw	r18, r6
    6836:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    683a:	a2 2c       	mov	r10, r2
    683c:	b5 2c       	mov	r11, r5
    683e:	c4 2c       	mov	r12, r4
    6840:	d3 2c       	mov	r13, r3
    6842:	c6 01       	movw	r24, r12
    6844:	b5 01       	movw	r22, r10
    6846:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6848:	3e 8d       	ldd	r19, Y+30	; 0x1e
    684a:	4f 8d       	ldd	r20, Y+31	; 0x1f
    684c:	58 a1       	ldd	r21, Y+32	; 0x20
    684e:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    6852:	3b 01       	movw	r6, r22
    6854:	4c 01       	movw	r8, r24
    6856:	69 a1       	ldd	r22, Y+33	; 0x21
    6858:	7a a1       	ldd	r23, Y+34	; 0x22
    685a:	8b a1       	ldd	r24, Y+35	; 0x23
    685c:	9c a1       	ldd	r25, Y+36	; 0x24
    685e:	ab 01       	movw	r20, r22
    6860:	33 27       	eor	r19, r19
    6862:	22 27       	eor	r18, r18
    6864:	8d a1       	ldd	r24, Y+37	; 0x25
    6866:	9e a1       	ldd	r25, Y+38	; 0x26
    6868:	af a1       	ldd	r26, Y+39	; 0x27
    686a:	b8 a5       	ldd	r27, Y+40	; 0x28
    686c:	a0 70       	andi	r26, 0x00	; 0
    686e:	b0 70       	andi	r27, 0x00	; 0
    6870:	28 2b       	or	r18, r24
    6872:	39 2b       	or	r19, r25
    6874:	4a 2b       	or	r20, r26
    6876:	5b 2b       	or	r21, r27
    6878:	26 15       	cp	r18, r6
    687a:	37 05       	cpc	r19, r7
    687c:	48 05       	cpc	r20, r8
    687e:	59 05       	cpc	r21, r9
    6880:	c0 f4       	brcc	.+48     	; 0x68b2 <__udivdi3+0x2f2>
    6882:	08 94       	sec
    6884:	a1 08       	sbc	r10, r1
    6886:	b1 08       	sbc	r11, r1
    6888:	c1 08       	sbc	r12, r1
    688a:	d1 08       	sbc	r13, r1
    688c:	2e 0d       	add	r18, r14
    688e:	3f 1d       	adc	r19, r15
    6890:	40 1f       	adc	r20, r16
    6892:	51 1f       	adc	r21, r17
    6894:	2e 15       	cp	r18, r14
    6896:	3f 05       	cpc	r19, r15
    6898:	40 07       	cpc	r20, r16
    689a:	51 07       	cpc	r21, r17
    689c:	50 f0       	brcs	.+20     	; 0x68b2 <__udivdi3+0x2f2>
    689e:	26 15       	cp	r18, r6
    68a0:	37 05       	cpc	r19, r7
    68a2:	48 05       	cpc	r20, r8
    68a4:	59 05       	cpc	r21, r9
    68a6:	28 f4       	brcc	.+10     	; 0x68b2 <__udivdi3+0x2f2>
    68a8:	08 94       	sec
    68aa:	a1 08       	sbc	r10, r1
    68ac:	b1 08       	sbc	r11, r1
    68ae:	c1 08       	sbc	r12, r1
    68b0:	d1 08       	sbc	r13, r1
    68b2:	89 8d       	ldd	r24, Y+25	; 0x19
    68b4:	9a 8d       	ldd	r25, Y+26	; 0x1a
    68b6:	ab 8d       	ldd	r26, Y+27	; 0x1b
    68b8:	bc 8d       	ldd	r27, Y+28	; 0x1c
    68ba:	8c 01       	movw	r16, r24
    68bc:	ff 24       	eor	r15, r15
    68be:	ee 24       	eor	r14, r14
    68c0:	ea 28       	or	r14, r10
    68c2:	fb 28       	or	r15, r11
    68c4:	0c 29       	or	r16, r12
    68c6:	1d 29       	or	r17, r13
    68c8:	b3 c4       	rjmp	.+2406   	; 0x7230 <__udivdi3+0xc70>
    68ca:	e1 14       	cp	r14, r1
    68cc:	f1 04       	cpc	r15, r1
    68ce:	01 05       	cpc	r16, r1
    68d0:	11 05       	cpc	r17, r1
    68d2:	59 f4       	brne	.+22     	; 0x68ea <__udivdi3+0x32a>
    68d4:	61 e0       	ldi	r22, 0x01	; 1
    68d6:	70 e0       	ldi	r23, 0x00	; 0
    68d8:	80 e0       	ldi	r24, 0x00	; 0
    68da:	90 e0       	ldi	r25, 0x00	; 0
    68dc:	a8 01       	movw	r20, r16
    68de:	97 01       	movw	r18, r14
    68e0:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    68e4:	79 01       	movw	r14, r18
    68e6:	8a 01       	movw	r16, r20
    68e8:	10 c0       	rjmp	.+32     	; 0x690a <__udivdi3+0x34a>
    68ea:	90 e0       	ldi	r25, 0x00	; 0
    68ec:	e9 16       	cp	r14, r25
    68ee:	90 e0       	ldi	r25, 0x00	; 0
    68f0:	f9 06       	cpc	r15, r25
    68f2:	91 e0       	ldi	r25, 0x01	; 1
    68f4:	09 07       	cpc	r16, r25
    68f6:	90 e0       	ldi	r25, 0x00	; 0
    68f8:	19 07       	cpc	r17, r25
    68fa:	58 f4       	brcc	.+22     	; 0x6912 <__udivdi3+0x352>
    68fc:	af ef       	ldi	r26, 0xFF	; 255
    68fe:	ea 16       	cp	r14, r26
    6900:	f1 04       	cpc	r15, r1
    6902:	01 05       	cpc	r16, r1
    6904:	11 05       	cpc	r17, r1
    6906:	09 f0       	breq	.+2      	; 0x690a <__udivdi3+0x34a>
    6908:	90 f4       	brcc	.+36     	; 0x692e <__udivdi3+0x36e>
    690a:	20 e0       	ldi	r18, 0x00	; 0
    690c:	30 e0       	ldi	r19, 0x00	; 0
    690e:	a9 01       	movw	r20, r18
    6910:	17 c0       	rjmp	.+46     	; 0x6940 <__udivdi3+0x380>
    6912:	b0 e0       	ldi	r27, 0x00	; 0
    6914:	eb 16       	cp	r14, r27
    6916:	b0 e0       	ldi	r27, 0x00	; 0
    6918:	fb 06       	cpc	r15, r27
    691a:	b0 e0       	ldi	r27, 0x00	; 0
    691c:	0b 07       	cpc	r16, r27
    691e:	b1 e0       	ldi	r27, 0x01	; 1
    6920:	1b 07       	cpc	r17, r27
    6922:	50 f4       	brcc	.+20     	; 0x6938 <__udivdi3+0x378>
    6924:	20 e1       	ldi	r18, 0x10	; 16
    6926:	30 e0       	ldi	r19, 0x00	; 0
    6928:	40 e0       	ldi	r20, 0x00	; 0
    692a:	50 e0       	ldi	r21, 0x00	; 0
    692c:	09 c0       	rjmp	.+18     	; 0x6940 <__udivdi3+0x380>
    692e:	28 e0       	ldi	r18, 0x08	; 8
    6930:	30 e0       	ldi	r19, 0x00	; 0
    6932:	40 e0       	ldi	r20, 0x00	; 0
    6934:	50 e0       	ldi	r21, 0x00	; 0
    6936:	04 c0       	rjmp	.+8      	; 0x6940 <__udivdi3+0x380>
    6938:	28 e1       	ldi	r18, 0x18	; 24
    693a:	30 e0       	ldi	r19, 0x00	; 0
    693c:	40 e0       	ldi	r20, 0x00	; 0
    693e:	50 e0       	ldi	r21, 0x00	; 0
    6940:	d8 01       	movw	r26, r16
    6942:	c7 01       	movw	r24, r14
    6944:	02 2e       	mov	r0, r18
    6946:	04 c0       	rjmp	.+8      	; 0x6950 <__udivdi3+0x390>
    6948:	b6 95       	lsr	r27
    694a:	a7 95       	ror	r26
    694c:	97 95       	ror	r25
    694e:	87 95       	ror	r24
    6950:	0a 94       	dec	r0
    6952:	d2 f7       	brpl	.-12     	; 0x6948 <__udivdi3+0x388>
    6954:	82 51       	subi	r24, 0x12	; 18
    6956:	9e 4f       	sbci	r25, 0xFE	; 254
    6958:	fc 01       	movw	r30, r24
    695a:	80 81       	ld	r24, Z
    695c:	28 0f       	add	r18, r24
    695e:	31 1d       	adc	r19, r1
    6960:	41 1d       	adc	r20, r1
    6962:	51 1d       	adc	r21, r1
    6964:	80 e2       	ldi	r24, 0x20	; 32
    6966:	90 e0       	ldi	r25, 0x00	; 0
    6968:	a0 e0       	ldi	r26, 0x00	; 0
    696a:	b0 e0       	ldi	r27, 0x00	; 0
    696c:	82 1b       	sub	r24, r18
    696e:	93 0b       	sbc	r25, r19
    6970:	a4 0b       	sbc	r26, r20
    6972:	b5 0b       	sbc	r27, r21
    6974:	61 f4       	brne	.+24     	; 0x698e <__udivdi3+0x3ce>
    6976:	15 01       	movw	r2, r10
    6978:	26 01       	movw	r4, r12
    697a:	2e 18       	sub	r2, r14
    697c:	3f 08       	sbc	r3, r15
    697e:	40 0a       	sbc	r4, r16
    6980:	51 0a       	sbc	r5, r17
    6982:	81 e0       	ldi	r24, 0x01	; 1
    6984:	a8 2e       	mov	r10, r24
    6986:	b1 2c       	mov	r11, r1
    6988:	c1 2c       	mov	r12, r1
    698a:	d1 2c       	mov	r13, r1
    698c:	29 c1       	rjmp	.+594    	; 0x6be0 <__udivdi3+0x620>
    698e:	08 2e       	mov	r0, r24
    6990:	04 c0       	rjmp	.+8      	; 0x699a <__udivdi3+0x3da>
    6992:	ee 0c       	add	r14, r14
    6994:	ff 1c       	adc	r15, r15
    6996:	00 1f       	adc	r16, r16
    6998:	11 1f       	adc	r17, r17
    699a:	0a 94       	dec	r0
    699c:	d2 f7       	brpl	.-12     	; 0x6992 <__udivdi3+0x3d2>
    699e:	15 01       	movw	r2, r10
    69a0:	26 01       	movw	r4, r12
    69a2:	02 2e       	mov	r0, r18
    69a4:	04 c0       	rjmp	.+8      	; 0x69ae <__udivdi3+0x3ee>
    69a6:	56 94       	lsr	r5
    69a8:	47 94       	ror	r4
    69aa:	37 94       	ror	r3
    69ac:	27 94       	ror	r2
    69ae:	0a 94       	dec	r0
    69b0:	d2 f7       	brpl	.-12     	; 0x69a6 <__udivdi3+0x3e6>
    69b2:	29 8e       	std	Y+25, r2	; 0x19
    69b4:	3a 8e       	std	Y+26, r3	; 0x1a
    69b6:	4b 8e       	std	Y+27, r4	; 0x1b
    69b8:	5c 8e       	std	Y+28, r5	; 0x1c
    69ba:	b6 01       	movw	r22, r12
    69bc:	a5 01       	movw	r20, r10
    69be:	08 2e       	mov	r0, r24
    69c0:	04 c0       	rjmp	.+8      	; 0x69ca <__udivdi3+0x40a>
    69c2:	44 0f       	add	r20, r20
    69c4:	55 1f       	adc	r21, r21
    69c6:	66 1f       	adc	r22, r22
    69c8:	77 1f       	adc	r23, r23
    69ca:	0a 94       	dec	r0
    69cc:	d2 f7       	brpl	.-12     	; 0x69c2 <__udivdi3+0x402>
    69ce:	4d 8f       	std	Y+29, r20	; 0x1d
    69d0:	5e 8f       	std	Y+30, r21	; 0x1e
    69d2:	6f 8f       	std	Y+31, r22	; 0x1f
    69d4:	78 a3       	std	Y+32, r23	; 0x20
    69d6:	2d a0       	ldd	r2, Y+37	; 0x25
    69d8:	3e a0       	ldd	r3, Y+38	; 0x26
    69da:	4f a0       	ldd	r4, Y+39	; 0x27
    69dc:	58 a4       	ldd	r5, Y+40	; 0x28
    69de:	04 c0       	rjmp	.+8      	; 0x69e8 <__udivdi3+0x428>
    69e0:	56 94       	lsr	r5
    69e2:	47 94       	ror	r4
    69e4:	37 94       	ror	r3
    69e6:	27 94       	ror	r2
    69e8:	2a 95       	dec	r18
    69ea:	d2 f7       	brpl	.-12     	; 0x69e0 <__udivdi3+0x420>
    69ec:	ad 8c       	ldd	r10, Y+29	; 0x1d
    69ee:	be 8c       	ldd	r11, Y+30	; 0x1e
    69f0:	cf 8c       	ldd	r12, Y+31	; 0x1f
    69f2:	d8 a0       	ldd	r13, Y+32	; 0x20
    69f4:	a2 28       	or	r10, r2
    69f6:	b3 28       	or	r11, r3
    69f8:	c4 28       	or	r12, r4
    69fa:	d5 28       	or	r13, r5
    69fc:	ad 8e       	std	Y+29, r10	; 0x1d
    69fe:	be 8e       	std	Y+30, r11	; 0x1e
    6a00:	cf 8e       	std	Y+31, r12	; 0x1f
    6a02:	d8 a2       	std	Y+32, r13	; 0x20
    6a04:	2d a1       	ldd	r18, Y+37	; 0x25
    6a06:	3e a1       	ldd	r19, Y+38	; 0x26
    6a08:	4f a1       	ldd	r20, Y+39	; 0x27
    6a0a:	58 a5       	ldd	r21, Y+40	; 0x28
    6a0c:	04 c0       	rjmp	.+8      	; 0x6a16 <__udivdi3+0x456>
    6a0e:	22 0f       	add	r18, r18
    6a10:	33 1f       	adc	r19, r19
    6a12:	44 1f       	adc	r20, r20
    6a14:	55 1f       	adc	r21, r21
    6a16:	8a 95       	dec	r24
    6a18:	d2 f7       	brpl	.-12     	; 0x6a0e <__udivdi3+0x44e>
    6a1a:	2d a3       	std	Y+37, r18	; 0x25
    6a1c:	3e a3       	std	Y+38, r19	; 0x26
    6a1e:	4f a3       	std	Y+39, r20	; 0x27
    6a20:	58 a7       	std	Y+40, r21	; 0x28
    6a22:	38 01       	movw	r6, r16
    6a24:	88 24       	eor	r8, r8
    6a26:	99 24       	eor	r9, r9
    6a28:	b8 01       	movw	r22, r16
    6a2a:	a7 01       	movw	r20, r14
    6a2c:	60 70       	andi	r22, 0x00	; 0
    6a2e:	70 70       	andi	r23, 0x00	; 0
    6a30:	49 a3       	std	Y+33, r20	; 0x21
    6a32:	5a a3       	std	Y+34, r21	; 0x22
    6a34:	6b a3       	std	Y+35, r22	; 0x23
    6a36:	7c a3       	std	Y+36, r23	; 0x24
    6a38:	69 8d       	ldd	r22, Y+25	; 0x19
    6a3a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6a3c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6a3e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6a40:	a4 01       	movw	r20, r8
    6a42:	93 01       	movw	r18, r6
    6a44:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    6a48:	22 2e       	mov	r2, r18
    6a4a:	53 2e       	mov	r5, r19
    6a4c:	44 2e       	mov	r4, r20
    6a4e:	35 2e       	mov	r3, r21
    6a50:	69 a7       	std	Y+41, r22	; 0x29
    6a52:	7a a7       	std	Y+42, r23	; 0x2a
    6a54:	8b a7       	std	Y+43, r24	; 0x2b
    6a56:	9c a7       	std	Y+44, r25	; 0x2c
    6a58:	69 8d       	ldd	r22, Y+25	; 0x19
    6a5a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6a5c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6a5e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6a60:	a4 01       	movw	r20, r8
    6a62:	93 01       	movw	r18, r6
    6a64:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    6a68:	a2 2c       	mov	r10, r2
    6a6a:	b5 2c       	mov	r11, r5
    6a6c:	c4 2c       	mov	r12, r4
    6a6e:	d3 2c       	mov	r13, r3
    6a70:	a9 8e       	std	Y+25, r10	; 0x19
    6a72:	ba 8e       	std	Y+26, r11	; 0x1a
    6a74:	cb 8e       	std	Y+27, r12	; 0x1b
    6a76:	dc 8e       	std	Y+28, r13	; 0x1c
    6a78:	c6 01       	movw	r24, r12
    6a7a:	b5 01       	movw	r22, r10
    6a7c:	29 a1       	ldd	r18, Y+33	; 0x21
    6a7e:	3a a1       	ldd	r19, Y+34	; 0x22
    6a80:	4b a1       	ldd	r20, Y+35	; 0x23
    6a82:	5c a1       	ldd	r21, Y+36	; 0x24
    6a84:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    6a88:	5b 01       	movw	r10, r22
    6a8a:	6c 01       	movw	r12, r24
    6a8c:	29 a4       	ldd	r2, Y+41	; 0x29
    6a8e:	3a a4       	ldd	r3, Y+42	; 0x2a
    6a90:	4b a4       	ldd	r4, Y+43	; 0x2b
    6a92:	5c a4       	ldd	r5, Y+44	; 0x2c
    6a94:	d1 01       	movw	r26, r2
    6a96:	99 27       	eor	r25, r25
    6a98:	88 27       	eor	r24, r24
    6a9a:	2d 8c       	ldd	r2, Y+29	; 0x1d
    6a9c:	3e 8c       	ldd	r3, Y+30	; 0x1e
    6a9e:	4f 8c       	ldd	r4, Y+31	; 0x1f
    6aa0:	58 a0       	ldd	r5, Y+32	; 0x20
    6aa2:	92 01       	movw	r18, r4
    6aa4:	44 27       	eor	r20, r20
    6aa6:	55 27       	eor	r21, r21
    6aa8:	82 2b       	or	r24, r18
    6aaa:	93 2b       	or	r25, r19
    6aac:	a4 2b       	or	r26, r20
    6aae:	b5 2b       	or	r27, r21
    6ab0:	8a 15       	cp	r24, r10
    6ab2:	9b 05       	cpc	r25, r11
    6ab4:	ac 05       	cpc	r26, r12
    6ab6:	bd 05       	cpc	r27, r13
    6ab8:	30 f5       	brcc	.+76     	; 0x6b06 <__udivdi3+0x546>
    6aba:	29 8d       	ldd	r18, Y+25	; 0x19
    6abc:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6abe:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6ac0:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6ac2:	21 50       	subi	r18, 0x01	; 1
    6ac4:	30 40       	sbci	r19, 0x00	; 0
    6ac6:	40 40       	sbci	r20, 0x00	; 0
    6ac8:	50 40       	sbci	r21, 0x00	; 0
    6aca:	29 8f       	std	Y+25, r18	; 0x19
    6acc:	3a 8f       	std	Y+26, r19	; 0x1a
    6ace:	4b 8f       	std	Y+27, r20	; 0x1b
    6ad0:	5c 8f       	std	Y+28, r21	; 0x1c
    6ad2:	8e 0d       	add	r24, r14
    6ad4:	9f 1d       	adc	r25, r15
    6ad6:	a0 1f       	adc	r26, r16
    6ad8:	b1 1f       	adc	r27, r17
    6ada:	8e 15       	cp	r24, r14
    6adc:	9f 05       	cpc	r25, r15
    6ade:	a0 07       	cpc	r26, r16
    6ae0:	b1 07       	cpc	r27, r17
    6ae2:	88 f0       	brcs	.+34     	; 0x6b06 <__udivdi3+0x546>
    6ae4:	8a 15       	cp	r24, r10
    6ae6:	9b 05       	cpc	r25, r11
    6ae8:	ac 05       	cpc	r26, r12
    6aea:	bd 05       	cpc	r27, r13
    6aec:	60 f4       	brcc	.+24     	; 0x6b06 <__udivdi3+0x546>
    6aee:	21 50       	subi	r18, 0x01	; 1
    6af0:	30 40       	sbci	r19, 0x00	; 0
    6af2:	40 40       	sbci	r20, 0x00	; 0
    6af4:	50 40       	sbci	r21, 0x00	; 0
    6af6:	29 8f       	std	Y+25, r18	; 0x19
    6af8:	3a 8f       	std	Y+26, r19	; 0x1a
    6afa:	4b 8f       	std	Y+27, r20	; 0x1b
    6afc:	5c 8f       	std	Y+28, r21	; 0x1c
    6afe:	8e 0d       	add	r24, r14
    6b00:	9f 1d       	adc	r25, r15
    6b02:	a0 1f       	adc	r26, r16
    6b04:	b1 1f       	adc	r27, r17
    6b06:	ac 01       	movw	r20, r24
    6b08:	bd 01       	movw	r22, r26
    6b0a:	4a 19       	sub	r20, r10
    6b0c:	5b 09       	sbc	r21, r11
    6b0e:	6c 09       	sbc	r22, r12
    6b10:	7d 09       	sbc	r23, r13
    6b12:	5a 01       	movw	r10, r20
    6b14:	6b 01       	movw	r12, r22
    6b16:	cb 01       	movw	r24, r22
    6b18:	ba 01       	movw	r22, r20
    6b1a:	a4 01       	movw	r20, r8
    6b1c:	93 01       	movw	r18, r6
    6b1e:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    6b22:	22 2e       	mov	r2, r18
    6b24:	53 2e       	mov	r5, r19
    6b26:	44 2e       	mov	r4, r20
    6b28:	35 2e       	mov	r3, r21
    6b2a:	69 a7       	std	Y+41, r22	; 0x29
    6b2c:	7a a7       	std	Y+42, r23	; 0x2a
    6b2e:	8b a7       	std	Y+43, r24	; 0x2b
    6b30:	9c a7       	std	Y+44, r25	; 0x2c
    6b32:	c6 01       	movw	r24, r12
    6b34:	b5 01       	movw	r22, r10
    6b36:	a4 01       	movw	r20, r8
    6b38:	93 01       	movw	r18, r6
    6b3a:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    6b3e:	62 2c       	mov	r6, r2
    6b40:	75 2c       	mov	r7, r5
    6b42:	84 2c       	mov	r8, r4
    6b44:	93 2c       	mov	r9, r3
    6b46:	c4 01       	movw	r24, r8
    6b48:	b3 01       	movw	r22, r6
    6b4a:	29 a1       	ldd	r18, Y+33	; 0x21
    6b4c:	3a a1       	ldd	r19, Y+34	; 0x22
    6b4e:	4b a1       	ldd	r20, Y+35	; 0x23
    6b50:	5c a1       	ldd	r21, Y+36	; 0x24
    6b52:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    6b56:	9b 01       	movw	r18, r22
    6b58:	ac 01       	movw	r20, r24
    6b5a:	69 a5       	ldd	r22, Y+41	; 0x29
    6b5c:	7a a5       	ldd	r23, Y+42	; 0x2a
    6b5e:	8b a5       	ldd	r24, Y+43	; 0x2b
    6b60:	9c a5       	ldd	r25, Y+44	; 0x2c
    6b62:	6b 01       	movw	r12, r22
    6b64:	bb 24       	eor	r11, r11
    6b66:	aa 24       	eor	r10, r10
    6b68:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6b6a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6b6c:	af 8d       	ldd	r26, Y+31	; 0x1f
    6b6e:	b8 a1       	ldd	r27, Y+32	; 0x20
    6b70:	a0 70       	andi	r26, 0x00	; 0
    6b72:	b0 70       	andi	r27, 0x00	; 0
    6b74:	a8 2a       	or	r10, r24
    6b76:	b9 2a       	or	r11, r25
    6b78:	ca 2a       	or	r12, r26
    6b7a:	db 2a       	or	r13, r27
    6b7c:	a2 16       	cp	r10, r18
    6b7e:	b3 06       	cpc	r11, r19
    6b80:	c4 06       	cpc	r12, r20
    6b82:	d5 06       	cpc	r13, r21
    6b84:	e0 f4       	brcc	.+56     	; 0x6bbe <__udivdi3+0x5fe>
    6b86:	08 94       	sec
    6b88:	61 08       	sbc	r6, r1
    6b8a:	71 08       	sbc	r7, r1
    6b8c:	81 08       	sbc	r8, r1
    6b8e:	91 08       	sbc	r9, r1
    6b90:	ae 0c       	add	r10, r14
    6b92:	bf 1c       	adc	r11, r15
    6b94:	c0 1e       	adc	r12, r16
    6b96:	d1 1e       	adc	r13, r17
    6b98:	ae 14       	cp	r10, r14
    6b9a:	bf 04       	cpc	r11, r15
    6b9c:	c0 06       	cpc	r12, r16
    6b9e:	d1 06       	cpc	r13, r17
    6ba0:	70 f0       	brcs	.+28     	; 0x6bbe <__udivdi3+0x5fe>
    6ba2:	a2 16       	cp	r10, r18
    6ba4:	b3 06       	cpc	r11, r19
    6ba6:	c4 06       	cpc	r12, r20
    6ba8:	d5 06       	cpc	r13, r21
    6baa:	48 f4       	brcc	.+18     	; 0x6bbe <__udivdi3+0x5fe>
    6bac:	08 94       	sec
    6bae:	61 08       	sbc	r6, r1
    6bb0:	71 08       	sbc	r7, r1
    6bb2:	81 08       	sbc	r8, r1
    6bb4:	91 08       	sbc	r9, r1
    6bb6:	ae 0c       	add	r10, r14
    6bb8:	bf 1c       	adc	r11, r15
    6bba:	c0 1e       	adc	r12, r16
    6bbc:	d1 1e       	adc	r13, r17
    6bbe:	15 01       	movw	r2, r10
    6bc0:	26 01       	movw	r4, r12
    6bc2:	22 1a       	sub	r2, r18
    6bc4:	33 0a       	sbc	r3, r19
    6bc6:	44 0a       	sbc	r4, r20
    6bc8:	55 0a       	sbc	r5, r21
    6bca:	89 8d       	ldd	r24, Y+25	; 0x19
    6bcc:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6bce:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6bd0:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6bd2:	6c 01       	movw	r12, r24
    6bd4:	bb 24       	eor	r11, r11
    6bd6:	aa 24       	eor	r10, r10
    6bd8:	a6 28       	or	r10, r6
    6bda:	b7 28       	or	r11, r7
    6bdc:	c8 28       	or	r12, r8
    6bde:	d9 28       	or	r13, r9
    6be0:	98 01       	movw	r18, r16
    6be2:	44 27       	eor	r20, r20
    6be4:	55 27       	eor	r21, r21
    6be6:	2d 8f       	std	Y+29, r18	; 0x1d
    6be8:	3e 8f       	std	Y+30, r19	; 0x1e
    6bea:	4f 8f       	std	Y+31, r20	; 0x1f
    6bec:	58 a3       	std	Y+32, r21	; 0x20
    6bee:	b8 01       	movw	r22, r16
    6bf0:	a7 01       	movw	r20, r14
    6bf2:	60 70       	andi	r22, 0x00	; 0
    6bf4:	70 70       	andi	r23, 0x00	; 0
    6bf6:	49 a3       	std	Y+33, r20	; 0x21
    6bf8:	5a a3       	std	Y+34, r21	; 0x22
    6bfa:	6b a3       	std	Y+35, r22	; 0x23
    6bfc:	7c a3       	std	Y+36, r23	; 0x24
    6bfe:	c2 01       	movw	r24, r4
    6c00:	b1 01       	movw	r22, r2
    6c02:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6c04:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6c06:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6c08:	58 a1       	ldd	r21, Y+32	; 0x20
    6c0a:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    6c0e:	62 2e       	mov	r6, r18
    6c10:	93 2e       	mov	r9, r19
    6c12:	84 2e       	mov	r8, r20
    6c14:	75 2e       	mov	r7, r21
    6c16:	69 a7       	std	Y+41, r22	; 0x29
    6c18:	7a a7       	std	Y+42, r23	; 0x2a
    6c1a:	8b a7       	std	Y+43, r24	; 0x2b
    6c1c:	9c a7       	std	Y+44, r25	; 0x2c
    6c1e:	c2 01       	movw	r24, r4
    6c20:	b1 01       	movw	r22, r2
    6c22:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6c24:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6c26:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6c28:	58 a1       	ldd	r21, Y+32	; 0x20
    6c2a:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    6c2e:	86 2d       	mov	r24, r6
    6c30:	99 2d       	mov	r25, r9
    6c32:	a8 2d       	mov	r26, r8
    6c34:	b7 2d       	mov	r27, r7
    6c36:	89 8f       	std	Y+25, r24	; 0x19
    6c38:	9a 8f       	std	Y+26, r25	; 0x1a
    6c3a:	ab 8f       	std	Y+27, r26	; 0x1b
    6c3c:	bc 8f       	std	Y+28, r27	; 0x1c
    6c3e:	bc 01       	movw	r22, r24
    6c40:	cd 01       	movw	r24, r26
    6c42:	29 a1       	ldd	r18, Y+33	; 0x21
    6c44:	3a a1       	ldd	r19, Y+34	; 0x22
    6c46:	4b a1       	ldd	r20, Y+35	; 0x23
    6c48:	5c a1       	ldd	r21, Y+36	; 0x24
    6c4a:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    6c4e:	3b 01       	movw	r6, r22
    6c50:	4c 01       	movw	r8, r24
    6c52:	29 a4       	ldd	r2, Y+41	; 0x29
    6c54:	3a a4       	ldd	r3, Y+42	; 0x2a
    6c56:	4b a4       	ldd	r4, Y+43	; 0x2b
    6c58:	5c a4       	ldd	r5, Y+44	; 0x2c
    6c5a:	d1 01       	movw	r26, r2
    6c5c:	99 27       	eor	r25, r25
    6c5e:	88 27       	eor	r24, r24
    6c60:	2d a0       	ldd	r2, Y+37	; 0x25
    6c62:	3e a0       	ldd	r3, Y+38	; 0x26
    6c64:	4f a0       	ldd	r4, Y+39	; 0x27
    6c66:	58 a4       	ldd	r5, Y+40	; 0x28
    6c68:	92 01       	movw	r18, r4
    6c6a:	44 27       	eor	r20, r20
    6c6c:	55 27       	eor	r21, r21
    6c6e:	82 2b       	or	r24, r18
    6c70:	93 2b       	or	r25, r19
    6c72:	a4 2b       	or	r26, r20
    6c74:	b5 2b       	or	r27, r21
    6c76:	86 15       	cp	r24, r6
    6c78:	97 05       	cpc	r25, r7
    6c7a:	a8 05       	cpc	r26, r8
    6c7c:	b9 05       	cpc	r27, r9
    6c7e:	30 f5       	brcc	.+76     	; 0x6ccc <__udivdi3+0x70c>
    6c80:	29 8d       	ldd	r18, Y+25	; 0x19
    6c82:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6c84:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6c86:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6c88:	21 50       	subi	r18, 0x01	; 1
    6c8a:	30 40       	sbci	r19, 0x00	; 0
    6c8c:	40 40       	sbci	r20, 0x00	; 0
    6c8e:	50 40       	sbci	r21, 0x00	; 0
    6c90:	29 8f       	std	Y+25, r18	; 0x19
    6c92:	3a 8f       	std	Y+26, r19	; 0x1a
    6c94:	4b 8f       	std	Y+27, r20	; 0x1b
    6c96:	5c 8f       	std	Y+28, r21	; 0x1c
    6c98:	8e 0d       	add	r24, r14
    6c9a:	9f 1d       	adc	r25, r15
    6c9c:	a0 1f       	adc	r26, r16
    6c9e:	b1 1f       	adc	r27, r17
    6ca0:	8e 15       	cp	r24, r14
    6ca2:	9f 05       	cpc	r25, r15
    6ca4:	a0 07       	cpc	r26, r16
    6ca6:	b1 07       	cpc	r27, r17
    6ca8:	88 f0       	brcs	.+34     	; 0x6ccc <__udivdi3+0x70c>
    6caa:	86 15       	cp	r24, r6
    6cac:	97 05       	cpc	r25, r7
    6cae:	a8 05       	cpc	r26, r8
    6cb0:	b9 05       	cpc	r27, r9
    6cb2:	60 f4       	brcc	.+24     	; 0x6ccc <__udivdi3+0x70c>
    6cb4:	21 50       	subi	r18, 0x01	; 1
    6cb6:	30 40       	sbci	r19, 0x00	; 0
    6cb8:	40 40       	sbci	r20, 0x00	; 0
    6cba:	50 40       	sbci	r21, 0x00	; 0
    6cbc:	29 8f       	std	Y+25, r18	; 0x19
    6cbe:	3a 8f       	std	Y+26, r19	; 0x1a
    6cc0:	4b 8f       	std	Y+27, r20	; 0x1b
    6cc2:	5c 8f       	std	Y+28, r21	; 0x1c
    6cc4:	8e 0d       	add	r24, r14
    6cc6:	9f 1d       	adc	r25, r15
    6cc8:	a0 1f       	adc	r26, r16
    6cca:	b1 1f       	adc	r27, r17
    6ccc:	ac 01       	movw	r20, r24
    6cce:	bd 01       	movw	r22, r26
    6cd0:	46 19       	sub	r20, r6
    6cd2:	57 09       	sbc	r21, r7
    6cd4:	68 09       	sbc	r22, r8
    6cd6:	79 09       	sbc	r23, r9
    6cd8:	3a 01       	movw	r6, r20
    6cda:	4b 01       	movw	r8, r22
    6cdc:	cb 01       	movw	r24, r22
    6cde:	ba 01       	movw	r22, r20
    6ce0:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6ce2:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6ce4:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6ce6:	58 a1       	ldd	r21, Y+32	; 0x20
    6ce8:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    6cec:	52 2e       	mov	r5, r18
    6cee:	43 2e       	mov	r4, r19
    6cf0:	34 2e       	mov	r3, r20
    6cf2:	25 2e       	mov	r2, r21
    6cf4:	69 a7       	std	Y+41, r22	; 0x29
    6cf6:	7a a7       	std	Y+42, r23	; 0x2a
    6cf8:	8b a7       	std	Y+43, r24	; 0x2b
    6cfa:	9c a7       	std	Y+44, r25	; 0x2c
    6cfc:	c4 01       	movw	r24, r8
    6cfe:	b3 01       	movw	r22, r6
    6d00:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6d02:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6d04:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6d06:	58 a1       	ldd	r21, Y+32	; 0x20
    6d08:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    6d0c:	65 2c       	mov	r6, r5
    6d0e:	74 2c       	mov	r7, r4
    6d10:	83 2c       	mov	r8, r3
    6d12:	92 2c       	mov	r9, r2
    6d14:	c4 01       	movw	r24, r8
    6d16:	b3 01       	movw	r22, r6
    6d18:	29 a1       	ldd	r18, Y+33	; 0x21
    6d1a:	3a a1       	ldd	r19, Y+34	; 0x22
    6d1c:	4b a1       	ldd	r20, Y+35	; 0x23
    6d1e:	5c a1       	ldd	r21, Y+36	; 0x24
    6d20:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    6d24:	1b 01       	movw	r2, r22
    6d26:	2c 01       	movw	r4, r24
    6d28:	69 a5       	ldd	r22, Y+41	; 0x29
    6d2a:	7a a5       	ldd	r23, Y+42	; 0x2a
    6d2c:	8b a5       	ldd	r24, Y+43	; 0x2b
    6d2e:	9c a5       	ldd	r25, Y+44	; 0x2c
    6d30:	ab 01       	movw	r20, r22
    6d32:	33 27       	eor	r19, r19
    6d34:	22 27       	eor	r18, r18
    6d36:	8d a1       	ldd	r24, Y+37	; 0x25
    6d38:	9e a1       	ldd	r25, Y+38	; 0x26
    6d3a:	af a1       	ldd	r26, Y+39	; 0x27
    6d3c:	b8 a5       	ldd	r27, Y+40	; 0x28
    6d3e:	a0 70       	andi	r26, 0x00	; 0
    6d40:	b0 70       	andi	r27, 0x00	; 0
    6d42:	28 2b       	or	r18, r24
    6d44:	39 2b       	or	r19, r25
    6d46:	4a 2b       	or	r20, r26
    6d48:	5b 2b       	or	r21, r27
    6d4a:	22 15       	cp	r18, r2
    6d4c:	33 05       	cpc	r19, r3
    6d4e:	44 05       	cpc	r20, r4
    6d50:	55 05       	cpc	r21, r5
    6d52:	c0 f4       	brcc	.+48     	; 0x6d84 <__udivdi3+0x7c4>
    6d54:	08 94       	sec
    6d56:	61 08       	sbc	r6, r1
    6d58:	71 08       	sbc	r7, r1
    6d5a:	81 08       	sbc	r8, r1
    6d5c:	91 08       	sbc	r9, r1
    6d5e:	2e 0d       	add	r18, r14
    6d60:	3f 1d       	adc	r19, r15
    6d62:	40 1f       	adc	r20, r16
    6d64:	51 1f       	adc	r21, r17
    6d66:	2e 15       	cp	r18, r14
    6d68:	3f 05       	cpc	r19, r15
    6d6a:	40 07       	cpc	r20, r16
    6d6c:	51 07       	cpc	r21, r17
    6d6e:	50 f0       	brcs	.+20     	; 0x6d84 <__udivdi3+0x7c4>
    6d70:	22 15       	cp	r18, r2
    6d72:	33 05       	cpc	r19, r3
    6d74:	44 05       	cpc	r20, r4
    6d76:	55 05       	cpc	r21, r5
    6d78:	28 f4       	brcc	.+10     	; 0x6d84 <__udivdi3+0x7c4>
    6d7a:	08 94       	sec
    6d7c:	61 08       	sbc	r6, r1
    6d7e:	71 08       	sbc	r7, r1
    6d80:	81 08       	sbc	r8, r1
    6d82:	91 08       	sbc	r9, r1
    6d84:	89 8d       	ldd	r24, Y+25	; 0x19
    6d86:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6d88:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6d8a:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6d8c:	8c 01       	movw	r16, r24
    6d8e:	ff 24       	eor	r15, r15
    6d90:	ee 24       	eor	r14, r14
    6d92:	e6 28       	or	r14, r6
    6d94:	f7 28       	or	r15, r7
    6d96:	08 29       	or	r16, r8
    6d98:	19 29       	or	r17, r9
    6d9a:	4d c2       	rjmp	.+1178   	; 0x7236 <__udivdi3+0xc76>
    6d9c:	a2 16       	cp	r10, r18
    6d9e:	b3 06       	cpc	r11, r19
    6da0:	c4 06       	cpc	r12, r20
    6da2:	d5 06       	cpc	r13, r21
    6da4:	08 f4       	brcc	.+2      	; 0x6da8 <__udivdi3+0x7e8>
    6da6:	34 c2       	rjmp	.+1128   	; 0x7210 <__udivdi3+0xc50>
    6da8:	20 30       	cpi	r18, 0x00	; 0
    6daa:	90 e0       	ldi	r25, 0x00	; 0
    6dac:	39 07       	cpc	r19, r25
    6dae:	91 e0       	ldi	r25, 0x01	; 1
    6db0:	49 07       	cpc	r20, r25
    6db2:	90 e0       	ldi	r25, 0x00	; 0
    6db4:	59 07       	cpc	r21, r25
    6db6:	50 f4       	brcc	.+20     	; 0x6dcc <__udivdi3+0x80c>
    6db8:	2f 3f       	cpi	r18, 0xFF	; 255
    6dba:	31 05       	cpc	r19, r1
    6dbc:	41 05       	cpc	r20, r1
    6dbe:	51 05       	cpc	r21, r1
    6dc0:	09 f0       	breq	.+2      	; 0x6dc4 <__udivdi3+0x804>
    6dc2:	90 f4       	brcc	.+36     	; 0x6de8 <__udivdi3+0x828>
    6dc4:	66 24       	eor	r6, r6
    6dc6:	77 24       	eor	r7, r7
    6dc8:	43 01       	movw	r8, r6
    6dca:	19 c0       	rjmp	.+50     	; 0x6dfe <__udivdi3+0x83e>
    6dcc:	20 30       	cpi	r18, 0x00	; 0
    6dce:	a0 e0       	ldi	r26, 0x00	; 0
    6dd0:	3a 07       	cpc	r19, r26
    6dd2:	a0 e0       	ldi	r26, 0x00	; 0
    6dd4:	4a 07       	cpc	r20, r26
    6dd6:	a1 e0       	ldi	r26, 0x01	; 1
    6dd8:	5a 07       	cpc	r21, r26
    6dda:	60 f4       	brcc	.+24     	; 0x6df4 <__udivdi3+0x834>
    6ddc:	90 e1       	ldi	r25, 0x10	; 16
    6dde:	69 2e       	mov	r6, r25
    6de0:	71 2c       	mov	r7, r1
    6de2:	81 2c       	mov	r8, r1
    6de4:	91 2c       	mov	r9, r1
    6de6:	0b c0       	rjmp	.+22     	; 0x6dfe <__udivdi3+0x83e>
    6de8:	88 e0       	ldi	r24, 0x08	; 8
    6dea:	68 2e       	mov	r6, r24
    6dec:	71 2c       	mov	r7, r1
    6dee:	81 2c       	mov	r8, r1
    6df0:	91 2c       	mov	r9, r1
    6df2:	05 c0       	rjmp	.+10     	; 0x6dfe <__udivdi3+0x83e>
    6df4:	b8 e1       	ldi	r27, 0x18	; 24
    6df6:	6b 2e       	mov	r6, r27
    6df8:	71 2c       	mov	r7, r1
    6dfa:	81 2c       	mov	r8, r1
    6dfc:	91 2c       	mov	r9, r1
    6dfe:	da 01       	movw	r26, r20
    6e00:	c9 01       	movw	r24, r18
    6e02:	06 2c       	mov	r0, r6
    6e04:	04 c0       	rjmp	.+8      	; 0x6e0e <__udivdi3+0x84e>
    6e06:	b6 95       	lsr	r27
    6e08:	a7 95       	ror	r26
    6e0a:	97 95       	ror	r25
    6e0c:	87 95       	ror	r24
    6e0e:	0a 94       	dec	r0
    6e10:	d2 f7       	brpl	.-12     	; 0x6e06 <__udivdi3+0x846>
    6e12:	82 51       	subi	r24, 0x12	; 18
    6e14:	9e 4f       	sbci	r25, 0xFE	; 254
    6e16:	fc 01       	movw	r30, r24
    6e18:	80 81       	ld	r24, Z
    6e1a:	68 0e       	add	r6, r24
    6e1c:	71 1c       	adc	r7, r1
    6e1e:	81 1c       	adc	r8, r1
    6e20:	91 1c       	adc	r9, r1
    6e22:	80 e2       	ldi	r24, 0x20	; 32
    6e24:	90 e0       	ldi	r25, 0x00	; 0
    6e26:	a0 e0       	ldi	r26, 0x00	; 0
    6e28:	b0 e0       	ldi	r27, 0x00	; 0
    6e2a:	86 19       	sub	r24, r6
    6e2c:	97 09       	sbc	r25, r7
    6e2e:	a8 09       	sbc	r26, r8
    6e30:	b9 09       	sbc	r27, r9
    6e32:	89 f4       	brne	.+34     	; 0x6e56 <__udivdi3+0x896>
    6e34:	2a 15       	cp	r18, r10
    6e36:	3b 05       	cpc	r19, r11
    6e38:	4c 05       	cpc	r20, r12
    6e3a:	5d 05       	cpc	r21, r13
    6e3c:	08 f4       	brcc	.+2      	; 0x6e40 <__udivdi3+0x880>
    6e3e:	ef c1       	rjmp	.+990    	; 0x721e <__udivdi3+0xc5e>
    6e40:	2d a0       	ldd	r2, Y+37	; 0x25
    6e42:	3e a0       	ldd	r3, Y+38	; 0x26
    6e44:	4f a0       	ldd	r4, Y+39	; 0x27
    6e46:	58 a4       	ldd	r5, Y+40	; 0x28
    6e48:	2e 14       	cp	r2, r14
    6e4a:	3f 04       	cpc	r3, r15
    6e4c:	40 06       	cpc	r4, r16
    6e4e:	51 06       	cpc	r5, r17
    6e50:	08 f0       	brcs	.+2      	; 0x6e54 <__udivdi3+0x894>
    6e52:	e5 c1       	rjmp	.+970    	; 0x721e <__udivdi3+0xc5e>
    6e54:	dd c1       	rjmp	.+954    	; 0x7210 <__udivdi3+0xc50>
    6e56:	89 a7       	std	Y+41, r24	; 0x29
    6e58:	19 01       	movw	r2, r18
    6e5a:	2a 01       	movw	r4, r20
    6e5c:	04 c0       	rjmp	.+8      	; 0x6e66 <__udivdi3+0x8a6>
    6e5e:	22 0c       	add	r2, r2
    6e60:	33 1c       	adc	r3, r3
    6e62:	44 1c       	adc	r4, r4
    6e64:	55 1c       	adc	r5, r5
    6e66:	8a 95       	dec	r24
    6e68:	d2 f7       	brpl	.-12     	; 0x6e5e <__udivdi3+0x89e>
    6e6a:	d8 01       	movw	r26, r16
    6e6c:	c7 01       	movw	r24, r14
    6e6e:	06 2c       	mov	r0, r6
    6e70:	04 c0       	rjmp	.+8      	; 0x6e7a <__udivdi3+0x8ba>
    6e72:	b6 95       	lsr	r27
    6e74:	a7 95       	ror	r26
    6e76:	97 95       	ror	r25
    6e78:	87 95       	ror	r24
    6e7a:	0a 94       	dec	r0
    6e7c:	d2 f7       	brpl	.-12     	; 0x6e72 <__udivdi3+0x8b2>
    6e7e:	28 2a       	or	r2, r24
    6e80:	39 2a       	or	r3, r25
    6e82:	4a 2a       	or	r4, r26
    6e84:	5b 2a       	or	r5, r27
    6e86:	a8 01       	movw	r20, r16
    6e88:	97 01       	movw	r18, r14
    6e8a:	09 a4       	ldd	r0, Y+41	; 0x29
    6e8c:	04 c0       	rjmp	.+8      	; 0x6e96 <__udivdi3+0x8d6>
    6e8e:	22 0f       	add	r18, r18
    6e90:	33 1f       	adc	r19, r19
    6e92:	44 1f       	adc	r20, r20
    6e94:	55 1f       	adc	r21, r21
    6e96:	0a 94       	dec	r0
    6e98:	d2 f7       	brpl	.-12     	; 0x6e8e <__udivdi3+0x8ce>
    6e9a:	29 ab       	std	Y+49, r18	; 0x31
    6e9c:	3a ab       	std	Y+50, r19	; 0x32
    6e9e:	4b ab       	std	Y+51, r20	; 0x33
    6ea0:	5c ab       	std	Y+52, r21	; 0x34
    6ea2:	86 01       	movw	r16, r12
    6ea4:	75 01       	movw	r14, r10
    6ea6:	06 2c       	mov	r0, r6
    6ea8:	04 c0       	rjmp	.+8      	; 0x6eb2 <__udivdi3+0x8f2>
    6eaa:	16 95       	lsr	r17
    6eac:	07 95       	ror	r16
    6eae:	f7 94       	ror	r15
    6eb0:	e7 94       	ror	r14
    6eb2:	0a 94       	dec	r0
    6eb4:	d2 f7       	brpl	.-12     	; 0x6eaa <__udivdi3+0x8ea>
    6eb6:	b6 01       	movw	r22, r12
    6eb8:	a5 01       	movw	r20, r10
    6eba:	09 a4       	ldd	r0, Y+41	; 0x29
    6ebc:	04 c0       	rjmp	.+8      	; 0x6ec6 <__udivdi3+0x906>
    6ebe:	44 0f       	add	r20, r20
    6ec0:	55 1f       	adc	r21, r21
    6ec2:	66 1f       	adc	r22, r22
    6ec4:	77 1f       	adc	r23, r23
    6ec6:	0a 94       	dec	r0
    6ec8:	d2 f7       	brpl	.-12     	; 0x6ebe <__udivdi3+0x8fe>
    6eca:	4d 8f       	std	Y+29, r20	; 0x1d
    6ecc:	5e 8f       	std	Y+30, r21	; 0x1e
    6ece:	6f 8f       	std	Y+31, r22	; 0x1f
    6ed0:	78 a3       	std	Y+32, r23	; 0x20
    6ed2:	6d a1       	ldd	r22, Y+37	; 0x25
    6ed4:	7e a1       	ldd	r23, Y+38	; 0x26
    6ed6:	8f a1       	ldd	r24, Y+39	; 0x27
    6ed8:	98 a5       	ldd	r25, Y+40	; 0x28
    6eda:	04 c0       	rjmp	.+8      	; 0x6ee4 <__udivdi3+0x924>
    6edc:	96 95       	lsr	r25
    6ede:	87 95       	ror	r24
    6ee0:	77 95       	ror	r23
    6ee2:	67 95       	ror	r22
    6ee4:	6a 94       	dec	r6
    6ee6:	d2 f7       	brpl	.-12     	; 0x6edc <__udivdi3+0x91c>
    6ee8:	3b 01       	movw	r6, r22
    6eea:	4c 01       	movw	r8, r24
    6eec:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6eee:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6ef0:	af 8d       	ldd	r26, Y+31	; 0x1f
    6ef2:	b8 a1       	ldd	r27, Y+32	; 0x20
    6ef4:	86 29       	or	r24, r6
    6ef6:	97 29       	or	r25, r7
    6ef8:	a8 29       	or	r26, r8
    6efa:	b9 29       	or	r27, r9
    6efc:	8d 8f       	std	Y+29, r24	; 0x1d
    6efe:	9e 8f       	std	Y+30, r25	; 0x1e
    6f00:	af 8f       	std	Y+31, r26	; 0x1f
    6f02:	b8 a3       	std	Y+32, r27	; 0x20
    6f04:	52 01       	movw	r10, r4
    6f06:	cc 24       	eor	r12, r12
    6f08:	dd 24       	eor	r13, r13
    6f0a:	a9 a2       	std	Y+33, r10	; 0x21
    6f0c:	ba a2       	std	Y+34, r11	; 0x22
    6f0e:	cb a2       	std	Y+35, r12	; 0x23
    6f10:	dc a2       	std	Y+36, r13	; 0x24
    6f12:	a2 01       	movw	r20, r4
    6f14:	91 01       	movw	r18, r2
    6f16:	40 70       	andi	r20, 0x00	; 0
    6f18:	50 70       	andi	r21, 0x00	; 0
    6f1a:	2d ab       	std	Y+53, r18	; 0x35
    6f1c:	3e ab       	std	Y+54, r19	; 0x36
    6f1e:	4f ab       	std	Y+55, r20	; 0x37
    6f20:	58 af       	std	Y+56, r21	; 0x38
    6f22:	c8 01       	movw	r24, r16
    6f24:	b7 01       	movw	r22, r14
    6f26:	a6 01       	movw	r20, r12
    6f28:	95 01       	movw	r18, r10
    6f2a:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    6f2e:	62 2e       	mov	r6, r18
    6f30:	a3 2e       	mov	r10, r19
    6f32:	d4 2e       	mov	r13, r20
    6f34:	c5 2e       	mov	r12, r21
    6f36:	6d a7       	std	Y+45, r22	; 0x2d
    6f38:	7e a7       	std	Y+46, r23	; 0x2e
    6f3a:	8f a7       	std	Y+47, r24	; 0x2f
    6f3c:	98 ab       	std	Y+48, r25	; 0x30
    6f3e:	c8 01       	movw	r24, r16
    6f40:	b7 01       	movw	r22, r14
    6f42:	29 a1       	ldd	r18, Y+33	; 0x21
    6f44:	3a a1       	ldd	r19, Y+34	; 0x22
    6f46:	4b a1       	ldd	r20, Y+35	; 0x23
    6f48:	5c a1       	ldd	r21, Y+36	; 0x24
    6f4a:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    6f4e:	e6 2c       	mov	r14, r6
    6f50:	fa 2c       	mov	r15, r10
    6f52:	0d 2d       	mov	r16, r13
    6f54:	1c 2d       	mov	r17, r12
    6f56:	e9 8e       	std	Y+25, r14	; 0x19
    6f58:	fa 8e       	std	Y+26, r15	; 0x1a
    6f5a:	0b 8f       	std	Y+27, r16	; 0x1b
    6f5c:	1c 8f       	std	Y+28, r17	; 0x1c
    6f5e:	c8 01       	movw	r24, r16
    6f60:	b7 01       	movw	r22, r14
    6f62:	2d a9       	ldd	r18, Y+53	; 0x35
    6f64:	3e a9       	ldd	r19, Y+54	; 0x36
    6f66:	4f a9       	ldd	r20, Y+55	; 0x37
    6f68:	58 ad       	ldd	r21, Y+56	; 0x38
    6f6a:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    6f6e:	ad a4       	ldd	r10, Y+45	; 0x2d
    6f70:	be a4       	ldd	r11, Y+46	; 0x2e
    6f72:	cf a4       	ldd	r12, Y+47	; 0x2f
    6f74:	d8 a8       	ldd	r13, Y+48	; 0x30
    6f76:	85 01       	movw	r16, r10
    6f78:	ff 24       	eor	r15, r15
    6f7a:	ee 24       	eor	r14, r14
    6f7c:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6f7e:	be 8c       	ldd	r11, Y+30	; 0x1e
    6f80:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6f82:	d8 a0       	ldd	r13, Y+32	; 0x20
    6f84:	96 01       	movw	r18, r12
    6f86:	44 27       	eor	r20, r20
    6f88:	55 27       	eor	r21, r21
    6f8a:	e2 2a       	or	r14, r18
    6f8c:	f3 2a       	or	r15, r19
    6f8e:	04 2b       	or	r16, r20
    6f90:	15 2b       	or	r17, r21
    6f92:	e6 16       	cp	r14, r22
    6f94:	f7 06       	cpc	r15, r23
    6f96:	08 07       	cpc	r16, r24
    6f98:	19 07       	cpc	r17, r25
    6f9a:	30 f5       	brcc	.+76     	; 0x6fe8 <__udivdi3+0xa28>
    6f9c:	29 8d       	ldd	r18, Y+25	; 0x19
    6f9e:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6fa0:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6fa2:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6fa4:	21 50       	subi	r18, 0x01	; 1
    6fa6:	30 40       	sbci	r19, 0x00	; 0
    6fa8:	40 40       	sbci	r20, 0x00	; 0
    6faa:	50 40       	sbci	r21, 0x00	; 0
    6fac:	29 8f       	std	Y+25, r18	; 0x19
    6fae:	3a 8f       	std	Y+26, r19	; 0x1a
    6fb0:	4b 8f       	std	Y+27, r20	; 0x1b
    6fb2:	5c 8f       	std	Y+28, r21	; 0x1c
    6fb4:	e2 0c       	add	r14, r2
    6fb6:	f3 1c       	adc	r15, r3
    6fb8:	04 1d       	adc	r16, r4
    6fba:	15 1d       	adc	r17, r5
    6fbc:	e2 14       	cp	r14, r2
    6fbe:	f3 04       	cpc	r15, r3
    6fc0:	04 05       	cpc	r16, r4
    6fc2:	15 05       	cpc	r17, r5
    6fc4:	88 f0       	brcs	.+34     	; 0x6fe8 <__udivdi3+0xa28>
    6fc6:	e6 16       	cp	r14, r22
    6fc8:	f7 06       	cpc	r15, r23
    6fca:	08 07       	cpc	r16, r24
    6fcc:	19 07       	cpc	r17, r25
    6fce:	60 f4       	brcc	.+24     	; 0x6fe8 <__udivdi3+0xa28>
    6fd0:	21 50       	subi	r18, 0x01	; 1
    6fd2:	30 40       	sbci	r19, 0x00	; 0
    6fd4:	40 40       	sbci	r20, 0x00	; 0
    6fd6:	50 40       	sbci	r21, 0x00	; 0
    6fd8:	29 8f       	std	Y+25, r18	; 0x19
    6fda:	3a 8f       	std	Y+26, r19	; 0x1a
    6fdc:	4b 8f       	std	Y+27, r20	; 0x1b
    6fde:	5c 8f       	std	Y+28, r21	; 0x1c
    6fe0:	e2 0c       	add	r14, r2
    6fe2:	f3 1c       	adc	r15, r3
    6fe4:	04 1d       	adc	r16, r4
    6fe6:	15 1d       	adc	r17, r5
    6fe8:	e6 1a       	sub	r14, r22
    6fea:	f7 0a       	sbc	r15, r23
    6fec:	08 0b       	sbc	r16, r24
    6fee:	19 0b       	sbc	r17, r25
    6ff0:	c8 01       	movw	r24, r16
    6ff2:	b7 01       	movw	r22, r14
    6ff4:	29 a1       	ldd	r18, Y+33	; 0x21
    6ff6:	3a a1       	ldd	r19, Y+34	; 0x22
    6ff8:	4b a1       	ldd	r20, Y+35	; 0x23
    6ffa:	5c a1       	ldd	r21, Y+36	; 0x24
    6ffc:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    7000:	a2 2e       	mov	r10, r18
    7002:	d3 2e       	mov	r13, r19
    7004:	c4 2e       	mov	r12, r20
    7006:	b5 2e       	mov	r11, r21
    7008:	6d a7       	std	Y+45, r22	; 0x2d
    700a:	7e a7       	std	Y+46, r23	; 0x2e
    700c:	8f a7       	std	Y+47, r24	; 0x2f
    700e:	98 ab       	std	Y+48, r25	; 0x30
    7010:	c8 01       	movw	r24, r16
    7012:	b7 01       	movw	r22, r14
    7014:	29 a1       	ldd	r18, Y+33	; 0x21
    7016:	3a a1       	ldd	r19, Y+34	; 0x22
    7018:	4b a1       	ldd	r20, Y+35	; 0x23
    701a:	5c a1       	ldd	r21, Y+36	; 0x24
    701c:	0e 94 8f 40 	call	0x811e	; 0x811e <__udivmodsi4>
    7020:	6a 2c       	mov	r6, r10
    7022:	7d 2c       	mov	r7, r13
    7024:	8c 2c       	mov	r8, r12
    7026:	9b 2c       	mov	r9, r11
    7028:	c4 01       	movw	r24, r8
    702a:	b3 01       	movw	r22, r6
    702c:	2d a9       	ldd	r18, Y+53	; 0x35
    702e:	3e a9       	ldd	r19, Y+54	; 0x36
    7030:	4f a9       	ldd	r20, Y+55	; 0x37
    7032:	58 ad       	ldd	r21, Y+56	; 0x38
    7034:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    7038:	9b 01       	movw	r18, r22
    703a:	ac 01       	movw	r20, r24
    703c:	ad a4       	ldd	r10, Y+45	; 0x2d
    703e:	be a4       	ldd	r11, Y+46	; 0x2e
    7040:	cf a4       	ldd	r12, Y+47	; 0x2f
    7042:	d8 a8       	ldd	r13, Y+48	; 0x30
    7044:	d5 01       	movw	r26, r10
    7046:	99 27       	eor	r25, r25
    7048:	88 27       	eor	r24, r24
    704a:	ad 8c       	ldd	r10, Y+29	; 0x1d
    704c:	be 8c       	ldd	r11, Y+30	; 0x1e
    704e:	cf 8c       	ldd	r12, Y+31	; 0x1f
    7050:	d8 a0       	ldd	r13, Y+32	; 0x20
    7052:	6f ef       	ldi	r22, 0xFF	; 255
    7054:	e6 2e       	mov	r14, r22
    7056:	6f ef       	ldi	r22, 0xFF	; 255
    7058:	f6 2e       	mov	r15, r22
    705a:	01 2d       	mov	r16, r1
    705c:	11 2d       	mov	r17, r1
    705e:	ae 20       	and	r10, r14
    7060:	bf 20       	and	r11, r15
    7062:	c0 22       	and	r12, r16
    7064:	d1 22       	and	r13, r17
    7066:	8a 29       	or	r24, r10
    7068:	9b 29       	or	r25, r11
    706a:	ac 29       	or	r26, r12
    706c:	bd 29       	or	r27, r13
    706e:	82 17       	cp	r24, r18
    7070:	93 07       	cpc	r25, r19
    7072:	a4 07       	cpc	r26, r20
    7074:	b5 07       	cpc	r27, r21
    7076:	e0 f4       	brcc	.+56     	; 0x70b0 <__udivdi3+0xaf0>
    7078:	08 94       	sec
    707a:	61 08       	sbc	r6, r1
    707c:	71 08       	sbc	r7, r1
    707e:	81 08       	sbc	r8, r1
    7080:	91 08       	sbc	r9, r1
    7082:	82 0d       	add	r24, r2
    7084:	93 1d       	adc	r25, r3
    7086:	a4 1d       	adc	r26, r4
    7088:	b5 1d       	adc	r27, r5
    708a:	82 15       	cp	r24, r2
    708c:	93 05       	cpc	r25, r3
    708e:	a4 05       	cpc	r26, r4
    7090:	b5 05       	cpc	r27, r5
    7092:	70 f0       	brcs	.+28     	; 0x70b0 <__udivdi3+0xaf0>
    7094:	82 17       	cp	r24, r18
    7096:	93 07       	cpc	r25, r19
    7098:	a4 07       	cpc	r26, r20
    709a:	b5 07       	cpc	r27, r21
    709c:	48 f4       	brcc	.+18     	; 0x70b0 <__udivdi3+0xaf0>
    709e:	08 94       	sec
    70a0:	61 08       	sbc	r6, r1
    70a2:	71 08       	sbc	r7, r1
    70a4:	81 08       	sbc	r8, r1
    70a6:	91 08       	sbc	r9, r1
    70a8:	82 0d       	add	r24, r2
    70aa:	93 1d       	adc	r25, r3
    70ac:	a4 1d       	adc	r26, r4
    70ae:	b5 1d       	adc	r27, r5
    70b0:	1c 01       	movw	r2, r24
    70b2:	2d 01       	movw	r4, r26
    70b4:	22 1a       	sub	r2, r18
    70b6:	33 0a       	sbc	r3, r19
    70b8:	44 0a       	sbc	r4, r20
    70ba:	55 0a       	sbc	r5, r21
    70bc:	2d 8e       	std	Y+29, r2	; 0x1d
    70be:	3e 8e       	std	Y+30, r3	; 0x1e
    70c0:	4f 8e       	std	Y+31, r4	; 0x1f
    70c2:	58 a2       	std	Y+32, r5	; 0x20
    70c4:	a9 8c       	ldd	r10, Y+25	; 0x19
    70c6:	ba 8c       	ldd	r11, Y+26	; 0x1a
    70c8:	cb 8c       	ldd	r12, Y+27	; 0x1b
    70ca:	dc 8c       	ldd	r13, Y+28	; 0x1c
    70cc:	85 01       	movw	r16, r10
    70ce:	ff 24       	eor	r15, r15
    70d0:	ee 24       	eor	r14, r14
    70d2:	e6 28       	or	r14, r6
    70d4:	f7 28       	or	r15, r7
    70d6:	08 29       	or	r16, r8
    70d8:	19 29       	or	r17, r9
    70da:	af ef       	ldi	r26, 0xFF	; 255
    70dc:	aa 2e       	mov	r10, r26
    70de:	af ef       	ldi	r26, 0xFF	; 255
    70e0:	ba 2e       	mov	r11, r26
    70e2:	c1 2c       	mov	r12, r1
    70e4:	d1 2c       	mov	r13, r1
    70e6:	ae 20       	and	r10, r14
    70e8:	bf 20       	and	r11, r15
    70ea:	c0 22       	and	r12, r16
    70ec:	d1 22       	and	r13, r17
    70ee:	18 01       	movw	r2, r16
    70f0:	44 24       	eor	r4, r4
    70f2:	55 24       	eor	r5, r5
    70f4:	69 a8       	ldd	r6, Y+49	; 0x31
    70f6:	7a a8       	ldd	r7, Y+50	; 0x32
    70f8:	8b a8       	ldd	r8, Y+51	; 0x33
    70fa:	9c a8       	ldd	r9, Y+52	; 0x34
    70fc:	2f ef       	ldi	r18, 0xFF	; 255
    70fe:	3f ef       	ldi	r19, 0xFF	; 255
    7100:	40 e0       	ldi	r20, 0x00	; 0
    7102:	50 e0       	ldi	r21, 0x00	; 0
    7104:	62 22       	and	r6, r18
    7106:	73 22       	and	r7, r19
    7108:	84 22       	and	r8, r20
    710a:	95 22       	and	r9, r21
    710c:	69 a9       	ldd	r22, Y+49	; 0x31
    710e:	7a a9       	ldd	r23, Y+50	; 0x32
    7110:	8b a9       	ldd	r24, Y+51	; 0x33
    7112:	9c a9       	ldd	r25, Y+52	; 0x34
    7114:	ac 01       	movw	r20, r24
    7116:	66 27       	eor	r22, r22
    7118:	77 27       	eor	r23, r23
    711a:	49 8f       	std	Y+25, r20	; 0x19
    711c:	5a 8f       	std	Y+26, r21	; 0x1a
    711e:	6b 8f       	std	Y+27, r22	; 0x1b
    7120:	7c 8f       	std	Y+28, r23	; 0x1c
    7122:	c6 01       	movw	r24, r12
    7124:	b5 01       	movw	r22, r10
    7126:	a4 01       	movw	r20, r8
    7128:	93 01       	movw	r18, r6
    712a:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    712e:	69 a3       	std	Y+33, r22	; 0x21
    7130:	7a a3       	std	Y+34, r23	; 0x22
    7132:	8b a3       	std	Y+35, r24	; 0x23
    7134:	9c a3       	std	Y+36, r25	; 0x24
    7136:	c6 01       	movw	r24, r12
    7138:	b5 01       	movw	r22, r10
    713a:	29 8d       	ldd	r18, Y+25	; 0x19
    713c:	3a 8d       	ldd	r19, Y+26	; 0x1a
    713e:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7140:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7142:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    7146:	5b 01       	movw	r10, r22
    7148:	6c 01       	movw	r12, r24
    714a:	c2 01       	movw	r24, r4
    714c:	b1 01       	movw	r22, r2
    714e:	a4 01       	movw	r20, r8
    7150:	93 01       	movw	r18, r6
    7152:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    7156:	3b 01       	movw	r6, r22
    7158:	4c 01       	movw	r8, r24
    715a:	c2 01       	movw	r24, r4
    715c:	b1 01       	movw	r22, r2
    715e:	29 8d       	ldd	r18, Y+25	; 0x19
    7160:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7162:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7164:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7166:	0e 94 5c 40 	call	0x80b8	; 0x80b8 <__mulsi3>
    716a:	9b 01       	movw	r18, r22
    716c:	ac 01       	movw	r20, r24
    716e:	a6 0c       	add	r10, r6
    7170:	b7 1c       	adc	r11, r7
    7172:	c8 1c       	adc	r12, r8
    7174:	d9 1c       	adc	r13, r9
    7176:	29 a0       	ldd	r2, Y+33	; 0x21
    7178:	3a a0       	ldd	r3, Y+34	; 0x22
    717a:	4b a0       	ldd	r4, Y+35	; 0x23
    717c:	5c a0       	ldd	r5, Y+36	; 0x24
    717e:	c2 01       	movw	r24, r4
    7180:	aa 27       	eor	r26, r26
    7182:	bb 27       	eor	r27, r27
    7184:	a8 0e       	add	r10, r24
    7186:	b9 1e       	adc	r11, r25
    7188:	ca 1e       	adc	r12, r26
    718a:	db 1e       	adc	r13, r27
    718c:	a6 14       	cp	r10, r6
    718e:	b7 04       	cpc	r11, r7
    7190:	c8 04       	cpc	r12, r8
    7192:	d9 04       	cpc	r13, r9
    7194:	20 f4       	brcc	.+8      	; 0x719e <__udivdi3+0xbde>
    7196:	20 50       	subi	r18, 0x00	; 0
    7198:	30 40       	sbci	r19, 0x00	; 0
    719a:	4f 4f       	sbci	r20, 0xFF	; 255
    719c:	5f 4f       	sbci	r21, 0xFF	; 255
    719e:	c6 01       	movw	r24, r12
    71a0:	aa 27       	eor	r26, r26
    71a2:	bb 27       	eor	r27, r27
    71a4:	82 0f       	add	r24, r18
    71a6:	93 1f       	adc	r25, r19
    71a8:	a4 1f       	adc	r26, r20
    71aa:	b5 1f       	adc	r27, r21
    71ac:	2d 8d       	ldd	r18, Y+29	; 0x1d
    71ae:	3e 8d       	ldd	r19, Y+30	; 0x1e
    71b0:	4f 8d       	ldd	r20, Y+31	; 0x1f
    71b2:	58 a1       	ldd	r21, Y+32	; 0x20
    71b4:	28 17       	cp	r18, r24
    71b6:	39 07       	cpc	r19, r25
    71b8:	4a 07       	cpc	r20, r26
    71ba:	5b 07       	cpc	r21, r27
    71bc:	18 f1       	brcs	.+70     	; 0x7204 <__udivdi3+0xc44>
    71be:	82 17       	cp	r24, r18
    71c0:	93 07       	cpc	r25, r19
    71c2:	a4 07       	cpc	r26, r20
    71c4:	b5 07       	cpc	r27, r21
    71c6:	a1 f5       	brne	.+104    	; 0x7230 <__udivdi3+0xc70>
    71c8:	65 01       	movw	r12, r10
    71ca:	bb 24       	eor	r11, r11
    71cc:	aa 24       	eor	r10, r10
    71ce:	89 a1       	ldd	r24, Y+33	; 0x21
    71d0:	9a a1       	ldd	r25, Y+34	; 0x22
    71d2:	ab a1       	ldd	r26, Y+35	; 0x23
    71d4:	bc a1       	ldd	r27, Y+36	; 0x24
    71d6:	a0 70       	andi	r26, 0x00	; 0
    71d8:	b0 70       	andi	r27, 0x00	; 0
    71da:	a8 0e       	add	r10, r24
    71dc:	b9 1e       	adc	r11, r25
    71de:	ca 1e       	adc	r12, r26
    71e0:	db 1e       	adc	r13, r27
    71e2:	8d a1       	ldd	r24, Y+37	; 0x25
    71e4:	9e a1       	ldd	r25, Y+38	; 0x26
    71e6:	af a1       	ldd	r26, Y+39	; 0x27
    71e8:	b8 a5       	ldd	r27, Y+40	; 0x28
    71ea:	09 a4       	ldd	r0, Y+41	; 0x29
    71ec:	04 c0       	rjmp	.+8      	; 0x71f6 <__udivdi3+0xc36>
    71ee:	88 0f       	add	r24, r24
    71f0:	99 1f       	adc	r25, r25
    71f2:	aa 1f       	adc	r26, r26
    71f4:	bb 1f       	adc	r27, r27
    71f6:	0a 94       	dec	r0
    71f8:	d2 f7       	brpl	.-12     	; 0x71ee <__udivdi3+0xc2e>
    71fa:	8a 15       	cp	r24, r10
    71fc:	9b 05       	cpc	r25, r11
    71fe:	ac 05       	cpc	r26, r12
    7200:	bd 05       	cpc	r27, r13
    7202:	b0 f4       	brcc	.+44     	; 0x7230 <__udivdi3+0xc70>
    7204:	08 94       	sec
    7206:	e1 08       	sbc	r14, r1
    7208:	f1 08       	sbc	r15, r1
    720a:	01 09       	sbc	r16, r1
    720c:	11 09       	sbc	r17, r1
    720e:	10 c0       	rjmp	.+32     	; 0x7230 <__udivdi3+0xc70>
    7210:	aa 24       	eor	r10, r10
    7212:	bb 24       	eor	r11, r11
    7214:	65 01       	movw	r12, r10
    7216:	ee 24       	eor	r14, r14
    7218:	ff 24       	eor	r15, r15
    721a:	87 01       	movw	r16, r14
    721c:	0c c0       	rjmp	.+24     	; 0x7236 <__udivdi3+0xc76>
    721e:	aa 24       	eor	r10, r10
    7220:	bb 24       	eor	r11, r11
    7222:	65 01       	movw	r12, r10
    7224:	81 e0       	ldi	r24, 0x01	; 1
    7226:	e8 2e       	mov	r14, r24
    7228:	f1 2c       	mov	r15, r1
    722a:	01 2d       	mov	r16, r1
    722c:	11 2d       	mov	r17, r1
    722e:	03 c0       	rjmp	.+6      	; 0x7236 <__udivdi3+0xc76>
    7230:	aa 24       	eor	r10, r10
    7232:	bb 24       	eor	r11, r11
    7234:	65 01       	movw	r12, r10
    7236:	fe 01       	movw	r30, r28
    7238:	71 96       	adiw	r30, 0x11	; 17
    723a:	88 e0       	ldi	r24, 0x08	; 8
    723c:	df 01       	movw	r26, r30
    723e:	1d 92       	st	X+, r1
    7240:	8a 95       	dec	r24
    7242:	e9 f7       	brne	.-6      	; 0x723e <__udivdi3+0xc7e>
    7244:	e9 8a       	std	Y+17, r14	; 0x11
    7246:	fa 8a       	std	Y+18, r15	; 0x12
    7248:	0b 8b       	std	Y+19, r16	; 0x13
    724a:	1c 8b       	std	Y+20, r17	; 0x14
    724c:	ad 8a       	std	Y+21, r10	; 0x15
    724e:	be 8a       	std	Y+22, r11	; 0x16
    7250:	cf 8a       	std	Y+23, r12	; 0x17
    7252:	d8 8e       	std	Y+24, r13	; 0x18
    7254:	2e 2d       	mov	r18, r14
    7256:	3a 89       	ldd	r19, Y+18	; 0x12
    7258:	4b 89       	ldd	r20, Y+19	; 0x13
    725a:	5c 89       	ldd	r21, Y+20	; 0x14
    725c:	6a 2d       	mov	r22, r10
    725e:	7e 89       	ldd	r23, Y+22	; 0x16
    7260:	8f 89       	ldd	r24, Y+23	; 0x17
    7262:	98 8d       	ldd	r25, Y+24	; 0x18
    7264:	e8 96       	adiw	r28, 0x38	; 56
    7266:	e2 e1       	ldi	r30, 0x12	; 18
    7268:	0c 94 cd 40 	jmp	0x819a	; 0x819a <__epilogue_restores__>

0000726c <vfprintf>:
    726c:	2f 92       	push	r2
    726e:	3f 92       	push	r3
    7270:	4f 92       	push	r4
    7272:	5f 92       	push	r5
    7274:	6f 92       	push	r6
    7276:	7f 92       	push	r7
    7278:	8f 92       	push	r8
    727a:	9f 92       	push	r9
    727c:	af 92       	push	r10
    727e:	bf 92       	push	r11
    7280:	cf 92       	push	r12
    7282:	df 92       	push	r13
    7284:	ef 92       	push	r14
    7286:	ff 92       	push	r15
    7288:	0f 93       	push	r16
    728a:	1f 93       	push	r17
    728c:	df 93       	push	r29
    728e:	cf 93       	push	r28
    7290:	cd b7       	in	r28, 0x3d	; 61
    7292:	de b7       	in	r29, 0x3e	; 62
    7294:	63 97       	sbiw	r28, 0x13	; 19
    7296:	0f b6       	in	r0, 0x3f	; 63
    7298:	f8 94       	cli
    729a:	de bf       	out	0x3e, r29	; 62
    729c:	0f be       	out	0x3f, r0	; 63
    729e:	cd bf       	out	0x3d, r28	; 61
    72a0:	6c 01       	movw	r12, r24
    72a2:	7f 87       	std	Y+15, r23	; 0x0f
    72a4:	6e 87       	std	Y+14, r22	; 0x0e
    72a6:	fc 01       	movw	r30, r24
    72a8:	17 82       	std	Z+7, r1	; 0x07
    72aa:	16 82       	std	Z+6, r1	; 0x06
    72ac:	83 81       	ldd	r24, Z+3	; 0x03
    72ae:	81 fd       	sbrc	r24, 1
    72b0:	04 c0       	rjmp	.+8      	; 0x72ba <vfprintf+0x4e>
    72b2:	6f c3       	rjmp	.+1758   	; 0x7992 <vfprintf+0x726>
    72b4:	4c 85       	ldd	r20, Y+12	; 0x0c
    72b6:	5d 85       	ldd	r21, Y+13	; 0x0d
    72b8:	04 c0       	rjmp	.+8      	; 0x72c2 <vfprintf+0x56>
    72ba:	1e 01       	movw	r2, r28
    72bc:	08 94       	sec
    72be:	21 1c       	adc	r2, r1
    72c0:	31 1c       	adc	r3, r1
    72c2:	f6 01       	movw	r30, r12
    72c4:	93 81       	ldd	r25, Z+3	; 0x03
    72c6:	ee 85       	ldd	r30, Y+14	; 0x0e
    72c8:	ff 85       	ldd	r31, Y+15	; 0x0f
    72ca:	93 fd       	sbrc	r25, 3
    72cc:	85 91       	lpm	r24, Z+
    72ce:	93 ff       	sbrs	r25, 3
    72d0:	81 91       	ld	r24, Z+
    72d2:	ff 87       	std	Y+15, r31	; 0x0f
    72d4:	ee 87       	std	Y+14, r30	; 0x0e
    72d6:	88 23       	and	r24, r24
    72d8:	09 f4       	brne	.+2      	; 0x72dc <vfprintf+0x70>
    72da:	57 c3       	rjmp	.+1710   	; 0x798a <vfprintf+0x71e>
    72dc:	85 32       	cpi	r24, 0x25	; 37
    72de:	41 f4       	brne	.+16     	; 0x72f0 <vfprintf+0x84>
    72e0:	93 fd       	sbrc	r25, 3
    72e2:	85 91       	lpm	r24, Z+
    72e4:	93 ff       	sbrs	r25, 3
    72e6:	81 91       	ld	r24, Z+
    72e8:	ff 87       	std	Y+15, r31	; 0x0f
    72ea:	ee 87       	std	Y+14, r30	; 0x0e
    72ec:	85 32       	cpi	r24, 0x25	; 37
    72ee:	59 f4       	brne	.+22     	; 0x7306 <vfprintf+0x9a>
    72f0:	90 e0       	ldi	r25, 0x00	; 0
    72f2:	b6 01       	movw	r22, r12
    72f4:	4a 8b       	std	Y+18, r20	; 0x12
    72f6:	5b 8b       	std	Y+19, r21	; 0x13
    72f8:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    72fc:	4a 89       	ldd	r20, Y+18	; 0x12
    72fe:	5b 89       	ldd	r21, Y+19	; 0x13
    7300:	5d 87       	std	Y+13, r21	; 0x0d
    7302:	4c 87       	std	Y+12, r20	; 0x0c
    7304:	d7 cf       	rjmp	.-82     	; 0x72b4 <vfprintf+0x48>
    7306:	10 e0       	ldi	r17, 0x00	; 0
    7308:	ff 24       	eor	r15, r15
    730a:	00 e0       	ldi	r16, 0x00	; 0
    730c:	00 32       	cpi	r16, 0x20	; 32
    730e:	b0 f4       	brcc	.+44     	; 0x733c <vfprintf+0xd0>
    7310:	8b 32       	cpi	r24, 0x2B	; 43
    7312:	69 f0       	breq	.+26     	; 0x732e <vfprintf+0xc2>
    7314:	8c 32       	cpi	r24, 0x2C	; 44
    7316:	28 f4       	brcc	.+10     	; 0x7322 <vfprintf+0xb6>
    7318:	80 32       	cpi	r24, 0x20	; 32
    731a:	51 f0       	breq	.+20     	; 0x7330 <vfprintf+0xc4>
    731c:	83 32       	cpi	r24, 0x23	; 35
    731e:	71 f4       	brne	.+28     	; 0x733c <vfprintf+0xd0>
    7320:	0b c0       	rjmp	.+22     	; 0x7338 <vfprintf+0xcc>
    7322:	8d 32       	cpi	r24, 0x2D	; 45
    7324:	39 f0       	breq	.+14     	; 0x7334 <vfprintf+0xc8>
    7326:	80 33       	cpi	r24, 0x30	; 48
    7328:	49 f4       	brne	.+18     	; 0x733c <vfprintf+0xd0>
    732a:	01 60       	ori	r16, 0x01	; 1
    732c:	2c c0       	rjmp	.+88     	; 0x7386 <vfprintf+0x11a>
    732e:	02 60       	ori	r16, 0x02	; 2
    7330:	04 60       	ori	r16, 0x04	; 4
    7332:	29 c0       	rjmp	.+82     	; 0x7386 <vfprintf+0x11a>
    7334:	08 60       	ori	r16, 0x08	; 8
    7336:	27 c0       	rjmp	.+78     	; 0x7386 <vfprintf+0x11a>
    7338:	00 61       	ori	r16, 0x10	; 16
    733a:	25 c0       	rjmp	.+74     	; 0x7386 <vfprintf+0x11a>
    733c:	07 fd       	sbrc	r16, 7
    733e:	2e c0       	rjmp	.+92     	; 0x739c <vfprintf+0x130>
    7340:	28 2f       	mov	r18, r24
    7342:	20 53       	subi	r18, 0x30	; 48
    7344:	2a 30       	cpi	r18, 0x0A	; 10
    7346:	98 f4       	brcc	.+38     	; 0x736e <vfprintf+0x102>
    7348:	06 ff       	sbrs	r16, 6
    734a:	08 c0       	rjmp	.+16     	; 0x735c <vfprintf+0xf0>
    734c:	81 2f       	mov	r24, r17
    734e:	88 0f       	add	r24, r24
    7350:	18 2f       	mov	r17, r24
    7352:	11 0f       	add	r17, r17
    7354:	11 0f       	add	r17, r17
    7356:	18 0f       	add	r17, r24
    7358:	12 0f       	add	r17, r18
    735a:	15 c0       	rjmp	.+42     	; 0x7386 <vfprintf+0x11a>
    735c:	8f 2d       	mov	r24, r15
    735e:	88 0f       	add	r24, r24
    7360:	f8 2e       	mov	r15, r24
    7362:	ff 0c       	add	r15, r15
    7364:	ff 0c       	add	r15, r15
    7366:	f8 0e       	add	r15, r24
    7368:	f2 0e       	add	r15, r18
    736a:	00 62       	ori	r16, 0x20	; 32
    736c:	0c c0       	rjmp	.+24     	; 0x7386 <vfprintf+0x11a>
    736e:	8e 32       	cpi	r24, 0x2E	; 46
    7370:	21 f4       	brne	.+8      	; 0x737a <vfprintf+0x10e>
    7372:	06 fd       	sbrc	r16, 6
    7374:	0a c3       	rjmp	.+1556   	; 0x798a <vfprintf+0x71e>
    7376:	00 64       	ori	r16, 0x40	; 64
    7378:	06 c0       	rjmp	.+12     	; 0x7386 <vfprintf+0x11a>
    737a:	8c 36       	cpi	r24, 0x6C	; 108
    737c:	11 f4       	brne	.+4      	; 0x7382 <vfprintf+0x116>
    737e:	00 68       	ori	r16, 0x80	; 128
    7380:	02 c0       	rjmp	.+4      	; 0x7386 <vfprintf+0x11a>
    7382:	88 36       	cpi	r24, 0x68	; 104
    7384:	59 f4       	brne	.+22     	; 0x739c <vfprintf+0x130>
    7386:	ee 85       	ldd	r30, Y+14	; 0x0e
    7388:	ff 85       	ldd	r31, Y+15	; 0x0f
    738a:	93 fd       	sbrc	r25, 3
    738c:	85 91       	lpm	r24, Z+
    738e:	93 ff       	sbrs	r25, 3
    7390:	81 91       	ld	r24, Z+
    7392:	ff 87       	std	Y+15, r31	; 0x0f
    7394:	ee 87       	std	Y+14, r30	; 0x0e
    7396:	88 23       	and	r24, r24
    7398:	09 f0       	breq	.+2      	; 0x739c <vfprintf+0x130>
    739a:	b8 cf       	rjmp	.-144    	; 0x730c <vfprintf+0xa0>
    739c:	98 2f       	mov	r25, r24
    739e:	95 54       	subi	r25, 0x45	; 69
    73a0:	93 30       	cpi	r25, 0x03	; 3
    73a2:	18 f4       	brcc	.+6      	; 0x73aa <vfprintf+0x13e>
    73a4:	00 61       	ori	r16, 0x10	; 16
    73a6:	80 5e       	subi	r24, 0xE0	; 224
    73a8:	06 c0       	rjmp	.+12     	; 0x73b6 <vfprintf+0x14a>
    73aa:	98 2f       	mov	r25, r24
    73ac:	95 56       	subi	r25, 0x65	; 101
    73ae:	93 30       	cpi	r25, 0x03	; 3
    73b0:	08 f0       	brcs	.+2      	; 0x73b4 <vfprintf+0x148>
    73b2:	9b c1       	rjmp	.+822    	; 0x76ea <vfprintf+0x47e>
    73b4:	0f 7e       	andi	r16, 0xEF	; 239
    73b6:	06 ff       	sbrs	r16, 6
    73b8:	16 e0       	ldi	r17, 0x06	; 6
    73ba:	6f e3       	ldi	r22, 0x3F	; 63
    73bc:	e6 2e       	mov	r14, r22
    73be:	e0 22       	and	r14, r16
    73c0:	85 36       	cpi	r24, 0x65	; 101
    73c2:	19 f4       	brne	.+6      	; 0x73ca <vfprintf+0x15e>
    73c4:	f0 e4       	ldi	r31, 0x40	; 64
    73c6:	ef 2a       	or	r14, r31
    73c8:	07 c0       	rjmp	.+14     	; 0x73d8 <vfprintf+0x16c>
    73ca:	86 36       	cpi	r24, 0x66	; 102
    73cc:	19 f4       	brne	.+6      	; 0x73d4 <vfprintf+0x168>
    73ce:	20 e8       	ldi	r18, 0x80	; 128
    73d0:	e2 2a       	or	r14, r18
    73d2:	02 c0       	rjmp	.+4      	; 0x73d8 <vfprintf+0x16c>
    73d4:	11 11       	cpse	r17, r1
    73d6:	11 50       	subi	r17, 0x01	; 1
    73d8:	e7 fe       	sbrs	r14, 7
    73da:	06 c0       	rjmp	.+12     	; 0x73e8 <vfprintf+0x17c>
    73dc:	1c 33       	cpi	r17, 0x3C	; 60
    73de:	40 f4       	brcc	.+16     	; 0x73f0 <vfprintf+0x184>
    73e0:	91 2e       	mov	r9, r17
    73e2:	93 94       	inc	r9
    73e4:	27 e0       	ldi	r18, 0x07	; 7
    73e6:	0b c0       	rjmp	.+22     	; 0x73fe <vfprintf+0x192>
    73e8:	18 30       	cpi	r17, 0x08	; 8
    73ea:	30 f4       	brcc	.+12     	; 0x73f8 <vfprintf+0x18c>
    73ec:	21 2f       	mov	r18, r17
    73ee:	06 c0       	rjmp	.+12     	; 0x73fc <vfprintf+0x190>
    73f0:	27 e0       	ldi	r18, 0x07	; 7
    73f2:	3c e3       	ldi	r19, 0x3C	; 60
    73f4:	93 2e       	mov	r9, r19
    73f6:	03 c0       	rjmp	.+6      	; 0x73fe <vfprintf+0x192>
    73f8:	27 e0       	ldi	r18, 0x07	; 7
    73fa:	17 e0       	ldi	r17, 0x07	; 7
    73fc:	99 24       	eor	r9, r9
    73fe:	ca 01       	movw	r24, r20
    7400:	04 96       	adiw	r24, 0x04	; 4
    7402:	9d 87       	std	Y+13, r25	; 0x0d
    7404:	8c 87       	std	Y+12, r24	; 0x0c
    7406:	fa 01       	movw	r30, r20
    7408:	60 81       	ld	r22, Z
    740a:	71 81       	ldd	r23, Z+1	; 0x01
    740c:	82 81       	ldd	r24, Z+2	; 0x02
    740e:	93 81       	ldd	r25, Z+3	; 0x03
    7410:	a1 01       	movw	r20, r2
    7412:	09 2d       	mov	r16, r9
    7414:	0e 94 e8 40 	call	0x81d0	; 0x81d0 <__ftoa_engine>
    7418:	5c 01       	movw	r10, r24
    741a:	69 80       	ldd	r6, Y+1	; 0x01
    741c:	26 2d       	mov	r18, r6
    741e:	30 e0       	ldi	r19, 0x00	; 0
    7420:	39 8b       	std	Y+17, r19	; 0x11
    7422:	28 8b       	std	Y+16, r18	; 0x10
    7424:	60 fe       	sbrs	r6, 0
    7426:	03 c0       	rjmp	.+6      	; 0x742e <vfprintf+0x1c2>
    7428:	38 89       	ldd	r19, Y+16	; 0x10
    742a:	33 ff       	sbrs	r19, 3
    742c:	06 c0       	rjmp	.+12     	; 0x743a <vfprintf+0x1ce>
    742e:	e1 fc       	sbrc	r14, 1
    7430:	06 c0       	rjmp	.+12     	; 0x743e <vfprintf+0x1d2>
    7432:	e2 fe       	sbrs	r14, 2
    7434:	06 c0       	rjmp	.+12     	; 0x7442 <vfprintf+0x1d6>
    7436:	00 e2       	ldi	r16, 0x20	; 32
    7438:	05 c0       	rjmp	.+10     	; 0x7444 <vfprintf+0x1d8>
    743a:	0d e2       	ldi	r16, 0x2D	; 45
    743c:	03 c0       	rjmp	.+6      	; 0x7444 <vfprintf+0x1d8>
    743e:	0b e2       	ldi	r16, 0x2B	; 43
    7440:	01 c0       	rjmp	.+2      	; 0x7444 <vfprintf+0x1d8>
    7442:	00 e0       	ldi	r16, 0x00	; 0
    7444:	88 89       	ldd	r24, Y+16	; 0x10
    7446:	99 89       	ldd	r25, Y+17	; 0x11
    7448:	8c 70       	andi	r24, 0x0C	; 12
    744a:	90 70       	andi	r25, 0x00	; 0
    744c:	00 97       	sbiw	r24, 0x00	; 0
    744e:	c1 f1       	breq	.+112    	; 0x74c0 <vfprintf+0x254>
    7450:	00 23       	and	r16, r16
    7452:	11 f0       	breq	.+4      	; 0x7458 <vfprintf+0x1ec>
    7454:	84 e0       	ldi	r24, 0x04	; 4
    7456:	01 c0       	rjmp	.+2      	; 0x745a <vfprintf+0x1ee>
    7458:	83 e0       	ldi	r24, 0x03	; 3
    745a:	8f 15       	cp	r24, r15
    745c:	58 f4       	brcc	.+22     	; 0x7474 <vfprintf+0x208>
    745e:	f8 1a       	sub	r15, r24
    7460:	e3 fc       	sbrc	r14, 3
    7462:	09 c0       	rjmp	.+18     	; 0x7476 <vfprintf+0x20a>
    7464:	80 e2       	ldi	r24, 0x20	; 32
    7466:	90 e0       	ldi	r25, 0x00	; 0
    7468:	b6 01       	movw	r22, r12
    746a:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    746e:	fa 94       	dec	r15
    7470:	c9 f7       	brne	.-14     	; 0x7464 <vfprintf+0x1f8>
    7472:	01 c0       	rjmp	.+2      	; 0x7476 <vfprintf+0x20a>
    7474:	ff 24       	eor	r15, r15
    7476:	00 23       	and	r16, r16
    7478:	29 f0       	breq	.+10     	; 0x7484 <vfprintf+0x218>
    747a:	80 2f       	mov	r24, r16
    747c:	90 e0       	ldi	r25, 0x00	; 0
    747e:	b6 01       	movw	r22, r12
    7480:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    7484:	88 89       	ldd	r24, Y+16	; 0x10
    7486:	83 fd       	sbrc	r24, 3
    7488:	03 c0       	rjmp	.+6      	; 0x7490 <vfprintf+0x224>
    748a:	02 ee       	ldi	r16, 0xE2	; 226
    748c:	19 e0       	ldi	r17, 0x09	; 9
    748e:	0e c0       	rjmp	.+28     	; 0x74ac <vfprintf+0x240>
    7490:	0e ed       	ldi	r16, 0xDE	; 222
    7492:	19 e0       	ldi	r17, 0x09	; 9
    7494:	0b c0       	rjmp	.+22     	; 0x74ac <vfprintf+0x240>
    7496:	a1 14       	cp	r10, r1
    7498:	b1 04       	cpc	r11, r1
    749a:	09 f0       	breq	.+2      	; 0x749e <vfprintf+0x232>
    749c:	80 52       	subi	r24, 0x20	; 32
    749e:	90 e0       	ldi	r25, 0x00	; 0
    74a0:	b6 01       	movw	r22, r12
    74a2:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    74a6:	0f 5f       	subi	r16, 0xFF	; 255
    74a8:	1f 4f       	sbci	r17, 0xFF	; 255
    74aa:	05 c0       	rjmp	.+10     	; 0x74b6 <vfprintf+0x24a>
    74ac:	ae 2c       	mov	r10, r14
    74ae:	bb 24       	eor	r11, r11
    74b0:	90 e1       	ldi	r25, 0x10	; 16
    74b2:	a9 22       	and	r10, r25
    74b4:	bb 24       	eor	r11, r11
    74b6:	f8 01       	movw	r30, r16
    74b8:	84 91       	lpm	r24, Z+
    74ba:	88 23       	and	r24, r24
    74bc:	61 f7       	brne	.-40     	; 0x7496 <vfprintf+0x22a>
    74be:	62 c2       	rjmp	.+1220   	; 0x7984 <vfprintf+0x718>
    74c0:	e7 fe       	sbrs	r14, 7
    74c2:	0e c0       	rjmp	.+28     	; 0x74e0 <vfprintf+0x274>
    74c4:	9a 0c       	add	r9, r10
    74c6:	f8 89       	ldd	r31, Y+16	; 0x10
    74c8:	f4 ff       	sbrs	r31, 4
    74ca:	04 c0       	rjmp	.+8      	; 0x74d4 <vfprintf+0x268>
    74cc:	8a 81       	ldd	r24, Y+2	; 0x02
    74ce:	81 33       	cpi	r24, 0x31	; 49
    74d0:	09 f4       	brne	.+2      	; 0x74d4 <vfprintf+0x268>
    74d2:	9a 94       	dec	r9
    74d4:	19 14       	cp	r1, r9
    74d6:	54 f5       	brge	.+84     	; 0x752c <vfprintf+0x2c0>
    74d8:	29 2d       	mov	r18, r9
    74da:	29 30       	cpi	r18, 0x09	; 9
    74dc:	50 f5       	brcc	.+84     	; 0x7532 <vfprintf+0x2c6>
    74de:	2d c0       	rjmp	.+90     	; 0x753a <vfprintf+0x2ce>
    74e0:	e6 fc       	sbrc	r14, 6
    74e2:	2b c0       	rjmp	.+86     	; 0x753a <vfprintf+0x2ce>
    74e4:	81 2f       	mov	r24, r17
    74e6:	90 e0       	ldi	r25, 0x00	; 0
    74e8:	8a 15       	cp	r24, r10
    74ea:	9b 05       	cpc	r25, r11
    74ec:	4c f0       	brlt	.+18     	; 0x7500 <vfprintf+0x294>
    74ee:	3c ef       	ldi	r19, 0xFC	; 252
    74f0:	a3 16       	cp	r10, r19
    74f2:	3f ef       	ldi	r19, 0xFF	; 255
    74f4:	b3 06       	cpc	r11, r19
    74f6:	24 f0       	brlt	.+8      	; 0x7500 <vfprintf+0x294>
    74f8:	80 e8       	ldi	r24, 0x80	; 128
    74fa:	e8 2a       	or	r14, r24
    74fc:	01 c0       	rjmp	.+2      	; 0x7500 <vfprintf+0x294>
    74fe:	11 50       	subi	r17, 0x01	; 1
    7500:	11 23       	and	r17, r17
    7502:	49 f0       	breq	.+18     	; 0x7516 <vfprintf+0x2aa>
    7504:	e2 e0       	ldi	r30, 0x02	; 2
    7506:	f0 e0       	ldi	r31, 0x00	; 0
    7508:	ec 0f       	add	r30, r28
    750a:	fd 1f       	adc	r31, r29
    750c:	e1 0f       	add	r30, r17
    750e:	f1 1d       	adc	r31, r1
    7510:	80 81       	ld	r24, Z
    7512:	80 33       	cpi	r24, 0x30	; 48
    7514:	a1 f3       	breq	.-24     	; 0x74fe <vfprintf+0x292>
    7516:	e7 fe       	sbrs	r14, 7
    7518:	10 c0       	rjmp	.+32     	; 0x753a <vfprintf+0x2ce>
    751a:	91 2e       	mov	r9, r17
    751c:	93 94       	inc	r9
    751e:	81 2f       	mov	r24, r17
    7520:	90 e0       	ldi	r25, 0x00	; 0
    7522:	a8 16       	cp	r10, r24
    7524:	b9 06       	cpc	r11, r25
    7526:	44 f4       	brge	.+16     	; 0x7538 <vfprintf+0x2cc>
    7528:	1a 19       	sub	r17, r10
    752a:	07 c0       	rjmp	.+14     	; 0x753a <vfprintf+0x2ce>
    752c:	99 24       	eor	r9, r9
    752e:	93 94       	inc	r9
    7530:	04 c0       	rjmp	.+8      	; 0x753a <vfprintf+0x2ce>
    7532:	98 e0       	ldi	r25, 0x08	; 8
    7534:	99 2e       	mov	r9, r25
    7536:	01 c0       	rjmp	.+2      	; 0x753a <vfprintf+0x2ce>
    7538:	10 e0       	ldi	r17, 0x00	; 0
    753a:	e7 fe       	sbrs	r14, 7
    753c:	07 c0       	rjmp	.+14     	; 0x754c <vfprintf+0x2e0>
    753e:	1a 14       	cp	r1, r10
    7540:	1b 04       	cpc	r1, r11
    7542:	3c f4       	brge	.+14     	; 0x7552 <vfprintf+0x2e6>
    7544:	95 01       	movw	r18, r10
    7546:	2f 5f       	subi	r18, 0xFF	; 255
    7548:	3f 4f       	sbci	r19, 0xFF	; 255
    754a:	05 c0       	rjmp	.+10     	; 0x7556 <vfprintf+0x2ea>
    754c:	25 e0       	ldi	r18, 0x05	; 5
    754e:	30 e0       	ldi	r19, 0x00	; 0
    7550:	02 c0       	rjmp	.+4      	; 0x7556 <vfprintf+0x2ea>
    7552:	21 e0       	ldi	r18, 0x01	; 1
    7554:	30 e0       	ldi	r19, 0x00	; 0
    7556:	00 23       	and	r16, r16
    7558:	11 f0       	breq	.+4      	; 0x755e <vfprintf+0x2f2>
    755a:	2f 5f       	subi	r18, 0xFF	; 255
    755c:	3f 4f       	sbci	r19, 0xFF	; 255
    755e:	11 23       	and	r17, r17
    7560:	29 f0       	breq	.+10     	; 0x756c <vfprintf+0x300>
    7562:	81 2f       	mov	r24, r17
    7564:	90 e0       	ldi	r25, 0x00	; 0
    7566:	01 96       	adiw	r24, 0x01	; 1
    7568:	28 0f       	add	r18, r24
    756a:	39 1f       	adc	r19, r25
    756c:	8f 2d       	mov	r24, r15
    756e:	90 e0       	ldi	r25, 0x00	; 0
    7570:	28 17       	cp	r18, r24
    7572:	39 07       	cpc	r19, r25
    7574:	14 f4       	brge	.+4      	; 0x757a <vfprintf+0x30e>
    7576:	f2 1a       	sub	r15, r18
    7578:	01 c0       	rjmp	.+2      	; 0x757c <vfprintf+0x310>
    757a:	ff 24       	eor	r15, r15
    757c:	4e 2c       	mov	r4, r14
    757e:	55 24       	eor	r5, r5
    7580:	c2 01       	movw	r24, r4
    7582:	89 70       	andi	r24, 0x09	; 9
    7584:	90 70       	andi	r25, 0x00	; 0
    7586:	00 97       	sbiw	r24, 0x00	; 0
    7588:	49 f4       	brne	.+18     	; 0x759c <vfprintf+0x330>
    758a:	06 c0       	rjmp	.+12     	; 0x7598 <vfprintf+0x32c>
    758c:	80 e2       	ldi	r24, 0x20	; 32
    758e:	90 e0       	ldi	r25, 0x00	; 0
    7590:	b6 01       	movw	r22, r12
    7592:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    7596:	fa 94       	dec	r15
    7598:	ff 20       	and	r15, r15
    759a:	c1 f7       	brne	.-16     	; 0x758c <vfprintf+0x320>
    759c:	00 23       	and	r16, r16
    759e:	29 f0       	breq	.+10     	; 0x75aa <vfprintf+0x33e>
    75a0:	80 2f       	mov	r24, r16
    75a2:	90 e0       	ldi	r25, 0x00	; 0
    75a4:	b6 01       	movw	r22, r12
    75a6:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    75aa:	43 fc       	sbrc	r4, 3
    75ac:	09 c0       	rjmp	.+18     	; 0x75c0 <vfprintf+0x354>
    75ae:	06 c0       	rjmp	.+12     	; 0x75bc <vfprintf+0x350>
    75b0:	80 e3       	ldi	r24, 0x30	; 48
    75b2:	90 e0       	ldi	r25, 0x00	; 0
    75b4:	b6 01       	movw	r22, r12
    75b6:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    75ba:	fa 94       	dec	r15
    75bc:	ff 20       	and	r15, r15
    75be:	c1 f7       	brne	.-16     	; 0x75b0 <vfprintf+0x344>
    75c0:	e7 fe       	sbrs	r14, 7
    75c2:	46 c0       	rjmp	.+140    	; 0x7650 <vfprintf+0x3e4>
    75c4:	35 01       	movw	r6, r10
    75c6:	b7 fe       	sbrs	r11, 7
    75c8:	02 c0       	rjmp	.+4      	; 0x75ce <vfprintf+0x362>
    75ca:	66 24       	eor	r6, r6
    75cc:	77 24       	eor	r7, r7
    75ce:	25 01       	movw	r4, r10
    75d0:	08 94       	sec
    75d2:	41 1c       	adc	r4, r1
    75d4:	51 1c       	adc	r5, r1
    75d6:	46 18       	sub	r4, r6
    75d8:	57 08       	sbc	r5, r7
    75da:	42 0c       	add	r4, r2
    75dc:	53 1c       	adc	r5, r3
    75de:	f5 01       	movw	r30, r10
    75e0:	e9 19       	sub	r30, r9
    75e2:	f1 09       	sbc	r31, r1
    75e4:	4f 01       	movw	r8, r30
    75e6:	81 2f       	mov	r24, r17
    75e8:	90 e0       	ldi	r25, 0x00	; 0
    75ea:	00 27       	eor	r16, r16
    75ec:	11 27       	eor	r17, r17
    75ee:	08 1b       	sub	r16, r24
    75f0:	19 0b       	sbc	r17, r25
    75f2:	ff ef       	ldi	r31, 0xFF	; 255
    75f4:	6f 16       	cp	r6, r31
    75f6:	ff ef       	ldi	r31, 0xFF	; 255
    75f8:	7f 06       	cpc	r7, r31
    75fa:	29 f4       	brne	.+10     	; 0x7606 <vfprintf+0x39a>
    75fc:	8e e2       	ldi	r24, 0x2E	; 46
    75fe:	90 e0       	ldi	r25, 0x00	; 0
    7600:	b6 01       	movw	r22, r12
    7602:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    7606:	a6 14       	cp	r10, r6
    7608:	b7 04       	cpc	r11, r7
    760a:	34 f0       	brlt	.+12     	; 0x7618 <vfprintf+0x3ac>
    760c:	86 14       	cp	r8, r6
    760e:	97 04       	cpc	r9, r7
    7610:	1c f4       	brge	.+6      	; 0x7618 <vfprintf+0x3ac>
    7612:	f2 01       	movw	r30, r4
    7614:	80 81       	ld	r24, Z
    7616:	01 c0       	rjmp	.+2      	; 0x761a <vfprintf+0x3ae>
    7618:	80 e3       	ldi	r24, 0x30	; 48
    761a:	08 94       	sec
    761c:	61 08       	sbc	r6, r1
    761e:	71 08       	sbc	r7, r1
    7620:	08 94       	sec
    7622:	41 1c       	adc	r4, r1
    7624:	51 1c       	adc	r5, r1
    7626:	60 16       	cp	r6, r16
    7628:	71 06       	cpc	r7, r17
    762a:	2c f0       	brlt	.+10     	; 0x7636 <vfprintf+0x3ca>
    762c:	90 e0       	ldi	r25, 0x00	; 0
    762e:	b6 01       	movw	r22, r12
    7630:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    7634:	de cf       	rjmp	.-68     	; 0x75f2 <vfprintf+0x386>
    7636:	6a 14       	cp	r6, r10
    7638:	7b 04       	cpc	r7, r11
    763a:	41 f4       	brne	.+16     	; 0x764c <vfprintf+0x3e0>
    763c:	9a 81       	ldd	r25, Y+2	; 0x02
    763e:	96 33       	cpi	r25, 0x36	; 54
    7640:	20 f4       	brcc	.+8      	; 0x764a <vfprintf+0x3de>
    7642:	95 33       	cpi	r25, 0x35	; 53
    7644:	19 f4       	brne	.+6      	; 0x764c <vfprintf+0x3e0>
    7646:	f8 89       	ldd	r31, Y+16	; 0x10
    7648:	f4 ff       	sbrs	r31, 4
    764a:	81 e3       	ldi	r24, 0x31	; 49
    764c:	90 e0       	ldi	r25, 0x00	; 0
    764e:	49 c0       	rjmp	.+146    	; 0x76e2 <vfprintf+0x476>
    7650:	8a 81       	ldd	r24, Y+2	; 0x02
    7652:	81 33       	cpi	r24, 0x31	; 49
    7654:	11 f0       	breq	.+4      	; 0x765a <vfprintf+0x3ee>
    7656:	2f ee       	ldi	r18, 0xEF	; 239
    7658:	62 22       	and	r6, r18
    765a:	90 e0       	ldi	r25, 0x00	; 0
    765c:	b6 01       	movw	r22, r12
    765e:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    7662:	11 23       	and	r17, r17
    7664:	89 f0       	breq	.+34     	; 0x7688 <vfprintf+0x41c>
    7666:	8e e2       	ldi	r24, 0x2E	; 46
    7668:	90 e0       	ldi	r25, 0x00	; 0
    766a:	b6 01       	movw	r22, r12
    766c:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    7670:	02 e0       	ldi	r16, 0x02	; 2
    7672:	f1 01       	movw	r30, r2
    7674:	e0 0f       	add	r30, r16
    7676:	f1 1d       	adc	r31, r1
    7678:	0f 5f       	subi	r16, 0xFF	; 255
    767a:	80 81       	ld	r24, Z
    767c:	90 e0       	ldi	r25, 0x00	; 0
    767e:	b6 01       	movw	r22, r12
    7680:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    7684:	11 50       	subi	r17, 0x01	; 1
    7686:	a9 f7       	brne	.-22     	; 0x7672 <vfprintf+0x406>
    7688:	44 fe       	sbrs	r4, 4
    768a:	03 c0       	rjmp	.+6      	; 0x7692 <vfprintf+0x426>
    768c:	85 e4       	ldi	r24, 0x45	; 69
    768e:	90 e0       	ldi	r25, 0x00	; 0
    7690:	02 c0       	rjmp	.+4      	; 0x7696 <vfprintf+0x42a>
    7692:	85 e6       	ldi	r24, 0x65	; 101
    7694:	90 e0       	ldi	r25, 0x00	; 0
    7696:	b6 01       	movw	r22, r12
    7698:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    769c:	b7 fc       	sbrc	r11, 7
    769e:	05 c0       	rjmp	.+10     	; 0x76aa <vfprintf+0x43e>
    76a0:	a1 14       	cp	r10, r1
    76a2:	b1 04       	cpc	r11, r1
    76a4:	41 f4       	brne	.+16     	; 0x76b6 <vfprintf+0x44a>
    76a6:	64 fe       	sbrs	r6, 4
    76a8:	06 c0       	rjmp	.+12     	; 0x76b6 <vfprintf+0x44a>
    76aa:	b0 94       	com	r11
    76ac:	a1 94       	neg	r10
    76ae:	b1 08       	sbc	r11, r1
    76b0:	b3 94       	inc	r11
    76b2:	8d e2       	ldi	r24, 0x2D	; 45
    76b4:	01 c0       	rjmp	.+2      	; 0x76b8 <vfprintf+0x44c>
    76b6:	8b e2       	ldi	r24, 0x2B	; 43
    76b8:	90 e0       	ldi	r25, 0x00	; 0
    76ba:	b6 01       	movw	r22, r12
    76bc:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    76c0:	80 e3       	ldi	r24, 0x30	; 48
    76c2:	05 c0       	rjmp	.+10     	; 0x76ce <vfprintf+0x462>
    76c4:	8f 5f       	subi	r24, 0xFF	; 255
    76c6:	e6 ef       	ldi	r30, 0xF6	; 246
    76c8:	ff ef       	ldi	r31, 0xFF	; 255
    76ca:	ae 0e       	add	r10, r30
    76cc:	bf 1e       	adc	r11, r31
    76ce:	fa e0       	ldi	r31, 0x0A	; 10
    76d0:	af 16       	cp	r10, r31
    76d2:	b1 04       	cpc	r11, r1
    76d4:	bc f7       	brge	.-18     	; 0x76c4 <vfprintf+0x458>
    76d6:	90 e0       	ldi	r25, 0x00	; 0
    76d8:	b6 01       	movw	r22, r12
    76da:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    76de:	c5 01       	movw	r24, r10
    76e0:	c0 96       	adiw	r24, 0x30	; 48
    76e2:	b6 01       	movw	r22, r12
    76e4:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    76e8:	4d c1       	rjmp	.+666    	; 0x7984 <vfprintf+0x718>
    76ea:	83 36       	cpi	r24, 0x63	; 99
    76ec:	31 f0       	breq	.+12     	; 0x76fa <vfprintf+0x48e>
    76ee:	83 37       	cpi	r24, 0x73	; 115
    76f0:	89 f0       	breq	.+34     	; 0x7714 <vfprintf+0x4a8>
    76f2:	83 35       	cpi	r24, 0x53	; 83
    76f4:	09 f0       	breq	.+2      	; 0x76f8 <vfprintf+0x48c>
    76f6:	59 c0       	rjmp	.+178    	; 0x77aa <vfprintf+0x53e>
    76f8:	22 c0       	rjmp	.+68     	; 0x773e <vfprintf+0x4d2>
    76fa:	9a 01       	movw	r18, r20
    76fc:	2e 5f       	subi	r18, 0xFE	; 254
    76fe:	3f 4f       	sbci	r19, 0xFF	; 255
    7700:	3d 87       	std	Y+13, r19	; 0x0d
    7702:	2c 87       	std	Y+12, r18	; 0x0c
    7704:	fa 01       	movw	r30, r20
    7706:	80 81       	ld	r24, Z
    7708:	89 83       	std	Y+1, r24	; 0x01
    770a:	31 01       	movw	r6, r2
    770c:	81 e0       	ldi	r24, 0x01	; 1
    770e:	a8 2e       	mov	r10, r24
    7710:	b1 2c       	mov	r11, r1
    7712:	13 c0       	rjmp	.+38     	; 0x773a <vfprintf+0x4ce>
    7714:	9a 01       	movw	r18, r20
    7716:	2e 5f       	subi	r18, 0xFE	; 254
    7718:	3f 4f       	sbci	r19, 0xFF	; 255
    771a:	3d 87       	std	Y+13, r19	; 0x0d
    771c:	2c 87       	std	Y+12, r18	; 0x0c
    771e:	fa 01       	movw	r30, r20
    7720:	60 80       	ld	r6, Z
    7722:	71 80       	ldd	r7, Z+1	; 0x01
    7724:	06 ff       	sbrs	r16, 6
    7726:	03 c0       	rjmp	.+6      	; 0x772e <vfprintf+0x4c2>
    7728:	61 2f       	mov	r22, r17
    772a:	70 e0       	ldi	r23, 0x00	; 0
    772c:	02 c0       	rjmp	.+4      	; 0x7732 <vfprintf+0x4c6>
    772e:	6f ef       	ldi	r22, 0xFF	; 255
    7730:	7f ef       	ldi	r23, 0xFF	; 255
    7732:	c3 01       	movw	r24, r6
    7734:	0e 94 cb 41 	call	0x8396	; 0x8396 <strnlen>
    7738:	5c 01       	movw	r10, r24
    773a:	0f 77       	andi	r16, 0x7F	; 127
    773c:	14 c0       	rjmp	.+40     	; 0x7766 <vfprintf+0x4fa>
    773e:	9a 01       	movw	r18, r20
    7740:	2e 5f       	subi	r18, 0xFE	; 254
    7742:	3f 4f       	sbci	r19, 0xFF	; 255
    7744:	3d 87       	std	Y+13, r19	; 0x0d
    7746:	2c 87       	std	Y+12, r18	; 0x0c
    7748:	fa 01       	movw	r30, r20
    774a:	60 80       	ld	r6, Z
    774c:	71 80       	ldd	r7, Z+1	; 0x01
    774e:	06 ff       	sbrs	r16, 6
    7750:	03 c0       	rjmp	.+6      	; 0x7758 <vfprintf+0x4ec>
    7752:	61 2f       	mov	r22, r17
    7754:	70 e0       	ldi	r23, 0x00	; 0
    7756:	02 c0       	rjmp	.+4      	; 0x775c <vfprintf+0x4f0>
    7758:	6f ef       	ldi	r22, 0xFF	; 255
    775a:	7f ef       	ldi	r23, 0xFF	; 255
    775c:	c3 01       	movw	r24, r6
    775e:	0e 94 c0 41 	call	0x8380	; 0x8380 <strnlen_P>
    7762:	5c 01       	movw	r10, r24
    7764:	00 68       	ori	r16, 0x80	; 128
    7766:	03 fd       	sbrc	r16, 3
    7768:	1c c0       	rjmp	.+56     	; 0x77a2 <vfprintf+0x536>
    776a:	06 c0       	rjmp	.+12     	; 0x7778 <vfprintf+0x50c>
    776c:	80 e2       	ldi	r24, 0x20	; 32
    776e:	90 e0       	ldi	r25, 0x00	; 0
    7770:	b6 01       	movw	r22, r12
    7772:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    7776:	fa 94       	dec	r15
    7778:	8f 2d       	mov	r24, r15
    777a:	90 e0       	ldi	r25, 0x00	; 0
    777c:	a8 16       	cp	r10, r24
    777e:	b9 06       	cpc	r11, r25
    7780:	a8 f3       	brcs	.-22     	; 0x776c <vfprintf+0x500>
    7782:	0f c0       	rjmp	.+30     	; 0x77a2 <vfprintf+0x536>
    7784:	f3 01       	movw	r30, r6
    7786:	07 fd       	sbrc	r16, 7
    7788:	85 91       	lpm	r24, Z+
    778a:	07 ff       	sbrs	r16, 7
    778c:	81 91       	ld	r24, Z+
    778e:	3f 01       	movw	r6, r30
    7790:	90 e0       	ldi	r25, 0x00	; 0
    7792:	b6 01       	movw	r22, r12
    7794:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    7798:	f1 10       	cpse	r15, r1
    779a:	fa 94       	dec	r15
    779c:	08 94       	sec
    779e:	a1 08       	sbc	r10, r1
    77a0:	b1 08       	sbc	r11, r1
    77a2:	a1 14       	cp	r10, r1
    77a4:	b1 04       	cpc	r11, r1
    77a6:	71 f7       	brne	.-36     	; 0x7784 <vfprintf+0x518>
    77a8:	ed c0       	rjmp	.+474    	; 0x7984 <vfprintf+0x718>
    77aa:	84 36       	cpi	r24, 0x64	; 100
    77ac:	11 f0       	breq	.+4      	; 0x77b2 <vfprintf+0x546>
    77ae:	89 36       	cpi	r24, 0x69	; 105
    77b0:	61 f5       	brne	.+88     	; 0x780a <vfprintf+0x59e>
    77b2:	07 ff       	sbrs	r16, 7
    77b4:	0b c0       	rjmp	.+22     	; 0x77cc <vfprintf+0x560>
    77b6:	9a 01       	movw	r18, r20
    77b8:	2c 5f       	subi	r18, 0xFC	; 252
    77ba:	3f 4f       	sbci	r19, 0xFF	; 255
    77bc:	3d 87       	std	Y+13, r19	; 0x0d
    77be:	2c 87       	std	Y+12, r18	; 0x0c
    77c0:	fa 01       	movw	r30, r20
    77c2:	60 81       	ld	r22, Z
    77c4:	71 81       	ldd	r23, Z+1	; 0x01
    77c6:	82 81       	ldd	r24, Z+2	; 0x02
    77c8:	93 81       	ldd	r25, Z+3	; 0x03
    77ca:	0c c0       	rjmp	.+24     	; 0x77e4 <vfprintf+0x578>
    77cc:	9a 01       	movw	r18, r20
    77ce:	2e 5f       	subi	r18, 0xFE	; 254
    77d0:	3f 4f       	sbci	r19, 0xFF	; 255
    77d2:	3d 87       	std	Y+13, r19	; 0x0d
    77d4:	2c 87       	std	Y+12, r18	; 0x0c
    77d6:	fa 01       	movw	r30, r20
    77d8:	60 81       	ld	r22, Z
    77da:	71 81       	ldd	r23, Z+1	; 0x01
    77dc:	88 27       	eor	r24, r24
    77de:	77 fd       	sbrc	r23, 7
    77e0:	80 95       	com	r24
    77e2:	98 2f       	mov	r25, r24
    77e4:	0f 76       	andi	r16, 0x6F	; 111
    77e6:	97 ff       	sbrs	r25, 7
    77e8:	08 c0       	rjmp	.+16     	; 0x77fa <vfprintf+0x58e>
    77ea:	90 95       	com	r25
    77ec:	80 95       	com	r24
    77ee:	70 95       	com	r23
    77f0:	61 95       	neg	r22
    77f2:	7f 4f       	sbci	r23, 0xFF	; 255
    77f4:	8f 4f       	sbci	r24, 0xFF	; 255
    77f6:	9f 4f       	sbci	r25, 0xFF	; 255
    77f8:	00 68       	ori	r16, 0x80	; 128
    77fa:	a1 01       	movw	r20, r2
    77fc:	2a e0       	ldi	r18, 0x0A	; 10
    77fe:	30 e0       	ldi	r19, 0x00	; 0
    7800:	0e 94 08 43 	call	0x8610	; 0x8610 <__ultoa_invert>
    7804:	98 2e       	mov	r9, r24
    7806:	92 18       	sub	r9, r2
    7808:	41 c0       	rjmp	.+130    	; 0x788c <vfprintf+0x620>
    780a:	85 37       	cpi	r24, 0x75	; 117
    780c:	21 f4       	brne	.+8      	; 0x7816 <vfprintf+0x5aa>
    780e:	0f 7e       	andi	r16, 0xEF	; 239
    7810:	2a e0       	ldi	r18, 0x0A	; 10
    7812:	30 e0       	ldi	r19, 0x00	; 0
    7814:	20 c0       	rjmp	.+64     	; 0x7856 <vfprintf+0x5ea>
    7816:	09 7f       	andi	r16, 0xF9	; 249
    7818:	8f 36       	cpi	r24, 0x6F	; 111
    781a:	a9 f0       	breq	.+42     	; 0x7846 <vfprintf+0x5da>
    781c:	80 37       	cpi	r24, 0x70	; 112
    781e:	20 f4       	brcc	.+8      	; 0x7828 <vfprintf+0x5bc>
    7820:	88 35       	cpi	r24, 0x58	; 88
    7822:	09 f0       	breq	.+2      	; 0x7826 <vfprintf+0x5ba>
    7824:	b2 c0       	rjmp	.+356    	; 0x798a <vfprintf+0x71e>
    7826:	0b c0       	rjmp	.+22     	; 0x783e <vfprintf+0x5d2>
    7828:	80 37       	cpi	r24, 0x70	; 112
    782a:	21 f0       	breq	.+8      	; 0x7834 <vfprintf+0x5c8>
    782c:	88 37       	cpi	r24, 0x78	; 120
    782e:	09 f0       	breq	.+2      	; 0x7832 <vfprintf+0x5c6>
    7830:	ac c0       	rjmp	.+344    	; 0x798a <vfprintf+0x71e>
    7832:	01 c0       	rjmp	.+2      	; 0x7836 <vfprintf+0x5ca>
    7834:	00 61       	ori	r16, 0x10	; 16
    7836:	04 ff       	sbrs	r16, 4
    7838:	09 c0       	rjmp	.+18     	; 0x784c <vfprintf+0x5e0>
    783a:	04 60       	ori	r16, 0x04	; 4
    783c:	07 c0       	rjmp	.+14     	; 0x784c <vfprintf+0x5e0>
    783e:	04 ff       	sbrs	r16, 4
    7840:	08 c0       	rjmp	.+16     	; 0x7852 <vfprintf+0x5e6>
    7842:	06 60       	ori	r16, 0x06	; 6
    7844:	06 c0       	rjmp	.+12     	; 0x7852 <vfprintf+0x5e6>
    7846:	28 e0       	ldi	r18, 0x08	; 8
    7848:	30 e0       	ldi	r19, 0x00	; 0
    784a:	05 c0       	rjmp	.+10     	; 0x7856 <vfprintf+0x5ea>
    784c:	20 e1       	ldi	r18, 0x10	; 16
    784e:	30 e0       	ldi	r19, 0x00	; 0
    7850:	02 c0       	rjmp	.+4      	; 0x7856 <vfprintf+0x5ea>
    7852:	20 e1       	ldi	r18, 0x10	; 16
    7854:	32 e0       	ldi	r19, 0x02	; 2
    7856:	07 ff       	sbrs	r16, 7
    7858:	0a c0       	rjmp	.+20     	; 0x786e <vfprintf+0x602>
    785a:	ca 01       	movw	r24, r20
    785c:	04 96       	adiw	r24, 0x04	; 4
    785e:	9d 87       	std	Y+13, r25	; 0x0d
    7860:	8c 87       	std	Y+12, r24	; 0x0c
    7862:	fa 01       	movw	r30, r20
    7864:	60 81       	ld	r22, Z
    7866:	71 81       	ldd	r23, Z+1	; 0x01
    7868:	82 81       	ldd	r24, Z+2	; 0x02
    786a:	93 81       	ldd	r25, Z+3	; 0x03
    786c:	09 c0       	rjmp	.+18     	; 0x7880 <vfprintf+0x614>
    786e:	ca 01       	movw	r24, r20
    7870:	02 96       	adiw	r24, 0x02	; 2
    7872:	9d 87       	std	Y+13, r25	; 0x0d
    7874:	8c 87       	std	Y+12, r24	; 0x0c
    7876:	fa 01       	movw	r30, r20
    7878:	60 81       	ld	r22, Z
    787a:	71 81       	ldd	r23, Z+1	; 0x01
    787c:	80 e0       	ldi	r24, 0x00	; 0
    787e:	90 e0       	ldi	r25, 0x00	; 0
    7880:	a1 01       	movw	r20, r2
    7882:	0e 94 08 43 	call	0x8610	; 0x8610 <__ultoa_invert>
    7886:	98 2e       	mov	r9, r24
    7888:	92 18       	sub	r9, r2
    788a:	0f 77       	andi	r16, 0x7F	; 127
    788c:	06 ff       	sbrs	r16, 6
    788e:	09 c0       	rjmp	.+18     	; 0x78a2 <vfprintf+0x636>
    7890:	0e 7f       	andi	r16, 0xFE	; 254
    7892:	91 16       	cp	r9, r17
    7894:	30 f4       	brcc	.+12     	; 0x78a2 <vfprintf+0x636>
    7896:	04 ff       	sbrs	r16, 4
    7898:	06 c0       	rjmp	.+12     	; 0x78a6 <vfprintf+0x63a>
    789a:	02 fd       	sbrc	r16, 2
    789c:	04 c0       	rjmp	.+8      	; 0x78a6 <vfprintf+0x63a>
    789e:	0f 7e       	andi	r16, 0xEF	; 239
    78a0:	02 c0       	rjmp	.+4      	; 0x78a6 <vfprintf+0x63a>
    78a2:	e9 2c       	mov	r14, r9
    78a4:	01 c0       	rjmp	.+2      	; 0x78a8 <vfprintf+0x63c>
    78a6:	e1 2e       	mov	r14, r17
    78a8:	80 2f       	mov	r24, r16
    78aa:	90 e0       	ldi	r25, 0x00	; 0
    78ac:	04 ff       	sbrs	r16, 4
    78ae:	0c c0       	rjmp	.+24     	; 0x78c8 <vfprintf+0x65c>
    78b0:	fe 01       	movw	r30, r28
    78b2:	e9 0d       	add	r30, r9
    78b4:	f1 1d       	adc	r31, r1
    78b6:	20 81       	ld	r18, Z
    78b8:	20 33       	cpi	r18, 0x30	; 48
    78ba:	11 f4       	brne	.+4      	; 0x78c0 <vfprintf+0x654>
    78bc:	09 7e       	andi	r16, 0xE9	; 233
    78be:	09 c0       	rjmp	.+18     	; 0x78d2 <vfprintf+0x666>
    78c0:	e3 94       	inc	r14
    78c2:	02 ff       	sbrs	r16, 2
    78c4:	06 c0       	rjmp	.+12     	; 0x78d2 <vfprintf+0x666>
    78c6:	04 c0       	rjmp	.+8      	; 0x78d0 <vfprintf+0x664>
    78c8:	86 78       	andi	r24, 0x86	; 134
    78ca:	90 70       	andi	r25, 0x00	; 0
    78cc:	00 97       	sbiw	r24, 0x00	; 0
    78ce:	09 f0       	breq	.+2      	; 0x78d2 <vfprintf+0x666>
    78d0:	e3 94       	inc	r14
    78d2:	a0 2e       	mov	r10, r16
    78d4:	bb 24       	eor	r11, r11
    78d6:	03 fd       	sbrc	r16, 3
    78d8:	14 c0       	rjmp	.+40     	; 0x7902 <vfprintf+0x696>
    78da:	00 ff       	sbrs	r16, 0
    78dc:	0f c0       	rjmp	.+30     	; 0x78fc <vfprintf+0x690>
    78de:	ef 14       	cp	r14, r15
    78e0:	28 f4       	brcc	.+10     	; 0x78ec <vfprintf+0x680>
    78e2:	19 2d       	mov	r17, r9
    78e4:	1f 0d       	add	r17, r15
    78e6:	1e 19       	sub	r17, r14
    78e8:	ef 2c       	mov	r14, r15
    78ea:	08 c0       	rjmp	.+16     	; 0x78fc <vfprintf+0x690>
    78ec:	19 2d       	mov	r17, r9
    78ee:	06 c0       	rjmp	.+12     	; 0x78fc <vfprintf+0x690>
    78f0:	80 e2       	ldi	r24, 0x20	; 32
    78f2:	90 e0       	ldi	r25, 0x00	; 0
    78f4:	b6 01       	movw	r22, r12
    78f6:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    78fa:	e3 94       	inc	r14
    78fc:	ef 14       	cp	r14, r15
    78fe:	c0 f3       	brcs	.-16     	; 0x78f0 <vfprintf+0x684>
    7900:	04 c0       	rjmp	.+8      	; 0x790a <vfprintf+0x69e>
    7902:	ef 14       	cp	r14, r15
    7904:	10 f4       	brcc	.+4      	; 0x790a <vfprintf+0x69e>
    7906:	fe 18       	sub	r15, r14
    7908:	01 c0       	rjmp	.+2      	; 0x790c <vfprintf+0x6a0>
    790a:	ff 24       	eor	r15, r15
    790c:	a4 fe       	sbrs	r10, 4
    790e:	0f c0       	rjmp	.+30     	; 0x792e <vfprintf+0x6c2>
    7910:	80 e3       	ldi	r24, 0x30	; 48
    7912:	90 e0       	ldi	r25, 0x00	; 0
    7914:	b6 01       	movw	r22, r12
    7916:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    791a:	a2 fe       	sbrs	r10, 2
    791c:	1f c0       	rjmp	.+62     	; 0x795c <vfprintf+0x6f0>
    791e:	a1 fe       	sbrs	r10, 1
    7920:	03 c0       	rjmp	.+6      	; 0x7928 <vfprintf+0x6bc>
    7922:	88 e5       	ldi	r24, 0x58	; 88
    7924:	90 e0       	ldi	r25, 0x00	; 0
    7926:	10 c0       	rjmp	.+32     	; 0x7948 <vfprintf+0x6dc>
    7928:	88 e7       	ldi	r24, 0x78	; 120
    792a:	90 e0       	ldi	r25, 0x00	; 0
    792c:	0d c0       	rjmp	.+26     	; 0x7948 <vfprintf+0x6dc>
    792e:	c5 01       	movw	r24, r10
    7930:	86 78       	andi	r24, 0x86	; 134
    7932:	90 70       	andi	r25, 0x00	; 0
    7934:	00 97       	sbiw	r24, 0x00	; 0
    7936:	91 f0       	breq	.+36     	; 0x795c <vfprintf+0x6f0>
    7938:	a1 fc       	sbrc	r10, 1
    793a:	02 c0       	rjmp	.+4      	; 0x7940 <vfprintf+0x6d4>
    793c:	80 e2       	ldi	r24, 0x20	; 32
    793e:	01 c0       	rjmp	.+2      	; 0x7942 <vfprintf+0x6d6>
    7940:	8b e2       	ldi	r24, 0x2B	; 43
    7942:	07 fd       	sbrc	r16, 7
    7944:	8d e2       	ldi	r24, 0x2D	; 45
    7946:	90 e0       	ldi	r25, 0x00	; 0
    7948:	b6 01       	movw	r22, r12
    794a:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    794e:	06 c0       	rjmp	.+12     	; 0x795c <vfprintf+0x6f0>
    7950:	80 e3       	ldi	r24, 0x30	; 48
    7952:	90 e0       	ldi	r25, 0x00	; 0
    7954:	b6 01       	movw	r22, r12
    7956:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    795a:	11 50       	subi	r17, 0x01	; 1
    795c:	91 16       	cp	r9, r17
    795e:	c0 f3       	brcs	.-16     	; 0x7950 <vfprintf+0x6e4>
    7960:	9a 94       	dec	r9
    7962:	f1 01       	movw	r30, r2
    7964:	e9 0d       	add	r30, r9
    7966:	f1 1d       	adc	r31, r1
    7968:	80 81       	ld	r24, Z
    796a:	90 e0       	ldi	r25, 0x00	; 0
    796c:	b6 01       	movw	r22, r12
    796e:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    7972:	99 20       	and	r9, r9
    7974:	a9 f7       	brne	.-22     	; 0x7960 <vfprintf+0x6f4>
    7976:	06 c0       	rjmp	.+12     	; 0x7984 <vfprintf+0x718>
    7978:	80 e2       	ldi	r24, 0x20	; 32
    797a:	90 e0       	ldi	r25, 0x00	; 0
    797c:	b6 01       	movw	r22, r12
    797e:	0e 94 63 42 	call	0x84c6	; 0x84c6 <fputc>
    7982:	fa 94       	dec	r15
    7984:	ff 20       	and	r15, r15
    7986:	c1 f7       	brne	.-16     	; 0x7978 <vfprintf+0x70c>
    7988:	95 cc       	rjmp	.-1750   	; 0x72b4 <vfprintf+0x48>
    798a:	f6 01       	movw	r30, r12
    798c:	26 81       	ldd	r18, Z+6	; 0x06
    798e:	37 81       	ldd	r19, Z+7	; 0x07
    7990:	02 c0       	rjmp	.+4      	; 0x7996 <vfprintf+0x72a>
    7992:	2f ef       	ldi	r18, 0xFF	; 255
    7994:	3f ef       	ldi	r19, 0xFF	; 255
    7996:	c9 01       	movw	r24, r18
    7998:	63 96       	adiw	r28, 0x13	; 19
    799a:	0f b6       	in	r0, 0x3f	; 63
    799c:	f8 94       	cli
    799e:	de bf       	out	0x3e, r29	; 62
    79a0:	0f be       	out	0x3f, r0	; 63
    79a2:	cd bf       	out	0x3d, r28	; 61
    79a4:	cf 91       	pop	r28
    79a6:	df 91       	pop	r29
    79a8:	1f 91       	pop	r17
    79aa:	0f 91       	pop	r16
    79ac:	ff 90       	pop	r15
    79ae:	ef 90       	pop	r14
    79b0:	df 90       	pop	r13
    79b2:	cf 90       	pop	r12
    79b4:	bf 90       	pop	r11
    79b6:	af 90       	pop	r10
    79b8:	9f 90       	pop	r9
    79ba:	8f 90       	pop	r8
    79bc:	7f 90       	pop	r7
    79be:	6f 90       	pop	r6
    79c0:	5f 90       	pop	r5
    79c2:	4f 90       	pop	r4
    79c4:	3f 90       	pop	r3
    79c6:	2f 90       	pop	r2
    79c8:	08 95       	ret

000079ca <__subsf3>:
    79ca:	50 58       	subi	r21, 0x80	; 128

000079cc <__addsf3>:
    79cc:	bb 27       	eor	r27, r27
    79ce:	aa 27       	eor	r26, r26
    79d0:	0e d0       	rcall	.+28     	; 0x79ee <__addsf3x>
    79d2:	48 c1       	rjmp	.+656    	; 0x7c64 <__fp_round>
    79d4:	39 d1       	rcall	.+626    	; 0x7c48 <__fp_pscA>
    79d6:	30 f0       	brcs	.+12     	; 0x79e4 <__addsf3+0x18>
    79d8:	3e d1       	rcall	.+636    	; 0x7c56 <__fp_pscB>
    79da:	20 f0       	brcs	.+8      	; 0x79e4 <__addsf3+0x18>
    79dc:	31 f4       	brne	.+12     	; 0x79ea <__addsf3+0x1e>
    79de:	9f 3f       	cpi	r25, 0xFF	; 255
    79e0:	11 f4       	brne	.+4      	; 0x79e6 <__addsf3+0x1a>
    79e2:	1e f4       	brtc	.+6      	; 0x79ea <__addsf3+0x1e>
    79e4:	2e c1       	rjmp	.+604    	; 0x7c42 <__fp_nan>
    79e6:	0e f4       	brtc	.+2      	; 0x79ea <__addsf3+0x1e>
    79e8:	e0 95       	com	r30
    79ea:	e7 fb       	bst	r30, 7
    79ec:	24 c1       	rjmp	.+584    	; 0x7c36 <__fp_inf>

000079ee <__addsf3x>:
    79ee:	e9 2f       	mov	r30, r25
    79f0:	4a d1       	rcall	.+660    	; 0x7c86 <__fp_split3>
    79f2:	80 f3       	brcs	.-32     	; 0x79d4 <__addsf3+0x8>
    79f4:	ba 17       	cp	r27, r26
    79f6:	62 07       	cpc	r22, r18
    79f8:	73 07       	cpc	r23, r19
    79fa:	84 07       	cpc	r24, r20
    79fc:	95 07       	cpc	r25, r21
    79fe:	18 f0       	brcs	.+6      	; 0x7a06 <__addsf3x+0x18>
    7a00:	71 f4       	brne	.+28     	; 0x7a1e <__addsf3x+0x30>
    7a02:	9e f5       	brtc	.+102    	; 0x7a6a <__addsf3x+0x7c>
    7a04:	62 c1       	rjmp	.+708    	; 0x7cca <__fp_zero>
    7a06:	0e f4       	brtc	.+2      	; 0x7a0a <__addsf3x+0x1c>
    7a08:	e0 95       	com	r30
    7a0a:	0b 2e       	mov	r0, r27
    7a0c:	ba 2f       	mov	r27, r26
    7a0e:	a0 2d       	mov	r26, r0
    7a10:	0b 01       	movw	r0, r22
    7a12:	b9 01       	movw	r22, r18
    7a14:	90 01       	movw	r18, r0
    7a16:	0c 01       	movw	r0, r24
    7a18:	ca 01       	movw	r24, r20
    7a1a:	a0 01       	movw	r20, r0
    7a1c:	11 24       	eor	r1, r1
    7a1e:	ff 27       	eor	r31, r31
    7a20:	59 1b       	sub	r21, r25
    7a22:	99 f0       	breq	.+38     	; 0x7a4a <__addsf3x+0x5c>
    7a24:	59 3f       	cpi	r21, 0xF9	; 249
    7a26:	50 f4       	brcc	.+20     	; 0x7a3c <__addsf3x+0x4e>
    7a28:	50 3e       	cpi	r21, 0xE0	; 224
    7a2a:	68 f1       	brcs	.+90     	; 0x7a86 <__addsf3x+0x98>
    7a2c:	1a 16       	cp	r1, r26
    7a2e:	f0 40       	sbci	r31, 0x00	; 0
    7a30:	a2 2f       	mov	r26, r18
    7a32:	23 2f       	mov	r18, r19
    7a34:	34 2f       	mov	r19, r20
    7a36:	44 27       	eor	r20, r20
    7a38:	58 5f       	subi	r21, 0xF8	; 248
    7a3a:	f3 cf       	rjmp	.-26     	; 0x7a22 <__addsf3x+0x34>
    7a3c:	46 95       	lsr	r20
    7a3e:	37 95       	ror	r19
    7a40:	27 95       	ror	r18
    7a42:	a7 95       	ror	r26
    7a44:	f0 40       	sbci	r31, 0x00	; 0
    7a46:	53 95       	inc	r21
    7a48:	c9 f7       	brne	.-14     	; 0x7a3c <__addsf3x+0x4e>
    7a4a:	7e f4       	brtc	.+30     	; 0x7a6a <__addsf3x+0x7c>
    7a4c:	1f 16       	cp	r1, r31
    7a4e:	ba 0b       	sbc	r27, r26
    7a50:	62 0b       	sbc	r22, r18
    7a52:	73 0b       	sbc	r23, r19
    7a54:	84 0b       	sbc	r24, r20
    7a56:	ba f0       	brmi	.+46     	; 0x7a86 <__addsf3x+0x98>
    7a58:	91 50       	subi	r25, 0x01	; 1
    7a5a:	a1 f0       	breq	.+40     	; 0x7a84 <__addsf3x+0x96>
    7a5c:	ff 0f       	add	r31, r31
    7a5e:	bb 1f       	adc	r27, r27
    7a60:	66 1f       	adc	r22, r22
    7a62:	77 1f       	adc	r23, r23
    7a64:	88 1f       	adc	r24, r24
    7a66:	c2 f7       	brpl	.-16     	; 0x7a58 <__addsf3x+0x6a>
    7a68:	0e c0       	rjmp	.+28     	; 0x7a86 <__addsf3x+0x98>
    7a6a:	ba 0f       	add	r27, r26
    7a6c:	62 1f       	adc	r22, r18
    7a6e:	73 1f       	adc	r23, r19
    7a70:	84 1f       	adc	r24, r20
    7a72:	48 f4       	brcc	.+18     	; 0x7a86 <__addsf3x+0x98>
    7a74:	87 95       	ror	r24
    7a76:	77 95       	ror	r23
    7a78:	67 95       	ror	r22
    7a7a:	b7 95       	ror	r27
    7a7c:	f7 95       	ror	r31
    7a7e:	9e 3f       	cpi	r25, 0xFE	; 254
    7a80:	08 f0       	brcs	.+2      	; 0x7a84 <__addsf3x+0x96>
    7a82:	b3 cf       	rjmp	.-154    	; 0x79ea <__addsf3+0x1e>
    7a84:	93 95       	inc	r25
    7a86:	88 0f       	add	r24, r24
    7a88:	08 f0       	brcs	.+2      	; 0x7a8c <__addsf3x+0x9e>
    7a8a:	99 27       	eor	r25, r25
    7a8c:	ee 0f       	add	r30, r30
    7a8e:	97 95       	ror	r25
    7a90:	87 95       	ror	r24
    7a92:	08 95       	ret

00007a94 <__divsf3>:
    7a94:	0c d0       	rcall	.+24     	; 0x7aae <__divsf3x>
    7a96:	e6 c0       	rjmp	.+460    	; 0x7c64 <__fp_round>
    7a98:	de d0       	rcall	.+444    	; 0x7c56 <__fp_pscB>
    7a9a:	40 f0       	brcs	.+16     	; 0x7aac <__divsf3+0x18>
    7a9c:	d5 d0       	rcall	.+426    	; 0x7c48 <__fp_pscA>
    7a9e:	30 f0       	brcs	.+12     	; 0x7aac <__divsf3+0x18>
    7aa0:	21 f4       	brne	.+8      	; 0x7aaa <__divsf3+0x16>
    7aa2:	5f 3f       	cpi	r21, 0xFF	; 255
    7aa4:	19 f0       	breq	.+6      	; 0x7aac <__divsf3+0x18>
    7aa6:	c7 c0       	rjmp	.+398    	; 0x7c36 <__fp_inf>
    7aa8:	51 11       	cpse	r21, r1
    7aaa:	10 c1       	rjmp	.+544    	; 0x7ccc <__fp_szero>
    7aac:	ca c0       	rjmp	.+404    	; 0x7c42 <__fp_nan>

00007aae <__divsf3x>:
    7aae:	eb d0       	rcall	.+470    	; 0x7c86 <__fp_split3>
    7ab0:	98 f3       	brcs	.-26     	; 0x7a98 <__divsf3+0x4>

00007ab2 <__divsf3_pse>:
    7ab2:	99 23       	and	r25, r25
    7ab4:	c9 f3       	breq	.-14     	; 0x7aa8 <__divsf3+0x14>
    7ab6:	55 23       	and	r21, r21
    7ab8:	b1 f3       	breq	.-20     	; 0x7aa6 <__divsf3+0x12>
    7aba:	95 1b       	sub	r25, r21
    7abc:	55 0b       	sbc	r21, r21
    7abe:	bb 27       	eor	r27, r27
    7ac0:	aa 27       	eor	r26, r26
    7ac2:	62 17       	cp	r22, r18
    7ac4:	73 07       	cpc	r23, r19
    7ac6:	84 07       	cpc	r24, r20
    7ac8:	38 f0       	brcs	.+14     	; 0x7ad8 <__divsf3_pse+0x26>
    7aca:	9f 5f       	subi	r25, 0xFF	; 255
    7acc:	5f 4f       	sbci	r21, 0xFF	; 255
    7ace:	22 0f       	add	r18, r18
    7ad0:	33 1f       	adc	r19, r19
    7ad2:	44 1f       	adc	r20, r20
    7ad4:	aa 1f       	adc	r26, r26
    7ad6:	a9 f3       	breq	.-22     	; 0x7ac2 <__divsf3_pse+0x10>
    7ad8:	33 d0       	rcall	.+102    	; 0x7b40 <__divsf3_pse+0x8e>
    7ada:	0e 2e       	mov	r0, r30
    7adc:	3a f0       	brmi	.+14     	; 0x7aec <__divsf3_pse+0x3a>
    7ade:	e0 e8       	ldi	r30, 0x80	; 128
    7ae0:	30 d0       	rcall	.+96     	; 0x7b42 <__divsf3_pse+0x90>
    7ae2:	91 50       	subi	r25, 0x01	; 1
    7ae4:	50 40       	sbci	r21, 0x00	; 0
    7ae6:	e6 95       	lsr	r30
    7ae8:	00 1c       	adc	r0, r0
    7aea:	ca f7       	brpl	.-14     	; 0x7ade <__divsf3_pse+0x2c>
    7aec:	29 d0       	rcall	.+82     	; 0x7b40 <__divsf3_pse+0x8e>
    7aee:	fe 2f       	mov	r31, r30
    7af0:	27 d0       	rcall	.+78     	; 0x7b40 <__divsf3_pse+0x8e>
    7af2:	66 0f       	add	r22, r22
    7af4:	77 1f       	adc	r23, r23
    7af6:	88 1f       	adc	r24, r24
    7af8:	bb 1f       	adc	r27, r27
    7afa:	26 17       	cp	r18, r22
    7afc:	37 07       	cpc	r19, r23
    7afe:	48 07       	cpc	r20, r24
    7b00:	ab 07       	cpc	r26, r27
    7b02:	b0 e8       	ldi	r27, 0x80	; 128
    7b04:	09 f0       	breq	.+2      	; 0x7b08 <__divsf3_pse+0x56>
    7b06:	bb 0b       	sbc	r27, r27
    7b08:	80 2d       	mov	r24, r0
    7b0a:	bf 01       	movw	r22, r30
    7b0c:	ff 27       	eor	r31, r31
    7b0e:	93 58       	subi	r25, 0x83	; 131
    7b10:	5f 4f       	sbci	r21, 0xFF	; 255
    7b12:	2a f0       	brmi	.+10     	; 0x7b1e <__divsf3_pse+0x6c>
    7b14:	9e 3f       	cpi	r25, 0xFE	; 254
    7b16:	51 05       	cpc	r21, r1
    7b18:	68 f0       	brcs	.+26     	; 0x7b34 <__divsf3_pse+0x82>
    7b1a:	8d c0       	rjmp	.+282    	; 0x7c36 <__fp_inf>
    7b1c:	d7 c0       	rjmp	.+430    	; 0x7ccc <__fp_szero>
    7b1e:	5f 3f       	cpi	r21, 0xFF	; 255
    7b20:	ec f3       	brlt	.-6      	; 0x7b1c <__divsf3_pse+0x6a>
    7b22:	98 3e       	cpi	r25, 0xE8	; 232
    7b24:	dc f3       	brlt	.-10     	; 0x7b1c <__divsf3_pse+0x6a>
    7b26:	86 95       	lsr	r24
    7b28:	77 95       	ror	r23
    7b2a:	67 95       	ror	r22
    7b2c:	b7 95       	ror	r27
    7b2e:	f7 95       	ror	r31
    7b30:	9f 5f       	subi	r25, 0xFF	; 255
    7b32:	c9 f7       	brne	.-14     	; 0x7b26 <__divsf3_pse+0x74>
    7b34:	88 0f       	add	r24, r24
    7b36:	91 1d       	adc	r25, r1
    7b38:	96 95       	lsr	r25
    7b3a:	87 95       	ror	r24
    7b3c:	97 f9       	bld	r25, 7
    7b3e:	08 95       	ret
    7b40:	e1 e0       	ldi	r30, 0x01	; 1
    7b42:	66 0f       	add	r22, r22
    7b44:	77 1f       	adc	r23, r23
    7b46:	88 1f       	adc	r24, r24
    7b48:	bb 1f       	adc	r27, r27
    7b4a:	62 17       	cp	r22, r18
    7b4c:	73 07       	cpc	r23, r19
    7b4e:	84 07       	cpc	r24, r20
    7b50:	ba 07       	cpc	r27, r26
    7b52:	20 f0       	brcs	.+8      	; 0x7b5c <__divsf3_pse+0xaa>
    7b54:	62 1b       	sub	r22, r18
    7b56:	73 0b       	sbc	r23, r19
    7b58:	84 0b       	sbc	r24, r20
    7b5a:	ba 0b       	sbc	r27, r26
    7b5c:	ee 1f       	adc	r30, r30
    7b5e:	88 f7       	brcc	.-30     	; 0x7b42 <__divsf3_pse+0x90>
    7b60:	e0 95       	com	r30
    7b62:	08 95       	ret

00007b64 <__fixunssfsi>:
    7b64:	98 d0       	rcall	.+304    	; 0x7c96 <__fp_splitA>
    7b66:	88 f0       	brcs	.+34     	; 0x7b8a <__fixunssfsi+0x26>
    7b68:	9f 57       	subi	r25, 0x7F	; 127
    7b6a:	90 f0       	brcs	.+36     	; 0x7b90 <__fixunssfsi+0x2c>
    7b6c:	b9 2f       	mov	r27, r25
    7b6e:	99 27       	eor	r25, r25
    7b70:	b7 51       	subi	r27, 0x17	; 23
    7b72:	a0 f0       	brcs	.+40     	; 0x7b9c <__fixunssfsi+0x38>
    7b74:	d1 f0       	breq	.+52     	; 0x7baa <__fixunssfsi+0x46>
    7b76:	66 0f       	add	r22, r22
    7b78:	77 1f       	adc	r23, r23
    7b7a:	88 1f       	adc	r24, r24
    7b7c:	99 1f       	adc	r25, r25
    7b7e:	1a f0       	brmi	.+6      	; 0x7b86 <__fixunssfsi+0x22>
    7b80:	ba 95       	dec	r27
    7b82:	c9 f7       	brne	.-14     	; 0x7b76 <__fixunssfsi+0x12>
    7b84:	12 c0       	rjmp	.+36     	; 0x7baa <__fixunssfsi+0x46>
    7b86:	b1 30       	cpi	r27, 0x01	; 1
    7b88:	81 f0       	breq	.+32     	; 0x7baa <__fixunssfsi+0x46>
    7b8a:	9f d0       	rcall	.+318    	; 0x7cca <__fp_zero>
    7b8c:	b1 e0       	ldi	r27, 0x01	; 1
    7b8e:	08 95       	ret
    7b90:	9c c0       	rjmp	.+312    	; 0x7cca <__fp_zero>
    7b92:	67 2f       	mov	r22, r23
    7b94:	78 2f       	mov	r23, r24
    7b96:	88 27       	eor	r24, r24
    7b98:	b8 5f       	subi	r27, 0xF8	; 248
    7b9a:	39 f0       	breq	.+14     	; 0x7baa <__fixunssfsi+0x46>
    7b9c:	b9 3f       	cpi	r27, 0xF9	; 249
    7b9e:	cc f3       	brlt	.-14     	; 0x7b92 <__fixunssfsi+0x2e>
    7ba0:	86 95       	lsr	r24
    7ba2:	77 95       	ror	r23
    7ba4:	67 95       	ror	r22
    7ba6:	b3 95       	inc	r27
    7ba8:	d9 f7       	brne	.-10     	; 0x7ba0 <__fixunssfsi+0x3c>
    7baa:	3e f4       	brtc	.+14     	; 0x7bba <__fixunssfsi+0x56>
    7bac:	90 95       	com	r25
    7bae:	80 95       	com	r24
    7bb0:	70 95       	com	r23
    7bb2:	61 95       	neg	r22
    7bb4:	7f 4f       	sbci	r23, 0xFF	; 255
    7bb6:	8f 4f       	sbci	r24, 0xFF	; 255
    7bb8:	9f 4f       	sbci	r25, 0xFF	; 255
    7bba:	08 95       	ret

00007bbc <__floatunsisf>:
    7bbc:	e8 94       	clt
    7bbe:	09 c0       	rjmp	.+18     	; 0x7bd2 <__floatsisf+0x12>

00007bc0 <__floatsisf>:
    7bc0:	97 fb       	bst	r25, 7
    7bc2:	3e f4       	brtc	.+14     	; 0x7bd2 <__floatsisf+0x12>
    7bc4:	90 95       	com	r25
    7bc6:	80 95       	com	r24
    7bc8:	70 95       	com	r23
    7bca:	61 95       	neg	r22
    7bcc:	7f 4f       	sbci	r23, 0xFF	; 255
    7bce:	8f 4f       	sbci	r24, 0xFF	; 255
    7bd0:	9f 4f       	sbci	r25, 0xFF	; 255
    7bd2:	99 23       	and	r25, r25
    7bd4:	a9 f0       	breq	.+42     	; 0x7c00 <__floatsisf+0x40>
    7bd6:	f9 2f       	mov	r31, r25
    7bd8:	96 e9       	ldi	r25, 0x96	; 150
    7bda:	bb 27       	eor	r27, r27
    7bdc:	93 95       	inc	r25
    7bde:	f6 95       	lsr	r31
    7be0:	87 95       	ror	r24
    7be2:	77 95       	ror	r23
    7be4:	67 95       	ror	r22
    7be6:	b7 95       	ror	r27
    7be8:	f1 11       	cpse	r31, r1
    7bea:	f8 cf       	rjmp	.-16     	; 0x7bdc <__floatsisf+0x1c>
    7bec:	fa f4       	brpl	.+62     	; 0x7c2c <__floatsisf+0x6c>
    7bee:	bb 0f       	add	r27, r27
    7bf0:	11 f4       	brne	.+4      	; 0x7bf6 <__floatsisf+0x36>
    7bf2:	60 ff       	sbrs	r22, 0
    7bf4:	1b c0       	rjmp	.+54     	; 0x7c2c <__floatsisf+0x6c>
    7bf6:	6f 5f       	subi	r22, 0xFF	; 255
    7bf8:	7f 4f       	sbci	r23, 0xFF	; 255
    7bfa:	8f 4f       	sbci	r24, 0xFF	; 255
    7bfc:	9f 4f       	sbci	r25, 0xFF	; 255
    7bfe:	16 c0       	rjmp	.+44     	; 0x7c2c <__floatsisf+0x6c>
    7c00:	88 23       	and	r24, r24
    7c02:	11 f0       	breq	.+4      	; 0x7c08 <__floatsisf+0x48>
    7c04:	96 e9       	ldi	r25, 0x96	; 150
    7c06:	11 c0       	rjmp	.+34     	; 0x7c2a <__floatsisf+0x6a>
    7c08:	77 23       	and	r23, r23
    7c0a:	21 f0       	breq	.+8      	; 0x7c14 <__floatsisf+0x54>
    7c0c:	9e e8       	ldi	r25, 0x8E	; 142
    7c0e:	87 2f       	mov	r24, r23
    7c10:	76 2f       	mov	r23, r22
    7c12:	05 c0       	rjmp	.+10     	; 0x7c1e <__floatsisf+0x5e>
    7c14:	66 23       	and	r22, r22
    7c16:	71 f0       	breq	.+28     	; 0x7c34 <__floatsisf+0x74>
    7c18:	96 e8       	ldi	r25, 0x86	; 134
    7c1a:	86 2f       	mov	r24, r22
    7c1c:	70 e0       	ldi	r23, 0x00	; 0
    7c1e:	60 e0       	ldi	r22, 0x00	; 0
    7c20:	2a f0       	brmi	.+10     	; 0x7c2c <__floatsisf+0x6c>
    7c22:	9a 95       	dec	r25
    7c24:	66 0f       	add	r22, r22
    7c26:	77 1f       	adc	r23, r23
    7c28:	88 1f       	adc	r24, r24
    7c2a:	da f7       	brpl	.-10     	; 0x7c22 <__floatsisf+0x62>
    7c2c:	88 0f       	add	r24, r24
    7c2e:	96 95       	lsr	r25
    7c30:	87 95       	ror	r24
    7c32:	97 f9       	bld	r25, 7
    7c34:	08 95       	ret

00007c36 <__fp_inf>:
    7c36:	97 f9       	bld	r25, 7
    7c38:	9f 67       	ori	r25, 0x7F	; 127
    7c3a:	80 e8       	ldi	r24, 0x80	; 128
    7c3c:	70 e0       	ldi	r23, 0x00	; 0
    7c3e:	60 e0       	ldi	r22, 0x00	; 0
    7c40:	08 95       	ret

00007c42 <__fp_nan>:
    7c42:	9f ef       	ldi	r25, 0xFF	; 255
    7c44:	80 ec       	ldi	r24, 0xC0	; 192
    7c46:	08 95       	ret

00007c48 <__fp_pscA>:
    7c48:	00 24       	eor	r0, r0
    7c4a:	0a 94       	dec	r0
    7c4c:	16 16       	cp	r1, r22
    7c4e:	17 06       	cpc	r1, r23
    7c50:	18 06       	cpc	r1, r24
    7c52:	09 06       	cpc	r0, r25
    7c54:	08 95       	ret

00007c56 <__fp_pscB>:
    7c56:	00 24       	eor	r0, r0
    7c58:	0a 94       	dec	r0
    7c5a:	12 16       	cp	r1, r18
    7c5c:	13 06       	cpc	r1, r19
    7c5e:	14 06       	cpc	r1, r20
    7c60:	05 06       	cpc	r0, r21
    7c62:	08 95       	ret

00007c64 <__fp_round>:
    7c64:	09 2e       	mov	r0, r25
    7c66:	03 94       	inc	r0
    7c68:	00 0c       	add	r0, r0
    7c6a:	11 f4       	brne	.+4      	; 0x7c70 <__fp_round+0xc>
    7c6c:	88 23       	and	r24, r24
    7c6e:	52 f0       	brmi	.+20     	; 0x7c84 <__fp_round+0x20>
    7c70:	bb 0f       	add	r27, r27
    7c72:	40 f4       	brcc	.+16     	; 0x7c84 <__fp_round+0x20>
    7c74:	bf 2b       	or	r27, r31
    7c76:	11 f4       	brne	.+4      	; 0x7c7c <__fp_round+0x18>
    7c78:	60 ff       	sbrs	r22, 0
    7c7a:	04 c0       	rjmp	.+8      	; 0x7c84 <__fp_round+0x20>
    7c7c:	6f 5f       	subi	r22, 0xFF	; 255
    7c7e:	7f 4f       	sbci	r23, 0xFF	; 255
    7c80:	8f 4f       	sbci	r24, 0xFF	; 255
    7c82:	9f 4f       	sbci	r25, 0xFF	; 255
    7c84:	08 95       	ret

00007c86 <__fp_split3>:
    7c86:	57 fd       	sbrc	r21, 7
    7c88:	90 58       	subi	r25, 0x80	; 128
    7c8a:	44 0f       	add	r20, r20
    7c8c:	55 1f       	adc	r21, r21
    7c8e:	59 f0       	breq	.+22     	; 0x7ca6 <__fp_splitA+0x10>
    7c90:	5f 3f       	cpi	r21, 0xFF	; 255
    7c92:	71 f0       	breq	.+28     	; 0x7cb0 <__fp_splitA+0x1a>
    7c94:	47 95       	ror	r20

00007c96 <__fp_splitA>:
    7c96:	88 0f       	add	r24, r24
    7c98:	97 fb       	bst	r25, 7
    7c9a:	99 1f       	adc	r25, r25
    7c9c:	61 f0       	breq	.+24     	; 0x7cb6 <__fp_splitA+0x20>
    7c9e:	9f 3f       	cpi	r25, 0xFF	; 255
    7ca0:	79 f0       	breq	.+30     	; 0x7cc0 <__fp_splitA+0x2a>
    7ca2:	87 95       	ror	r24
    7ca4:	08 95       	ret
    7ca6:	12 16       	cp	r1, r18
    7ca8:	13 06       	cpc	r1, r19
    7caa:	14 06       	cpc	r1, r20
    7cac:	55 1f       	adc	r21, r21
    7cae:	f2 cf       	rjmp	.-28     	; 0x7c94 <__fp_split3+0xe>
    7cb0:	46 95       	lsr	r20
    7cb2:	f1 df       	rcall	.-30     	; 0x7c96 <__fp_splitA>
    7cb4:	08 c0       	rjmp	.+16     	; 0x7cc6 <__fp_splitA+0x30>
    7cb6:	16 16       	cp	r1, r22
    7cb8:	17 06       	cpc	r1, r23
    7cba:	18 06       	cpc	r1, r24
    7cbc:	99 1f       	adc	r25, r25
    7cbe:	f1 cf       	rjmp	.-30     	; 0x7ca2 <__fp_splitA+0xc>
    7cc0:	86 95       	lsr	r24
    7cc2:	71 05       	cpc	r23, r1
    7cc4:	61 05       	cpc	r22, r1
    7cc6:	08 94       	sec
    7cc8:	08 95       	ret

00007cca <__fp_zero>:
    7cca:	e8 94       	clt

00007ccc <__fp_szero>:
    7ccc:	bb 27       	eor	r27, r27
    7cce:	66 27       	eor	r22, r22
    7cd0:	77 27       	eor	r23, r23
    7cd2:	cb 01       	movw	r24, r22
    7cd4:	97 f9       	bld	r25, 7
    7cd6:	08 95       	ret

00007cd8 <__gesf2>:
    7cd8:	28 d1       	rcall	.+592    	; 0x7f2a <__fp_cmp>
    7cda:	08 f4       	brcc	.+2      	; 0x7cde <__gesf2+0x6>
    7cdc:	8f ef       	ldi	r24, 0xFF	; 255
    7cde:	08 95       	ret
    7ce0:	0e f0       	brts	.+2      	; 0x7ce4 <__gesf2+0xc>
    7ce2:	47 c1       	rjmp	.+654    	; 0x7f72 <__fp_mpack>
    7ce4:	ae cf       	rjmp	.-164    	; 0x7c42 <__fp_nan>
    7ce6:	68 94       	set
    7ce8:	a6 cf       	rjmp	.-180    	; 0x7c36 <__fp_inf>

00007cea <log>:
    7cea:	d5 df       	rcall	.-86     	; 0x7c96 <__fp_splitA>
    7cec:	c8 f3       	brcs	.-14     	; 0x7ce0 <__gesf2+0x8>
    7cee:	99 23       	and	r25, r25
    7cf0:	d1 f3       	breq	.-12     	; 0x7ce6 <__gesf2+0xe>
    7cf2:	c6 f3       	brts	.-16     	; 0x7ce4 <__gesf2+0xc>
    7cf4:	df 93       	push	r29
    7cf6:	cf 93       	push	r28
    7cf8:	1f 93       	push	r17
    7cfa:	0f 93       	push	r16
    7cfc:	ff 92       	push	r15
    7cfe:	c9 2f       	mov	r28, r25
    7d00:	dd 27       	eor	r29, r29
    7d02:	88 23       	and	r24, r24
    7d04:	2a f0       	brmi	.+10     	; 0x7d10 <log+0x26>
    7d06:	21 97       	sbiw	r28, 0x01	; 1
    7d08:	66 0f       	add	r22, r22
    7d0a:	77 1f       	adc	r23, r23
    7d0c:	88 1f       	adc	r24, r24
    7d0e:	da f7       	brpl	.-10     	; 0x7d06 <log+0x1c>
    7d10:	20 e0       	ldi	r18, 0x00	; 0
    7d12:	30 e0       	ldi	r19, 0x00	; 0
    7d14:	40 e8       	ldi	r20, 0x80	; 128
    7d16:	5f eb       	ldi	r21, 0xBF	; 191
    7d18:	9f e3       	ldi	r25, 0x3F	; 63
    7d1a:	88 39       	cpi	r24, 0x98	; 152
    7d1c:	20 f0       	brcs	.+8      	; 0x7d26 <log+0x3c>
    7d1e:	80 3e       	cpi	r24, 0xE0	; 224
    7d20:	30 f0       	brcs	.+12     	; 0x7d2e <log+0x44>
    7d22:	21 96       	adiw	r28, 0x01	; 1
    7d24:	8f 77       	andi	r24, 0x7F	; 127
    7d26:	52 de       	rcall	.-860    	; 0x79cc <__addsf3>
    7d28:	e8 eb       	ldi	r30, 0xB8	; 184
    7d2a:	f0 e0       	ldi	r31, 0x00	; 0
    7d2c:	03 c0       	rjmp	.+6      	; 0x7d34 <log+0x4a>
    7d2e:	4e de       	rcall	.-868    	; 0x79cc <__addsf3>
    7d30:	e5 ee       	ldi	r30, 0xE5	; 229
    7d32:	f0 e0       	ldi	r31, 0x00	; 0
    7d34:	2c d1       	rcall	.+600    	; 0x7f8e <__fp_powser>
    7d36:	8b 01       	movw	r16, r22
    7d38:	be 01       	movw	r22, r28
    7d3a:	ec 01       	movw	r28, r24
    7d3c:	fb 2e       	mov	r15, r27
    7d3e:	6f 57       	subi	r22, 0x7F	; 127
    7d40:	71 09       	sbc	r23, r1
    7d42:	75 95       	asr	r23
    7d44:	77 1f       	adc	r23, r23
    7d46:	88 0b       	sbc	r24, r24
    7d48:	99 0b       	sbc	r25, r25
    7d4a:	3a df       	rcall	.-396    	; 0x7bc0 <__floatsisf>
    7d4c:	28 e1       	ldi	r18, 0x18	; 24
    7d4e:	32 e7       	ldi	r19, 0x72	; 114
    7d50:	41 e3       	ldi	r20, 0x31	; 49
    7d52:	5f e3       	ldi	r21, 0x3F	; 63
    7d54:	16 d0       	rcall	.+44     	; 0x7d82 <__mulsf3x>
    7d56:	af 2d       	mov	r26, r15
    7d58:	98 01       	movw	r18, r16
    7d5a:	ae 01       	movw	r20, r28
    7d5c:	ff 90       	pop	r15
    7d5e:	0f 91       	pop	r16
    7d60:	1f 91       	pop	r17
    7d62:	cf 91       	pop	r28
    7d64:	df 91       	pop	r29
    7d66:	43 de       	rcall	.-890    	; 0x79ee <__addsf3x>
    7d68:	7d cf       	rjmp	.-262    	; 0x7c64 <__fp_round>

00007d6a <__mulsf3>:
    7d6a:	0b d0       	rcall	.+22     	; 0x7d82 <__mulsf3x>
    7d6c:	7b cf       	rjmp	.-266    	; 0x7c64 <__fp_round>
    7d6e:	6c df       	rcall	.-296    	; 0x7c48 <__fp_pscA>
    7d70:	28 f0       	brcs	.+10     	; 0x7d7c <__mulsf3+0x12>
    7d72:	71 df       	rcall	.-286    	; 0x7c56 <__fp_pscB>
    7d74:	18 f0       	brcs	.+6      	; 0x7d7c <__mulsf3+0x12>
    7d76:	95 23       	and	r25, r21
    7d78:	09 f0       	breq	.+2      	; 0x7d7c <__mulsf3+0x12>
    7d7a:	5d cf       	rjmp	.-326    	; 0x7c36 <__fp_inf>
    7d7c:	62 cf       	rjmp	.-316    	; 0x7c42 <__fp_nan>
    7d7e:	11 24       	eor	r1, r1
    7d80:	a5 cf       	rjmp	.-182    	; 0x7ccc <__fp_szero>

00007d82 <__mulsf3x>:
    7d82:	81 df       	rcall	.-254    	; 0x7c86 <__fp_split3>
    7d84:	a0 f3       	brcs	.-24     	; 0x7d6e <__mulsf3+0x4>

00007d86 <__mulsf3_pse>:
    7d86:	95 9f       	mul	r25, r21
    7d88:	d1 f3       	breq	.-12     	; 0x7d7e <__mulsf3+0x14>
    7d8a:	95 0f       	add	r25, r21
    7d8c:	50 e0       	ldi	r21, 0x00	; 0
    7d8e:	55 1f       	adc	r21, r21
    7d90:	62 9f       	mul	r22, r18
    7d92:	f0 01       	movw	r30, r0
    7d94:	72 9f       	mul	r23, r18
    7d96:	bb 27       	eor	r27, r27
    7d98:	f0 0d       	add	r31, r0
    7d9a:	b1 1d       	adc	r27, r1
    7d9c:	63 9f       	mul	r22, r19
    7d9e:	aa 27       	eor	r26, r26
    7da0:	f0 0d       	add	r31, r0
    7da2:	b1 1d       	adc	r27, r1
    7da4:	aa 1f       	adc	r26, r26
    7da6:	64 9f       	mul	r22, r20
    7da8:	66 27       	eor	r22, r22
    7daa:	b0 0d       	add	r27, r0
    7dac:	a1 1d       	adc	r26, r1
    7dae:	66 1f       	adc	r22, r22
    7db0:	82 9f       	mul	r24, r18
    7db2:	22 27       	eor	r18, r18
    7db4:	b0 0d       	add	r27, r0
    7db6:	a1 1d       	adc	r26, r1
    7db8:	62 1f       	adc	r22, r18
    7dba:	73 9f       	mul	r23, r19
    7dbc:	b0 0d       	add	r27, r0
    7dbe:	a1 1d       	adc	r26, r1
    7dc0:	62 1f       	adc	r22, r18
    7dc2:	83 9f       	mul	r24, r19
    7dc4:	a0 0d       	add	r26, r0
    7dc6:	61 1d       	adc	r22, r1
    7dc8:	22 1f       	adc	r18, r18
    7dca:	74 9f       	mul	r23, r20
    7dcc:	33 27       	eor	r19, r19
    7dce:	a0 0d       	add	r26, r0
    7dd0:	61 1d       	adc	r22, r1
    7dd2:	23 1f       	adc	r18, r19
    7dd4:	84 9f       	mul	r24, r20
    7dd6:	60 0d       	add	r22, r0
    7dd8:	21 1d       	adc	r18, r1
    7dda:	82 2f       	mov	r24, r18
    7ddc:	76 2f       	mov	r23, r22
    7dde:	6a 2f       	mov	r22, r26
    7de0:	11 24       	eor	r1, r1
    7de2:	9f 57       	subi	r25, 0x7F	; 127
    7de4:	50 40       	sbci	r21, 0x00	; 0
    7de6:	8a f0       	brmi	.+34     	; 0x7e0a <__mulsf3_pse+0x84>
    7de8:	e1 f0       	breq	.+56     	; 0x7e22 <__mulsf3_pse+0x9c>
    7dea:	88 23       	and	r24, r24
    7dec:	4a f0       	brmi	.+18     	; 0x7e00 <__mulsf3_pse+0x7a>
    7dee:	ee 0f       	add	r30, r30
    7df0:	ff 1f       	adc	r31, r31
    7df2:	bb 1f       	adc	r27, r27
    7df4:	66 1f       	adc	r22, r22
    7df6:	77 1f       	adc	r23, r23
    7df8:	88 1f       	adc	r24, r24
    7dfa:	91 50       	subi	r25, 0x01	; 1
    7dfc:	50 40       	sbci	r21, 0x00	; 0
    7dfe:	a9 f7       	brne	.-22     	; 0x7dea <__mulsf3_pse+0x64>
    7e00:	9e 3f       	cpi	r25, 0xFE	; 254
    7e02:	51 05       	cpc	r21, r1
    7e04:	70 f0       	brcs	.+28     	; 0x7e22 <__mulsf3_pse+0x9c>
    7e06:	17 cf       	rjmp	.-466    	; 0x7c36 <__fp_inf>
    7e08:	61 cf       	rjmp	.-318    	; 0x7ccc <__fp_szero>
    7e0a:	5f 3f       	cpi	r21, 0xFF	; 255
    7e0c:	ec f3       	brlt	.-6      	; 0x7e08 <__mulsf3_pse+0x82>
    7e0e:	98 3e       	cpi	r25, 0xE8	; 232
    7e10:	dc f3       	brlt	.-10     	; 0x7e08 <__mulsf3_pse+0x82>
    7e12:	86 95       	lsr	r24
    7e14:	77 95       	ror	r23
    7e16:	67 95       	ror	r22
    7e18:	b7 95       	ror	r27
    7e1a:	f7 95       	ror	r31
    7e1c:	e7 95       	ror	r30
    7e1e:	9f 5f       	subi	r25, 0xFF	; 255
    7e20:	c1 f7       	brne	.-16     	; 0x7e12 <__mulsf3_pse+0x8c>
    7e22:	fe 2b       	or	r31, r30
    7e24:	88 0f       	add	r24, r24
    7e26:	91 1d       	adc	r25, r1
    7e28:	96 95       	lsr	r25
    7e2a:	87 95       	ror	r24
    7e2c:	97 f9       	bld	r25, 7
    7e2e:	08 95       	ret

00007e30 <pow>:
    7e30:	fa 01       	movw	r30, r20
    7e32:	ee 0f       	add	r30, r30
    7e34:	ff 1f       	adc	r31, r31
    7e36:	30 96       	adiw	r30, 0x00	; 0
    7e38:	21 05       	cpc	r18, r1
    7e3a:	31 05       	cpc	r19, r1
    7e3c:	99 f1       	breq	.+102    	; 0x7ea4 <pow+0x74>
    7e3e:	61 15       	cp	r22, r1
    7e40:	71 05       	cpc	r23, r1
    7e42:	61 f4       	brne	.+24     	; 0x7e5c <pow+0x2c>
    7e44:	80 38       	cpi	r24, 0x80	; 128
    7e46:	bf e3       	ldi	r27, 0x3F	; 63
    7e48:	9b 07       	cpc	r25, r27
    7e4a:	49 f1       	breq	.+82     	; 0x7e9e <pow+0x6e>
    7e4c:	68 94       	set
    7e4e:	90 38       	cpi	r25, 0x80	; 128
    7e50:	81 05       	cpc	r24, r1
    7e52:	61 f0       	breq	.+24     	; 0x7e6c <pow+0x3c>
    7e54:	80 38       	cpi	r24, 0x80	; 128
    7e56:	bf ef       	ldi	r27, 0xFF	; 255
    7e58:	9b 07       	cpc	r25, r27
    7e5a:	41 f0       	breq	.+16     	; 0x7e6c <pow+0x3c>
    7e5c:	99 23       	and	r25, r25
    7e5e:	42 f5       	brpl	.+80     	; 0x7eb0 <pow+0x80>
    7e60:	ff 3f       	cpi	r31, 0xFF	; 255
    7e62:	e1 05       	cpc	r30, r1
    7e64:	31 05       	cpc	r19, r1
    7e66:	21 05       	cpc	r18, r1
    7e68:	11 f1       	breq	.+68     	; 0x7eae <pow+0x7e>
    7e6a:	e8 94       	clt
    7e6c:	08 94       	sec
    7e6e:	e7 95       	ror	r30
    7e70:	d9 01       	movw	r26, r18
    7e72:	aa 23       	and	r26, r26
    7e74:	29 f4       	brne	.+10     	; 0x7e80 <pow+0x50>
    7e76:	ab 2f       	mov	r26, r27
    7e78:	be 2f       	mov	r27, r30
    7e7a:	f8 5f       	subi	r31, 0xF8	; 248
    7e7c:	d0 f3       	brcs	.-12     	; 0x7e72 <pow+0x42>
    7e7e:	10 c0       	rjmp	.+32     	; 0x7ea0 <pow+0x70>
    7e80:	ff 5f       	subi	r31, 0xFF	; 255
    7e82:	70 f4       	brcc	.+28     	; 0x7ea0 <pow+0x70>
    7e84:	a6 95       	lsr	r26
    7e86:	e0 f7       	brcc	.-8      	; 0x7e80 <pow+0x50>
    7e88:	f7 39       	cpi	r31, 0x97	; 151
    7e8a:	50 f0       	brcs	.+20     	; 0x7ea0 <pow+0x70>
    7e8c:	19 f0       	breq	.+6      	; 0x7e94 <pow+0x64>
    7e8e:	ff 3a       	cpi	r31, 0xAF	; 175
    7e90:	38 f4       	brcc	.+14     	; 0x7ea0 <pow+0x70>
    7e92:	9f 77       	andi	r25, 0x7F	; 127
    7e94:	9f 93       	push	r25
    7e96:	0c d0       	rcall	.+24     	; 0x7eb0 <pow+0x80>
    7e98:	0f 90       	pop	r0
    7e9a:	07 fc       	sbrc	r0, 7
    7e9c:	90 58       	subi	r25, 0x80	; 128
    7e9e:	08 95       	ret
    7ea0:	3e f0       	brts	.+14     	; 0x7eb0 <pow+0x80>
    7ea2:	cf ce       	rjmp	.-610    	; 0x7c42 <__fp_nan>
    7ea4:	60 e0       	ldi	r22, 0x00	; 0
    7ea6:	70 e0       	ldi	r23, 0x00	; 0
    7ea8:	80 e8       	ldi	r24, 0x80	; 128
    7eaa:	9f e3       	ldi	r25, 0x3F	; 63
    7eac:	08 95       	ret
    7eae:	4f e7       	ldi	r20, 0x7F	; 127
    7eb0:	9f 77       	andi	r25, 0x7F	; 127
    7eb2:	5f 93       	push	r21
    7eb4:	4f 93       	push	r20
    7eb6:	3f 93       	push	r19
    7eb8:	2f 93       	push	r18
    7eba:	17 df       	rcall	.-466    	; 0x7cea <log>
    7ebc:	2f 91       	pop	r18
    7ebe:	3f 91       	pop	r19
    7ec0:	4f 91       	pop	r20
    7ec2:	5f 91       	pop	r21
    7ec4:	52 df       	rcall	.-348    	; 0x7d6a <__mulsf3>
    7ec6:	05 c0       	rjmp	.+10     	; 0x7ed2 <exp>
    7ec8:	19 f4       	brne	.+6      	; 0x7ed0 <pow+0xa0>
    7eca:	0e f0       	brts	.+2      	; 0x7ece <pow+0x9e>
    7ecc:	b4 ce       	rjmp	.-664    	; 0x7c36 <__fp_inf>
    7ece:	fd ce       	rjmp	.-518    	; 0x7cca <__fp_zero>
    7ed0:	b8 ce       	rjmp	.-656    	; 0x7c42 <__fp_nan>

00007ed2 <exp>:
    7ed2:	e1 de       	rcall	.-574    	; 0x7c96 <__fp_splitA>
    7ed4:	c8 f3       	brcs	.-14     	; 0x7ec8 <pow+0x98>
    7ed6:	96 38       	cpi	r25, 0x86	; 134
    7ed8:	c0 f7       	brcc	.-16     	; 0x7eca <pow+0x9a>
    7eda:	07 f8       	bld	r0, 7
    7edc:	0f 92       	push	r0
    7ede:	e8 94       	clt
    7ee0:	2b e3       	ldi	r18, 0x3B	; 59
    7ee2:	3a ea       	ldi	r19, 0xAA	; 170
    7ee4:	48 eb       	ldi	r20, 0xB8	; 184
    7ee6:	5f e7       	ldi	r21, 0x7F	; 127
    7ee8:	4e df       	rcall	.-356    	; 0x7d86 <__mulsf3_pse>
    7eea:	0f 92       	push	r0
    7eec:	0f 92       	push	r0
    7eee:	0f 92       	push	r0
    7ef0:	4d b7       	in	r20, 0x3d	; 61
    7ef2:	5e b7       	in	r21, 0x3e	; 62
    7ef4:	0f 92       	push	r0
    7ef6:	ad d0       	rcall	.+346    	; 0x8052 <modf>
    7ef8:	e2 e1       	ldi	r30, 0x12	; 18
    7efa:	f1 e0       	ldi	r31, 0x01	; 1
    7efc:	48 d0       	rcall	.+144    	; 0x7f8e <__fp_powser>
    7efe:	4f 91       	pop	r20
    7f00:	5f 91       	pop	r21
    7f02:	ef 91       	pop	r30
    7f04:	ff 91       	pop	r31
    7f06:	e5 95       	asr	r30
    7f08:	ee 1f       	adc	r30, r30
    7f0a:	ff 1f       	adc	r31, r31
    7f0c:	49 f0       	breq	.+18     	; 0x7f20 <exp+0x4e>
    7f0e:	fe 57       	subi	r31, 0x7E	; 126
    7f10:	e0 68       	ori	r30, 0x80	; 128
    7f12:	44 27       	eor	r20, r20
    7f14:	ee 0f       	add	r30, r30
    7f16:	44 1f       	adc	r20, r20
    7f18:	fa 95       	dec	r31
    7f1a:	e1 f7       	brne	.-8      	; 0x7f14 <exp+0x42>
    7f1c:	41 95       	neg	r20
    7f1e:	55 0b       	sbc	r21, r21
    7f20:	64 d0       	rcall	.+200    	; 0x7fea <ldexp>
    7f22:	0f 90       	pop	r0
    7f24:	07 fe       	sbrs	r0, 7
    7f26:	58 c0       	rjmp	.+176    	; 0x7fd8 <inverse>
    7f28:	08 95       	ret

00007f2a <__fp_cmp>:
    7f2a:	99 0f       	add	r25, r25
    7f2c:	00 08       	sbc	r0, r0
    7f2e:	55 0f       	add	r21, r21
    7f30:	aa 0b       	sbc	r26, r26
    7f32:	e0 e8       	ldi	r30, 0x80	; 128
    7f34:	fe ef       	ldi	r31, 0xFE	; 254
    7f36:	16 16       	cp	r1, r22
    7f38:	17 06       	cpc	r1, r23
    7f3a:	e8 07       	cpc	r30, r24
    7f3c:	f9 07       	cpc	r31, r25
    7f3e:	c0 f0       	brcs	.+48     	; 0x7f70 <__fp_cmp+0x46>
    7f40:	12 16       	cp	r1, r18
    7f42:	13 06       	cpc	r1, r19
    7f44:	e4 07       	cpc	r30, r20
    7f46:	f5 07       	cpc	r31, r21
    7f48:	98 f0       	brcs	.+38     	; 0x7f70 <__fp_cmp+0x46>
    7f4a:	62 1b       	sub	r22, r18
    7f4c:	73 0b       	sbc	r23, r19
    7f4e:	84 0b       	sbc	r24, r20
    7f50:	95 0b       	sbc	r25, r21
    7f52:	39 f4       	brne	.+14     	; 0x7f62 <__fp_cmp+0x38>
    7f54:	0a 26       	eor	r0, r26
    7f56:	61 f0       	breq	.+24     	; 0x7f70 <__fp_cmp+0x46>
    7f58:	23 2b       	or	r18, r19
    7f5a:	24 2b       	or	r18, r20
    7f5c:	25 2b       	or	r18, r21
    7f5e:	21 f4       	brne	.+8      	; 0x7f68 <__fp_cmp+0x3e>
    7f60:	08 95       	ret
    7f62:	0a 26       	eor	r0, r26
    7f64:	09 f4       	brne	.+2      	; 0x7f68 <__fp_cmp+0x3e>
    7f66:	a1 40       	sbci	r26, 0x01	; 1
    7f68:	a6 95       	lsr	r26
    7f6a:	8f ef       	ldi	r24, 0xFF	; 255
    7f6c:	81 1d       	adc	r24, r1
    7f6e:	81 1d       	adc	r24, r1
    7f70:	08 95       	ret

00007f72 <__fp_mpack>:
    7f72:	9f 3f       	cpi	r25, 0xFF	; 255
    7f74:	31 f0       	breq	.+12     	; 0x7f82 <__fp_mpack_finite+0xc>

00007f76 <__fp_mpack_finite>:
    7f76:	91 50       	subi	r25, 0x01	; 1
    7f78:	20 f4       	brcc	.+8      	; 0x7f82 <__fp_mpack_finite+0xc>
    7f7a:	87 95       	ror	r24
    7f7c:	77 95       	ror	r23
    7f7e:	67 95       	ror	r22
    7f80:	b7 95       	ror	r27
    7f82:	88 0f       	add	r24, r24
    7f84:	91 1d       	adc	r25, r1
    7f86:	96 95       	lsr	r25
    7f88:	87 95       	ror	r24
    7f8a:	97 f9       	bld	r25, 7
    7f8c:	08 95       	ret

00007f8e <__fp_powser>:
    7f8e:	df 93       	push	r29
    7f90:	cf 93       	push	r28
    7f92:	1f 93       	push	r17
    7f94:	0f 93       	push	r16
    7f96:	ff 92       	push	r15
    7f98:	ef 92       	push	r14
    7f9a:	df 92       	push	r13
    7f9c:	7b 01       	movw	r14, r22
    7f9e:	8c 01       	movw	r16, r24
    7fa0:	68 94       	set
    7fa2:	05 c0       	rjmp	.+10     	; 0x7fae <__fp_powser+0x20>
    7fa4:	da 2e       	mov	r13, r26
    7fa6:	ef 01       	movw	r28, r30
    7fa8:	ec de       	rcall	.-552    	; 0x7d82 <__mulsf3x>
    7faa:	fe 01       	movw	r30, r28
    7fac:	e8 94       	clt
    7fae:	a5 91       	lpm	r26, Z+
    7fb0:	25 91       	lpm	r18, Z+
    7fb2:	35 91       	lpm	r19, Z+
    7fb4:	45 91       	lpm	r20, Z+
    7fb6:	55 91       	lpm	r21, Z+
    7fb8:	ae f3       	brts	.-22     	; 0x7fa4 <__fp_powser+0x16>
    7fba:	ef 01       	movw	r28, r30
    7fbc:	18 dd       	rcall	.-1488   	; 0x79ee <__addsf3x>
    7fbe:	fe 01       	movw	r30, r28
    7fc0:	97 01       	movw	r18, r14
    7fc2:	a8 01       	movw	r20, r16
    7fc4:	da 94       	dec	r13
    7fc6:	79 f7       	brne	.-34     	; 0x7fa6 <__fp_powser+0x18>
    7fc8:	df 90       	pop	r13
    7fca:	ef 90       	pop	r14
    7fcc:	ff 90       	pop	r15
    7fce:	0f 91       	pop	r16
    7fd0:	1f 91       	pop	r17
    7fd2:	cf 91       	pop	r28
    7fd4:	df 91       	pop	r29
    7fd6:	08 95       	ret

00007fd8 <inverse>:
    7fd8:	9b 01       	movw	r18, r22
    7fda:	ac 01       	movw	r20, r24
    7fdc:	60 e0       	ldi	r22, 0x00	; 0
    7fde:	70 e0       	ldi	r23, 0x00	; 0
    7fe0:	80 e8       	ldi	r24, 0x80	; 128
    7fe2:	9f e3       	ldi	r25, 0x3F	; 63
    7fe4:	57 cd       	rjmp	.-1362   	; 0x7a94 <__divsf3>
    7fe6:	27 ce       	rjmp	.-946    	; 0x7c36 <__fp_inf>
    7fe8:	c4 cf       	rjmp	.-120    	; 0x7f72 <__fp_mpack>

00007fea <ldexp>:
    7fea:	55 de       	rcall	.-854    	; 0x7c96 <__fp_splitA>
    7fec:	e8 f3       	brcs	.-6      	; 0x7fe8 <inverse+0x10>
    7fee:	99 23       	and	r25, r25
    7ff0:	d9 f3       	breq	.-10     	; 0x7fe8 <inverse+0x10>
    7ff2:	94 0f       	add	r25, r20
    7ff4:	51 1d       	adc	r21, r1
    7ff6:	bb f3       	brvs	.-18     	; 0x7fe6 <inverse+0xe>
    7ff8:	91 50       	subi	r25, 0x01	; 1
    7ffa:	50 40       	sbci	r21, 0x00	; 0
    7ffc:	94 f0       	brlt	.+36     	; 0x8022 <ldexp+0x38>
    7ffe:	59 f0       	breq	.+22     	; 0x8016 <ldexp+0x2c>
    8000:	88 23       	and	r24, r24
    8002:	32 f0       	brmi	.+12     	; 0x8010 <ldexp+0x26>
    8004:	66 0f       	add	r22, r22
    8006:	77 1f       	adc	r23, r23
    8008:	88 1f       	adc	r24, r24
    800a:	91 50       	subi	r25, 0x01	; 1
    800c:	50 40       	sbci	r21, 0x00	; 0
    800e:	c1 f7       	brne	.-16     	; 0x8000 <ldexp+0x16>
    8010:	9e 3f       	cpi	r25, 0xFE	; 254
    8012:	51 05       	cpc	r21, r1
    8014:	44 f7       	brge	.-48     	; 0x7fe6 <inverse+0xe>
    8016:	88 0f       	add	r24, r24
    8018:	91 1d       	adc	r25, r1
    801a:	96 95       	lsr	r25
    801c:	87 95       	ror	r24
    801e:	97 f9       	bld	r25, 7
    8020:	08 95       	ret
    8022:	5f 3f       	cpi	r21, 0xFF	; 255
    8024:	ac f0       	brlt	.+42     	; 0x8050 <ldexp+0x66>
    8026:	98 3e       	cpi	r25, 0xE8	; 232
    8028:	9c f0       	brlt	.+38     	; 0x8050 <ldexp+0x66>
    802a:	bb 27       	eor	r27, r27
    802c:	86 95       	lsr	r24
    802e:	77 95       	ror	r23
    8030:	67 95       	ror	r22
    8032:	b7 95       	ror	r27
    8034:	08 f4       	brcc	.+2      	; 0x8038 <ldexp+0x4e>
    8036:	b1 60       	ori	r27, 0x01	; 1
    8038:	93 95       	inc	r25
    803a:	c1 f7       	brne	.-16     	; 0x802c <ldexp+0x42>
    803c:	bb 0f       	add	r27, r27
    803e:	58 f7       	brcc	.-42     	; 0x8016 <ldexp+0x2c>
    8040:	11 f4       	brne	.+4      	; 0x8046 <ldexp+0x5c>
    8042:	60 ff       	sbrs	r22, 0
    8044:	e8 cf       	rjmp	.-48     	; 0x8016 <ldexp+0x2c>
    8046:	6f 5f       	subi	r22, 0xFF	; 255
    8048:	7f 4f       	sbci	r23, 0xFF	; 255
    804a:	8f 4f       	sbci	r24, 0xFF	; 255
    804c:	9f 4f       	sbci	r25, 0xFF	; 255
    804e:	e3 cf       	rjmp	.-58     	; 0x8016 <ldexp+0x2c>
    8050:	3d ce       	rjmp	.-902    	; 0x7ccc <__fp_szero>

00008052 <modf>:
    8052:	fa 01       	movw	r30, r20
    8054:	dc 01       	movw	r26, r24
    8056:	aa 0f       	add	r26, r26
    8058:	bb 1f       	adc	r27, r27
    805a:	9b 01       	movw	r18, r22
    805c:	ac 01       	movw	r20, r24
    805e:	bf 57       	subi	r27, 0x7F	; 127
    8060:	28 f4       	brcc	.+10     	; 0x806c <modf+0x1a>
    8062:	22 27       	eor	r18, r18
    8064:	33 27       	eor	r19, r19
    8066:	44 27       	eor	r20, r20
    8068:	50 78       	andi	r21, 0x80	; 128
    806a:	1f c0       	rjmp	.+62     	; 0x80aa <modf+0x58>
    806c:	b7 51       	subi	r27, 0x17	; 23
    806e:	88 f4       	brcc	.+34     	; 0x8092 <modf+0x40>
    8070:	ab 2f       	mov	r26, r27
    8072:	00 24       	eor	r0, r0
    8074:	46 95       	lsr	r20
    8076:	37 95       	ror	r19
    8078:	27 95       	ror	r18
    807a:	01 1c       	adc	r0, r1
    807c:	a3 95       	inc	r26
    807e:	d2 f3       	brmi	.-12     	; 0x8074 <modf+0x22>
    8080:	00 20       	and	r0, r0
    8082:	69 f0       	breq	.+26     	; 0x809e <modf+0x4c>
    8084:	22 0f       	add	r18, r18
    8086:	33 1f       	adc	r19, r19
    8088:	44 1f       	adc	r20, r20
    808a:	b3 95       	inc	r27
    808c:	da f3       	brmi	.-10     	; 0x8084 <modf+0x32>
    808e:	0d d0       	rcall	.+26     	; 0x80aa <modf+0x58>
    8090:	9c cc       	rjmp	.-1736   	; 0x79ca <__subsf3>
    8092:	61 30       	cpi	r22, 0x01	; 1
    8094:	71 05       	cpc	r23, r1
    8096:	a0 e8       	ldi	r26, 0x80	; 128
    8098:	8a 07       	cpc	r24, r26
    809a:	b9 46       	sbci	r27, 0x69	; 105
    809c:	30 f4       	brcc	.+12     	; 0x80aa <modf+0x58>
    809e:	9b 01       	movw	r18, r22
    80a0:	ac 01       	movw	r20, r24
    80a2:	66 27       	eor	r22, r22
    80a4:	77 27       	eor	r23, r23
    80a6:	88 27       	eor	r24, r24
    80a8:	90 78       	andi	r25, 0x80	; 128
    80aa:	30 96       	adiw	r30, 0x00	; 0
    80ac:	21 f0       	breq	.+8      	; 0x80b6 <modf+0x64>
    80ae:	20 83       	st	Z, r18
    80b0:	31 83       	std	Z+1, r19	; 0x01
    80b2:	42 83       	std	Z+2, r20	; 0x02
    80b4:	53 83       	std	Z+3, r21	; 0x03
    80b6:	08 95       	ret

000080b8 <__mulsi3>:
    80b8:	62 9f       	mul	r22, r18
    80ba:	d0 01       	movw	r26, r0
    80bc:	73 9f       	mul	r23, r19
    80be:	f0 01       	movw	r30, r0
    80c0:	82 9f       	mul	r24, r18
    80c2:	e0 0d       	add	r30, r0
    80c4:	f1 1d       	adc	r31, r1
    80c6:	64 9f       	mul	r22, r20
    80c8:	e0 0d       	add	r30, r0
    80ca:	f1 1d       	adc	r31, r1
    80cc:	92 9f       	mul	r25, r18
    80ce:	f0 0d       	add	r31, r0
    80d0:	83 9f       	mul	r24, r19
    80d2:	f0 0d       	add	r31, r0
    80d4:	74 9f       	mul	r23, r20
    80d6:	f0 0d       	add	r31, r0
    80d8:	65 9f       	mul	r22, r21
    80da:	f0 0d       	add	r31, r0
    80dc:	99 27       	eor	r25, r25
    80de:	72 9f       	mul	r23, r18
    80e0:	b0 0d       	add	r27, r0
    80e2:	e1 1d       	adc	r30, r1
    80e4:	f9 1f       	adc	r31, r25
    80e6:	63 9f       	mul	r22, r19
    80e8:	b0 0d       	add	r27, r0
    80ea:	e1 1d       	adc	r30, r1
    80ec:	f9 1f       	adc	r31, r25
    80ee:	bd 01       	movw	r22, r26
    80f0:	cf 01       	movw	r24, r30
    80f2:	11 24       	eor	r1, r1
    80f4:	08 95       	ret

000080f6 <__udivmodhi4>:
    80f6:	aa 1b       	sub	r26, r26
    80f8:	bb 1b       	sub	r27, r27
    80fa:	51 e1       	ldi	r21, 0x11	; 17
    80fc:	07 c0       	rjmp	.+14     	; 0x810c <__udivmodhi4_ep>

000080fe <__udivmodhi4_loop>:
    80fe:	aa 1f       	adc	r26, r26
    8100:	bb 1f       	adc	r27, r27
    8102:	a6 17       	cp	r26, r22
    8104:	b7 07       	cpc	r27, r23
    8106:	10 f0       	brcs	.+4      	; 0x810c <__udivmodhi4_ep>
    8108:	a6 1b       	sub	r26, r22
    810a:	b7 0b       	sbc	r27, r23

0000810c <__udivmodhi4_ep>:
    810c:	88 1f       	adc	r24, r24
    810e:	99 1f       	adc	r25, r25
    8110:	5a 95       	dec	r21
    8112:	a9 f7       	brne	.-22     	; 0x80fe <__udivmodhi4_loop>
    8114:	80 95       	com	r24
    8116:	90 95       	com	r25
    8118:	bc 01       	movw	r22, r24
    811a:	cd 01       	movw	r24, r26
    811c:	08 95       	ret

0000811e <__udivmodsi4>:
    811e:	a1 e2       	ldi	r26, 0x21	; 33
    8120:	1a 2e       	mov	r1, r26
    8122:	aa 1b       	sub	r26, r26
    8124:	bb 1b       	sub	r27, r27
    8126:	fd 01       	movw	r30, r26
    8128:	0d c0       	rjmp	.+26     	; 0x8144 <__udivmodsi4_ep>

0000812a <__udivmodsi4_loop>:
    812a:	aa 1f       	adc	r26, r26
    812c:	bb 1f       	adc	r27, r27
    812e:	ee 1f       	adc	r30, r30
    8130:	ff 1f       	adc	r31, r31
    8132:	a2 17       	cp	r26, r18
    8134:	b3 07       	cpc	r27, r19
    8136:	e4 07       	cpc	r30, r20
    8138:	f5 07       	cpc	r31, r21
    813a:	20 f0       	brcs	.+8      	; 0x8144 <__udivmodsi4_ep>
    813c:	a2 1b       	sub	r26, r18
    813e:	b3 0b       	sbc	r27, r19
    8140:	e4 0b       	sbc	r30, r20
    8142:	f5 0b       	sbc	r31, r21

00008144 <__udivmodsi4_ep>:
    8144:	66 1f       	adc	r22, r22
    8146:	77 1f       	adc	r23, r23
    8148:	88 1f       	adc	r24, r24
    814a:	99 1f       	adc	r25, r25
    814c:	1a 94       	dec	r1
    814e:	69 f7       	brne	.-38     	; 0x812a <__udivmodsi4_loop>
    8150:	60 95       	com	r22
    8152:	70 95       	com	r23
    8154:	80 95       	com	r24
    8156:	90 95       	com	r25
    8158:	9b 01       	movw	r18, r22
    815a:	ac 01       	movw	r20, r24
    815c:	bd 01       	movw	r22, r26
    815e:	cf 01       	movw	r24, r30
    8160:	08 95       	ret

00008162 <__prologue_saves__>:
    8162:	2f 92       	push	r2
    8164:	3f 92       	push	r3
    8166:	4f 92       	push	r4
    8168:	5f 92       	push	r5
    816a:	6f 92       	push	r6
    816c:	7f 92       	push	r7
    816e:	8f 92       	push	r8
    8170:	9f 92       	push	r9
    8172:	af 92       	push	r10
    8174:	bf 92       	push	r11
    8176:	cf 92       	push	r12
    8178:	df 92       	push	r13
    817a:	ef 92       	push	r14
    817c:	ff 92       	push	r15
    817e:	0f 93       	push	r16
    8180:	1f 93       	push	r17
    8182:	cf 93       	push	r28
    8184:	df 93       	push	r29
    8186:	cd b7       	in	r28, 0x3d	; 61
    8188:	de b7       	in	r29, 0x3e	; 62
    818a:	ca 1b       	sub	r28, r26
    818c:	db 0b       	sbc	r29, r27
    818e:	0f b6       	in	r0, 0x3f	; 63
    8190:	f8 94       	cli
    8192:	de bf       	out	0x3e, r29	; 62
    8194:	0f be       	out	0x3f, r0	; 63
    8196:	cd bf       	out	0x3d, r28	; 61
    8198:	09 94       	ijmp

0000819a <__epilogue_restores__>:
    819a:	2a 88       	ldd	r2, Y+18	; 0x12
    819c:	39 88       	ldd	r3, Y+17	; 0x11
    819e:	48 88       	ldd	r4, Y+16	; 0x10
    81a0:	5f 84       	ldd	r5, Y+15	; 0x0f
    81a2:	6e 84       	ldd	r6, Y+14	; 0x0e
    81a4:	7d 84       	ldd	r7, Y+13	; 0x0d
    81a6:	8c 84       	ldd	r8, Y+12	; 0x0c
    81a8:	9b 84       	ldd	r9, Y+11	; 0x0b
    81aa:	aa 84       	ldd	r10, Y+10	; 0x0a
    81ac:	b9 84       	ldd	r11, Y+9	; 0x09
    81ae:	c8 84       	ldd	r12, Y+8	; 0x08
    81b0:	df 80       	ldd	r13, Y+7	; 0x07
    81b2:	ee 80       	ldd	r14, Y+6	; 0x06
    81b4:	fd 80       	ldd	r15, Y+5	; 0x05
    81b6:	0c 81       	ldd	r16, Y+4	; 0x04
    81b8:	1b 81       	ldd	r17, Y+3	; 0x03
    81ba:	aa 81       	ldd	r26, Y+2	; 0x02
    81bc:	b9 81       	ldd	r27, Y+1	; 0x01
    81be:	ce 0f       	add	r28, r30
    81c0:	d1 1d       	adc	r29, r1
    81c2:	0f b6       	in	r0, 0x3f	; 63
    81c4:	f8 94       	cli
    81c6:	de bf       	out	0x3e, r29	; 62
    81c8:	0f be       	out	0x3f, r0	; 63
    81ca:	cd bf       	out	0x3d, r28	; 61
    81cc:	ed 01       	movw	r28, r26
    81ce:	08 95       	ret

000081d0 <__ftoa_engine>:
    81d0:	28 30       	cpi	r18, 0x08	; 8
    81d2:	08 f0       	brcs	.+2      	; 0x81d6 <__ftoa_engine+0x6>
    81d4:	27 e0       	ldi	r18, 0x07	; 7
    81d6:	33 27       	eor	r19, r19
    81d8:	da 01       	movw	r26, r20
    81da:	99 0f       	add	r25, r25
    81dc:	31 1d       	adc	r19, r1
    81de:	87 fd       	sbrc	r24, 7
    81e0:	91 60       	ori	r25, 0x01	; 1
    81e2:	00 96       	adiw	r24, 0x00	; 0
    81e4:	61 05       	cpc	r22, r1
    81e6:	71 05       	cpc	r23, r1
    81e8:	39 f4       	brne	.+14     	; 0x81f8 <__ftoa_engine+0x28>
    81ea:	32 60       	ori	r19, 0x02	; 2
    81ec:	2e 5f       	subi	r18, 0xFE	; 254
    81ee:	3d 93       	st	X+, r19
    81f0:	30 e3       	ldi	r19, 0x30	; 48
    81f2:	2a 95       	dec	r18
    81f4:	e1 f7       	brne	.-8      	; 0x81ee <__ftoa_engine+0x1e>
    81f6:	08 95       	ret
    81f8:	9f 3f       	cpi	r25, 0xFF	; 255
    81fa:	30 f0       	brcs	.+12     	; 0x8208 <__ftoa_engine+0x38>
    81fc:	80 38       	cpi	r24, 0x80	; 128
    81fe:	71 05       	cpc	r23, r1
    8200:	61 05       	cpc	r22, r1
    8202:	09 f0       	breq	.+2      	; 0x8206 <__ftoa_engine+0x36>
    8204:	3c 5f       	subi	r19, 0xFC	; 252
    8206:	3c 5f       	subi	r19, 0xFC	; 252
    8208:	3d 93       	st	X+, r19
    820a:	91 30       	cpi	r25, 0x01	; 1
    820c:	08 f0       	brcs	.+2      	; 0x8210 <__ftoa_engine+0x40>
    820e:	80 68       	ori	r24, 0x80	; 128
    8210:	91 1d       	adc	r25, r1
    8212:	df 93       	push	r29
    8214:	cf 93       	push	r28
    8216:	1f 93       	push	r17
    8218:	0f 93       	push	r16
    821a:	ff 92       	push	r15
    821c:	ef 92       	push	r14
    821e:	19 2f       	mov	r17, r25
    8220:	98 7f       	andi	r25, 0xF8	; 248
    8222:	96 95       	lsr	r25
    8224:	e9 2f       	mov	r30, r25
    8226:	96 95       	lsr	r25
    8228:	96 95       	lsr	r25
    822a:	e9 0f       	add	r30, r25
    822c:	ff 27       	eor	r31, r31
    822e:	e0 5c       	subi	r30, 0xC0	; 192
    8230:	f5 4f       	sbci	r31, 0xF5	; 245
    8232:	99 27       	eor	r25, r25
    8234:	33 27       	eor	r19, r19
    8236:	ee 24       	eor	r14, r14
    8238:	ff 24       	eor	r15, r15
    823a:	a7 01       	movw	r20, r14
    823c:	e7 01       	movw	r28, r14
    823e:	05 90       	lpm	r0, Z+
    8240:	08 94       	sec
    8242:	07 94       	ror	r0
    8244:	28 f4       	brcc	.+10     	; 0x8250 <__ftoa_engine+0x80>
    8246:	36 0f       	add	r19, r22
    8248:	e7 1e       	adc	r14, r23
    824a:	f8 1e       	adc	r15, r24
    824c:	49 1f       	adc	r20, r25
    824e:	51 1d       	adc	r21, r1
    8250:	66 0f       	add	r22, r22
    8252:	77 1f       	adc	r23, r23
    8254:	88 1f       	adc	r24, r24
    8256:	99 1f       	adc	r25, r25
    8258:	06 94       	lsr	r0
    825a:	a1 f7       	brne	.-24     	; 0x8244 <__ftoa_engine+0x74>
    825c:	05 90       	lpm	r0, Z+
    825e:	07 94       	ror	r0
    8260:	28 f4       	brcc	.+10     	; 0x826c <__ftoa_engine+0x9c>
    8262:	e7 0e       	add	r14, r23
    8264:	f8 1e       	adc	r15, r24
    8266:	49 1f       	adc	r20, r25
    8268:	56 1f       	adc	r21, r22
    826a:	c1 1d       	adc	r28, r1
    826c:	77 0f       	add	r23, r23
    826e:	88 1f       	adc	r24, r24
    8270:	99 1f       	adc	r25, r25
    8272:	66 1f       	adc	r22, r22
    8274:	06 94       	lsr	r0
    8276:	a1 f7       	brne	.-24     	; 0x8260 <__ftoa_engine+0x90>
    8278:	05 90       	lpm	r0, Z+
    827a:	07 94       	ror	r0
    827c:	28 f4       	brcc	.+10     	; 0x8288 <__ftoa_engine+0xb8>
    827e:	f8 0e       	add	r15, r24
    8280:	49 1f       	adc	r20, r25
    8282:	56 1f       	adc	r21, r22
    8284:	c7 1f       	adc	r28, r23
    8286:	d1 1d       	adc	r29, r1
    8288:	88 0f       	add	r24, r24
    828a:	99 1f       	adc	r25, r25
    828c:	66 1f       	adc	r22, r22
    828e:	77 1f       	adc	r23, r23
    8290:	06 94       	lsr	r0
    8292:	a1 f7       	brne	.-24     	; 0x827c <__ftoa_engine+0xac>
    8294:	05 90       	lpm	r0, Z+
    8296:	07 94       	ror	r0
    8298:	20 f4       	brcc	.+8      	; 0x82a2 <__ftoa_engine+0xd2>
    829a:	49 0f       	add	r20, r25
    829c:	56 1f       	adc	r21, r22
    829e:	c7 1f       	adc	r28, r23
    82a0:	d8 1f       	adc	r29, r24
    82a2:	99 0f       	add	r25, r25
    82a4:	66 1f       	adc	r22, r22
    82a6:	77 1f       	adc	r23, r23
    82a8:	88 1f       	adc	r24, r24
    82aa:	06 94       	lsr	r0
    82ac:	a9 f7       	brne	.-22     	; 0x8298 <__ftoa_engine+0xc8>
    82ae:	84 91       	lpm	r24, Z+
    82b0:	10 95       	com	r17
    82b2:	17 70       	andi	r17, 0x07	; 7
    82b4:	41 f0       	breq	.+16     	; 0x82c6 <__ftoa_engine+0xf6>
    82b6:	d6 95       	lsr	r29
    82b8:	c7 95       	ror	r28
    82ba:	57 95       	ror	r21
    82bc:	47 95       	ror	r20
    82be:	f7 94       	ror	r15
    82c0:	e7 94       	ror	r14
    82c2:	1a 95       	dec	r17
    82c4:	c1 f7       	brne	.-16     	; 0x82b6 <__ftoa_engine+0xe6>
    82c6:	e6 ee       	ldi	r30, 0xE6	; 230
    82c8:	f9 e0       	ldi	r31, 0x09	; 9
    82ca:	68 94       	set
    82cc:	15 90       	lpm	r1, Z+
    82ce:	15 91       	lpm	r17, Z+
    82d0:	35 91       	lpm	r19, Z+
    82d2:	65 91       	lpm	r22, Z+
    82d4:	95 91       	lpm	r25, Z+
    82d6:	05 90       	lpm	r0, Z+
    82d8:	7f e2       	ldi	r23, 0x2F	; 47
    82da:	73 95       	inc	r23
    82dc:	e1 18       	sub	r14, r1
    82de:	f1 0a       	sbc	r15, r17
    82e0:	43 0b       	sbc	r20, r19
    82e2:	56 0b       	sbc	r21, r22
    82e4:	c9 0b       	sbc	r28, r25
    82e6:	d0 09       	sbc	r29, r0
    82e8:	c0 f7       	brcc	.-16     	; 0x82da <__ftoa_engine+0x10a>
    82ea:	e1 0c       	add	r14, r1
    82ec:	f1 1e       	adc	r15, r17
    82ee:	43 1f       	adc	r20, r19
    82f0:	56 1f       	adc	r21, r22
    82f2:	c9 1f       	adc	r28, r25
    82f4:	d0 1d       	adc	r29, r0
    82f6:	7e f4       	brtc	.+30     	; 0x8316 <__ftoa_engine+0x146>
    82f8:	70 33       	cpi	r23, 0x30	; 48
    82fa:	11 f4       	brne	.+4      	; 0x8300 <__ftoa_engine+0x130>
    82fc:	8a 95       	dec	r24
    82fe:	e6 cf       	rjmp	.-52     	; 0x82cc <__ftoa_engine+0xfc>
    8300:	e8 94       	clt
    8302:	01 50       	subi	r16, 0x01	; 1
    8304:	30 f0       	brcs	.+12     	; 0x8312 <__ftoa_engine+0x142>
    8306:	08 0f       	add	r16, r24
    8308:	0a f4       	brpl	.+2      	; 0x830c <__ftoa_engine+0x13c>
    830a:	00 27       	eor	r16, r16
    830c:	02 17       	cp	r16, r18
    830e:	08 f4       	brcc	.+2      	; 0x8312 <__ftoa_engine+0x142>
    8310:	20 2f       	mov	r18, r16
    8312:	23 95       	inc	r18
    8314:	02 2f       	mov	r16, r18
    8316:	7a 33       	cpi	r23, 0x3A	; 58
    8318:	28 f0       	brcs	.+10     	; 0x8324 <__ftoa_engine+0x154>
    831a:	79 e3       	ldi	r23, 0x39	; 57
    831c:	7d 93       	st	X+, r23
    831e:	2a 95       	dec	r18
    8320:	e9 f7       	brne	.-6      	; 0x831c <__ftoa_engine+0x14c>
    8322:	10 c0       	rjmp	.+32     	; 0x8344 <__ftoa_engine+0x174>
    8324:	7d 93       	st	X+, r23
    8326:	2a 95       	dec	r18
    8328:	89 f6       	brne	.-94     	; 0x82cc <__ftoa_engine+0xfc>
    832a:	06 94       	lsr	r0
    832c:	97 95       	ror	r25
    832e:	67 95       	ror	r22
    8330:	37 95       	ror	r19
    8332:	17 95       	ror	r17
    8334:	17 94       	ror	r1
    8336:	e1 18       	sub	r14, r1
    8338:	f1 0a       	sbc	r15, r17
    833a:	43 0b       	sbc	r20, r19
    833c:	56 0b       	sbc	r21, r22
    833e:	c9 0b       	sbc	r28, r25
    8340:	d0 09       	sbc	r29, r0
    8342:	98 f0       	brcs	.+38     	; 0x836a <__ftoa_engine+0x19a>
    8344:	23 95       	inc	r18
    8346:	7e 91       	ld	r23, -X
    8348:	73 95       	inc	r23
    834a:	7a 33       	cpi	r23, 0x3A	; 58
    834c:	08 f0       	brcs	.+2      	; 0x8350 <__ftoa_engine+0x180>
    834e:	70 e3       	ldi	r23, 0x30	; 48
    8350:	7c 93       	st	X, r23
    8352:	20 13       	cpse	r18, r16
    8354:	b8 f7       	brcc	.-18     	; 0x8344 <__ftoa_engine+0x174>
    8356:	7e 91       	ld	r23, -X
    8358:	70 61       	ori	r23, 0x10	; 16
    835a:	7d 93       	st	X+, r23
    835c:	30 f0       	brcs	.+12     	; 0x836a <__ftoa_engine+0x19a>
    835e:	83 95       	inc	r24
    8360:	71 e3       	ldi	r23, 0x31	; 49
    8362:	7d 93       	st	X+, r23
    8364:	70 e3       	ldi	r23, 0x30	; 48
    8366:	2a 95       	dec	r18
    8368:	e1 f7       	brne	.-8      	; 0x8362 <__ftoa_engine+0x192>
    836a:	11 24       	eor	r1, r1
    836c:	ef 90       	pop	r14
    836e:	ff 90       	pop	r15
    8370:	0f 91       	pop	r16
    8372:	1f 91       	pop	r17
    8374:	cf 91       	pop	r28
    8376:	df 91       	pop	r29
    8378:	99 27       	eor	r25, r25
    837a:	87 fd       	sbrc	r24, 7
    837c:	90 95       	com	r25
    837e:	08 95       	ret

00008380 <strnlen_P>:
    8380:	fc 01       	movw	r30, r24
    8382:	05 90       	lpm	r0, Z+
    8384:	61 50       	subi	r22, 0x01	; 1
    8386:	70 40       	sbci	r23, 0x00	; 0
    8388:	01 10       	cpse	r0, r1
    838a:	d8 f7       	brcc	.-10     	; 0x8382 <strnlen_P+0x2>
    838c:	80 95       	com	r24
    838e:	90 95       	com	r25
    8390:	8e 0f       	add	r24, r30
    8392:	9f 1f       	adc	r25, r31
    8394:	08 95       	ret

00008396 <strnlen>:
    8396:	fc 01       	movw	r30, r24
    8398:	61 50       	subi	r22, 0x01	; 1
    839a:	70 40       	sbci	r23, 0x00	; 0
    839c:	01 90       	ld	r0, Z+
    839e:	01 10       	cpse	r0, r1
    83a0:	d8 f7       	brcc	.-10     	; 0x8398 <strnlen+0x2>
    83a2:	80 95       	com	r24
    83a4:	90 95       	com	r25
    83a6:	8e 0f       	add	r24, r30
    83a8:	9f 1f       	adc	r25, r31
    83aa:	08 95       	ret

000083ac <fdevopen>:
    83ac:	0f 93       	push	r16
    83ae:	1f 93       	push	r17
    83b0:	cf 93       	push	r28
    83b2:	df 93       	push	r29
    83b4:	8c 01       	movw	r16, r24
    83b6:	eb 01       	movw	r28, r22
    83b8:	00 97       	sbiw	r24, 0x00	; 0
    83ba:	11 f4       	brne	.+4      	; 0x83c0 <fdevopen+0x14>
    83bc:	20 97       	sbiw	r28, 0x00	; 0
    83be:	c9 f1       	breq	.+114    	; 0x8432 <fdevopen+0x86>
    83c0:	81 e0       	ldi	r24, 0x01	; 1
    83c2:	90 e0       	ldi	r25, 0x00	; 0
    83c4:	6e e0       	ldi	r22, 0x0E	; 14
    83c6:	70 e0       	ldi	r23, 0x00	; 0
    83c8:	0e 94 7b 43 	call	0x86f6	; 0x86f6 <calloc>
    83cc:	fc 01       	movw	r30, r24
    83ce:	9c 01       	movw	r18, r24
    83d0:	00 97       	sbiw	r24, 0x00	; 0
    83d2:	89 f1       	breq	.+98     	; 0x8436 <fdevopen+0x8a>
    83d4:	80 e8       	ldi	r24, 0x80	; 128
    83d6:	83 83       	std	Z+3, r24	; 0x03
    83d8:	20 97       	sbiw	r28, 0x00	; 0
    83da:	71 f0       	breq	.+28     	; 0x83f8 <fdevopen+0x4c>
    83dc:	d3 87       	std	Z+11, r29	; 0x0b
    83de:	c2 87       	std	Z+10, r28	; 0x0a
    83e0:	81 e8       	ldi	r24, 0x81	; 129
    83e2:	83 83       	std	Z+3, r24	; 0x03
    83e4:	80 91 8e 06 	lds	r24, 0x068E
    83e8:	90 91 8f 06 	lds	r25, 0x068F
    83ec:	00 97       	sbiw	r24, 0x00	; 0
    83ee:	21 f4       	brne	.+8      	; 0x83f8 <fdevopen+0x4c>
    83f0:	f0 93 8f 06 	sts	0x068F, r31
    83f4:	e0 93 8e 06 	sts	0x068E, r30
    83f8:	01 15       	cp	r16, r1
    83fa:	11 05       	cpc	r17, r1
    83fc:	e1 f0       	breq	.+56     	; 0x8436 <fdevopen+0x8a>
    83fe:	11 87       	std	Z+9, r17	; 0x09
    8400:	00 87       	std	Z+8, r16	; 0x08
    8402:	83 81       	ldd	r24, Z+3	; 0x03
    8404:	82 60       	ori	r24, 0x02	; 2
    8406:	83 83       	std	Z+3, r24	; 0x03
    8408:	80 91 90 06 	lds	r24, 0x0690
    840c:	90 91 91 06 	lds	r25, 0x0691
    8410:	00 97       	sbiw	r24, 0x00	; 0
    8412:	89 f4       	brne	.+34     	; 0x8436 <fdevopen+0x8a>
    8414:	f0 93 91 06 	sts	0x0691, r31
    8418:	e0 93 90 06 	sts	0x0690, r30
    841c:	80 91 92 06 	lds	r24, 0x0692
    8420:	90 91 93 06 	lds	r25, 0x0693
    8424:	00 97       	sbiw	r24, 0x00	; 0
    8426:	39 f4       	brne	.+14     	; 0x8436 <fdevopen+0x8a>
    8428:	f0 93 93 06 	sts	0x0693, r31
    842c:	e0 93 92 06 	sts	0x0692, r30
    8430:	02 c0       	rjmp	.+4      	; 0x8436 <fdevopen+0x8a>
    8432:	20 e0       	ldi	r18, 0x00	; 0
    8434:	30 e0       	ldi	r19, 0x00	; 0
    8436:	c9 01       	movw	r24, r18
    8438:	df 91       	pop	r29
    843a:	cf 91       	pop	r28
    843c:	1f 91       	pop	r17
    843e:	0f 91       	pop	r16
    8440:	08 95       	ret

00008442 <fgetc>:
    8442:	cf 93       	push	r28
    8444:	df 93       	push	r29
    8446:	ec 01       	movw	r28, r24
    8448:	3b 81       	ldd	r19, Y+3	; 0x03
    844a:	30 ff       	sbrs	r19, 0
    844c:	36 c0       	rjmp	.+108    	; 0x84ba <fgetc+0x78>
    844e:	36 ff       	sbrs	r19, 6
    8450:	09 c0       	rjmp	.+18     	; 0x8464 <fgetc+0x22>
    8452:	3f 7b       	andi	r19, 0xBF	; 191
    8454:	3b 83       	std	Y+3, r19	; 0x03
    8456:	8e 81       	ldd	r24, Y+6	; 0x06
    8458:	9f 81       	ldd	r25, Y+7	; 0x07
    845a:	01 96       	adiw	r24, 0x01	; 1
    845c:	9f 83       	std	Y+7, r25	; 0x07
    845e:	8e 83       	std	Y+6, r24	; 0x06
    8460:	2a 81       	ldd	r18, Y+2	; 0x02
    8462:	29 c0       	rjmp	.+82     	; 0x84b6 <fgetc+0x74>
    8464:	32 ff       	sbrs	r19, 2
    8466:	0f c0       	rjmp	.+30     	; 0x8486 <fgetc+0x44>
    8468:	e8 81       	ld	r30, Y
    846a:	f9 81       	ldd	r31, Y+1	; 0x01
    846c:	80 81       	ld	r24, Z
    846e:	99 27       	eor	r25, r25
    8470:	87 fd       	sbrc	r24, 7
    8472:	90 95       	com	r25
    8474:	00 97       	sbiw	r24, 0x00	; 0
    8476:	19 f4       	brne	.+6      	; 0x847e <fgetc+0x3c>
    8478:	30 62       	ori	r19, 0x20	; 32
    847a:	3b 83       	std	Y+3, r19	; 0x03
    847c:	1e c0       	rjmp	.+60     	; 0x84ba <fgetc+0x78>
    847e:	31 96       	adiw	r30, 0x01	; 1
    8480:	f9 83       	std	Y+1, r31	; 0x01
    8482:	e8 83       	st	Y, r30
    8484:	11 c0       	rjmp	.+34     	; 0x84a8 <fgetc+0x66>
    8486:	ea 85       	ldd	r30, Y+10	; 0x0a
    8488:	fb 85       	ldd	r31, Y+11	; 0x0b
    848a:	ce 01       	movw	r24, r28
    848c:	09 95       	icall
    848e:	97 ff       	sbrs	r25, 7
    8490:	0b c0       	rjmp	.+22     	; 0x84a8 <fgetc+0x66>
    8492:	2b 81       	ldd	r18, Y+3	; 0x03
    8494:	3f ef       	ldi	r19, 0xFF	; 255
    8496:	8f 3f       	cpi	r24, 0xFF	; 255
    8498:	93 07       	cpc	r25, r19
    849a:	11 f4       	brne	.+4      	; 0x84a0 <fgetc+0x5e>
    849c:	80 e1       	ldi	r24, 0x10	; 16
    849e:	01 c0       	rjmp	.+2      	; 0x84a2 <fgetc+0x60>
    84a0:	80 e2       	ldi	r24, 0x20	; 32
    84a2:	82 2b       	or	r24, r18
    84a4:	8b 83       	std	Y+3, r24	; 0x03
    84a6:	09 c0       	rjmp	.+18     	; 0x84ba <fgetc+0x78>
    84a8:	2e 81       	ldd	r18, Y+6	; 0x06
    84aa:	3f 81       	ldd	r19, Y+7	; 0x07
    84ac:	2f 5f       	subi	r18, 0xFF	; 255
    84ae:	3f 4f       	sbci	r19, 0xFF	; 255
    84b0:	3f 83       	std	Y+7, r19	; 0x07
    84b2:	2e 83       	std	Y+6, r18	; 0x06
    84b4:	28 2f       	mov	r18, r24
    84b6:	30 e0       	ldi	r19, 0x00	; 0
    84b8:	02 c0       	rjmp	.+4      	; 0x84be <fgetc+0x7c>
    84ba:	2f ef       	ldi	r18, 0xFF	; 255
    84bc:	3f ef       	ldi	r19, 0xFF	; 255
    84be:	c9 01       	movw	r24, r18
    84c0:	df 91       	pop	r29
    84c2:	cf 91       	pop	r28
    84c4:	08 95       	ret

000084c6 <fputc>:
    84c6:	0f 93       	push	r16
    84c8:	1f 93       	push	r17
    84ca:	cf 93       	push	r28
    84cc:	df 93       	push	r29
    84ce:	8c 01       	movw	r16, r24
    84d0:	eb 01       	movw	r28, r22
    84d2:	8b 81       	ldd	r24, Y+3	; 0x03
    84d4:	81 ff       	sbrs	r24, 1
    84d6:	1b c0       	rjmp	.+54     	; 0x850e <fputc+0x48>
    84d8:	82 ff       	sbrs	r24, 2
    84da:	0d c0       	rjmp	.+26     	; 0x84f6 <fputc+0x30>
    84dc:	2e 81       	ldd	r18, Y+6	; 0x06
    84de:	3f 81       	ldd	r19, Y+7	; 0x07
    84e0:	8c 81       	ldd	r24, Y+4	; 0x04
    84e2:	9d 81       	ldd	r25, Y+5	; 0x05
    84e4:	28 17       	cp	r18, r24
    84e6:	39 07       	cpc	r19, r25
    84e8:	64 f4       	brge	.+24     	; 0x8502 <fputc+0x3c>
    84ea:	e8 81       	ld	r30, Y
    84ec:	f9 81       	ldd	r31, Y+1	; 0x01
    84ee:	01 93       	st	Z+, r16
    84f0:	f9 83       	std	Y+1, r31	; 0x01
    84f2:	e8 83       	st	Y, r30
    84f4:	06 c0       	rjmp	.+12     	; 0x8502 <fputc+0x3c>
    84f6:	e8 85       	ldd	r30, Y+8	; 0x08
    84f8:	f9 85       	ldd	r31, Y+9	; 0x09
    84fa:	80 2f       	mov	r24, r16
    84fc:	09 95       	icall
    84fe:	00 97       	sbiw	r24, 0x00	; 0
    8500:	31 f4       	brne	.+12     	; 0x850e <fputc+0x48>
    8502:	8e 81       	ldd	r24, Y+6	; 0x06
    8504:	9f 81       	ldd	r25, Y+7	; 0x07
    8506:	01 96       	adiw	r24, 0x01	; 1
    8508:	9f 83       	std	Y+7, r25	; 0x07
    850a:	8e 83       	std	Y+6, r24	; 0x06
    850c:	02 c0       	rjmp	.+4      	; 0x8512 <fputc+0x4c>
    850e:	0f ef       	ldi	r16, 0xFF	; 255
    8510:	1f ef       	ldi	r17, 0xFF	; 255
    8512:	c8 01       	movw	r24, r16
    8514:	df 91       	pop	r29
    8516:	cf 91       	pop	r28
    8518:	1f 91       	pop	r17
    851a:	0f 91       	pop	r16
    851c:	08 95       	ret

0000851e <printf>:
    851e:	df 93       	push	r29
    8520:	cf 93       	push	r28
    8522:	cd b7       	in	r28, 0x3d	; 61
    8524:	de b7       	in	r29, 0x3e	; 62
    8526:	fe 01       	movw	r30, r28
    8528:	35 96       	adiw	r30, 0x05	; 5
    852a:	61 91       	ld	r22, Z+
    852c:	71 91       	ld	r23, Z+
    852e:	80 91 90 06 	lds	r24, 0x0690
    8532:	90 91 91 06 	lds	r25, 0x0691
    8536:	af 01       	movw	r20, r30
    8538:	0e 94 36 39 	call	0x726c	; 0x726c <vfprintf>
    853c:	cf 91       	pop	r28
    853e:	df 91       	pop	r29
    8540:	08 95       	ret

00008542 <puts>:
    8542:	ef 92       	push	r14
    8544:	ff 92       	push	r15
    8546:	0f 93       	push	r16
    8548:	1f 93       	push	r17
    854a:	cf 93       	push	r28
    854c:	df 93       	push	r29
    854e:	8c 01       	movw	r16, r24
    8550:	e0 91 90 06 	lds	r30, 0x0690
    8554:	f0 91 91 06 	lds	r31, 0x0691
    8558:	83 81       	ldd	r24, Z+3	; 0x03
    855a:	81 ff       	sbrs	r24, 1
    855c:	1f c0       	rjmp	.+62     	; 0x859c <puts+0x5a>
    855e:	c0 e0       	ldi	r28, 0x00	; 0
    8560:	d0 e0       	ldi	r29, 0x00	; 0
    8562:	0a c0       	rjmp	.+20     	; 0x8578 <puts+0x36>
    8564:	db 01       	movw	r26, r22
    8566:	18 96       	adiw	r26, 0x08	; 8
    8568:	ed 91       	ld	r30, X+
    856a:	fc 91       	ld	r31, X
    856c:	19 97       	sbiw	r26, 0x09	; 9
    856e:	09 95       	icall
    8570:	00 97       	sbiw	r24, 0x00	; 0
    8572:	11 f0       	breq	.+4      	; 0x8578 <puts+0x36>
    8574:	cf ef       	ldi	r28, 0xFF	; 255
    8576:	df ef       	ldi	r29, 0xFF	; 255
    8578:	f8 01       	movw	r30, r16
    857a:	81 91       	ld	r24, Z+
    857c:	8f 01       	movw	r16, r30
    857e:	60 91 90 06 	lds	r22, 0x0690
    8582:	70 91 91 06 	lds	r23, 0x0691
    8586:	88 23       	and	r24, r24
    8588:	69 f7       	brne	.-38     	; 0x8564 <puts+0x22>
    858a:	db 01       	movw	r26, r22
    858c:	18 96       	adiw	r26, 0x08	; 8
    858e:	ed 91       	ld	r30, X+
    8590:	fc 91       	ld	r31, X
    8592:	19 97       	sbiw	r26, 0x09	; 9
    8594:	8a e0       	ldi	r24, 0x0A	; 10
    8596:	09 95       	icall
    8598:	00 97       	sbiw	r24, 0x00	; 0
    859a:	11 f0       	breq	.+4      	; 0x85a0 <puts+0x5e>
    859c:	cf ef       	ldi	r28, 0xFF	; 255
    859e:	df ef       	ldi	r29, 0xFF	; 255
    85a0:	ce 01       	movw	r24, r28
    85a2:	df 91       	pop	r29
    85a4:	cf 91       	pop	r28
    85a6:	1f 91       	pop	r17
    85a8:	0f 91       	pop	r16
    85aa:	ff 90       	pop	r15
    85ac:	ef 90       	pop	r14
    85ae:	08 95       	ret

000085b0 <sprintf>:
    85b0:	0f 93       	push	r16
    85b2:	1f 93       	push	r17
    85b4:	df 93       	push	r29
    85b6:	cf 93       	push	r28
    85b8:	cd b7       	in	r28, 0x3d	; 61
    85ba:	de b7       	in	r29, 0x3e	; 62
    85bc:	2e 97       	sbiw	r28, 0x0e	; 14
    85be:	0f b6       	in	r0, 0x3f	; 63
    85c0:	f8 94       	cli
    85c2:	de bf       	out	0x3e, r29	; 62
    85c4:	0f be       	out	0x3f, r0	; 63
    85c6:	cd bf       	out	0x3d, r28	; 61
    85c8:	0d 89       	ldd	r16, Y+21	; 0x15
    85ca:	1e 89       	ldd	r17, Y+22	; 0x16
    85cc:	86 e0       	ldi	r24, 0x06	; 6
    85ce:	8c 83       	std	Y+4, r24	; 0x04
    85d0:	1a 83       	std	Y+2, r17	; 0x02
    85d2:	09 83       	std	Y+1, r16	; 0x01
    85d4:	8f ef       	ldi	r24, 0xFF	; 255
    85d6:	9f e7       	ldi	r25, 0x7F	; 127
    85d8:	9e 83       	std	Y+6, r25	; 0x06
    85da:	8d 83       	std	Y+5, r24	; 0x05
    85dc:	9e 01       	movw	r18, r28
    85de:	27 5e       	subi	r18, 0xE7	; 231
    85e0:	3f 4f       	sbci	r19, 0xFF	; 255
    85e2:	ce 01       	movw	r24, r28
    85e4:	01 96       	adiw	r24, 0x01	; 1
    85e6:	6f 89       	ldd	r22, Y+23	; 0x17
    85e8:	78 8d       	ldd	r23, Y+24	; 0x18
    85ea:	a9 01       	movw	r20, r18
    85ec:	0e 94 36 39 	call	0x726c	; 0x726c <vfprintf>
    85f0:	ef 81       	ldd	r30, Y+7	; 0x07
    85f2:	f8 85       	ldd	r31, Y+8	; 0x08
    85f4:	e0 0f       	add	r30, r16
    85f6:	f1 1f       	adc	r31, r17
    85f8:	10 82       	st	Z, r1
    85fa:	2e 96       	adiw	r28, 0x0e	; 14
    85fc:	0f b6       	in	r0, 0x3f	; 63
    85fe:	f8 94       	cli
    8600:	de bf       	out	0x3e, r29	; 62
    8602:	0f be       	out	0x3f, r0	; 63
    8604:	cd bf       	out	0x3d, r28	; 61
    8606:	cf 91       	pop	r28
    8608:	df 91       	pop	r29
    860a:	1f 91       	pop	r17
    860c:	0f 91       	pop	r16
    860e:	08 95       	ret

00008610 <__ultoa_invert>:
    8610:	fa 01       	movw	r30, r20
    8612:	aa 27       	eor	r26, r26
    8614:	28 30       	cpi	r18, 0x08	; 8
    8616:	51 f1       	breq	.+84     	; 0x866c <__ultoa_invert+0x5c>
    8618:	20 31       	cpi	r18, 0x10	; 16
    861a:	81 f1       	breq	.+96     	; 0x867c <__ultoa_invert+0x6c>
    861c:	e8 94       	clt
    861e:	6f 93       	push	r22
    8620:	6e 7f       	andi	r22, 0xFE	; 254
    8622:	6e 5f       	subi	r22, 0xFE	; 254
    8624:	7f 4f       	sbci	r23, 0xFF	; 255
    8626:	8f 4f       	sbci	r24, 0xFF	; 255
    8628:	9f 4f       	sbci	r25, 0xFF	; 255
    862a:	af 4f       	sbci	r26, 0xFF	; 255
    862c:	b1 e0       	ldi	r27, 0x01	; 1
    862e:	3e d0       	rcall	.+124    	; 0x86ac <__ultoa_invert+0x9c>
    8630:	b4 e0       	ldi	r27, 0x04	; 4
    8632:	3c d0       	rcall	.+120    	; 0x86ac <__ultoa_invert+0x9c>
    8634:	67 0f       	add	r22, r23
    8636:	78 1f       	adc	r23, r24
    8638:	89 1f       	adc	r24, r25
    863a:	9a 1f       	adc	r25, r26
    863c:	a1 1d       	adc	r26, r1
    863e:	68 0f       	add	r22, r24
    8640:	79 1f       	adc	r23, r25
    8642:	8a 1f       	adc	r24, r26
    8644:	91 1d       	adc	r25, r1
    8646:	a1 1d       	adc	r26, r1
    8648:	6a 0f       	add	r22, r26
    864a:	71 1d       	adc	r23, r1
    864c:	81 1d       	adc	r24, r1
    864e:	91 1d       	adc	r25, r1
    8650:	a1 1d       	adc	r26, r1
    8652:	20 d0       	rcall	.+64     	; 0x8694 <__ultoa_invert+0x84>
    8654:	09 f4       	brne	.+2      	; 0x8658 <__ultoa_invert+0x48>
    8656:	68 94       	set
    8658:	3f 91       	pop	r19
    865a:	2a e0       	ldi	r18, 0x0A	; 10
    865c:	26 9f       	mul	r18, r22
    865e:	11 24       	eor	r1, r1
    8660:	30 19       	sub	r19, r0
    8662:	30 5d       	subi	r19, 0xD0	; 208
    8664:	31 93       	st	Z+, r19
    8666:	de f6       	brtc	.-74     	; 0x861e <__ultoa_invert+0xe>
    8668:	cf 01       	movw	r24, r30
    866a:	08 95       	ret
    866c:	46 2f       	mov	r20, r22
    866e:	47 70       	andi	r20, 0x07	; 7
    8670:	40 5d       	subi	r20, 0xD0	; 208
    8672:	41 93       	st	Z+, r20
    8674:	b3 e0       	ldi	r27, 0x03	; 3
    8676:	0f d0       	rcall	.+30     	; 0x8696 <__ultoa_invert+0x86>
    8678:	c9 f7       	brne	.-14     	; 0x866c <__ultoa_invert+0x5c>
    867a:	f6 cf       	rjmp	.-20     	; 0x8668 <__ultoa_invert+0x58>
    867c:	46 2f       	mov	r20, r22
    867e:	4f 70       	andi	r20, 0x0F	; 15
    8680:	40 5d       	subi	r20, 0xD0	; 208
    8682:	4a 33       	cpi	r20, 0x3A	; 58
    8684:	18 f0       	brcs	.+6      	; 0x868c <__ultoa_invert+0x7c>
    8686:	49 5d       	subi	r20, 0xD9	; 217
    8688:	31 fd       	sbrc	r19, 1
    868a:	40 52       	subi	r20, 0x20	; 32
    868c:	41 93       	st	Z+, r20
    868e:	02 d0       	rcall	.+4      	; 0x8694 <__ultoa_invert+0x84>
    8690:	a9 f7       	brne	.-22     	; 0x867c <__ultoa_invert+0x6c>
    8692:	ea cf       	rjmp	.-44     	; 0x8668 <__ultoa_invert+0x58>
    8694:	b4 e0       	ldi	r27, 0x04	; 4
    8696:	a6 95       	lsr	r26
    8698:	97 95       	ror	r25
    869a:	87 95       	ror	r24
    869c:	77 95       	ror	r23
    869e:	67 95       	ror	r22
    86a0:	ba 95       	dec	r27
    86a2:	c9 f7       	brne	.-14     	; 0x8696 <__ultoa_invert+0x86>
    86a4:	00 97       	sbiw	r24, 0x00	; 0
    86a6:	61 05       	cpc	r22, r1
    86a8:	71 05       	cpc	r23, r1
    86aa:	08 95       	ret
    86ac:	9b 01       	movw	r18, r22
    86ae:	ac 01       	movw	r20, r24
    86b0:	0a 2e       	mov	r0, r26
    86b2:	06 94       	lsr	r0
    86b4:	57 95       	ror	r21
    86b6:	47 95       	ror	r20
    86b8:	37 95       	ror	r19
    86ba:	27 95       	ror	r18
    86bc:	ba 95       	dec	r27
    86be:	c9 f7       	brne	.-14     	; 0x86b2 <__ultoa_invert+0xa2>
    86c0:	62 0f       	add	r22, r18
    86c2:	73 1f       	adc	r23, r19
    86c4:	84 1f       	adc	r24, r20
    86c6:	95 1f       	adc	r25, r21
    86c8:	a0 1d       	adc	r26, r0
    86ca:	08 95       	ret

000086cc <__eerd_byte_m128>:
    86cc:	e1 99       	sbic	0x1c, 1	; 28
    86ce:	fe cf       	rjmp	.-4      	; 0x86cc <__eerd_byte_m128>
    86d0:	9f bb       	out	0x1f, r25	; 31
    86d2:	8e bb       	out	0x1e, r24	; 30
    86d4:	e0 9a       	sbi	0x1c, 0	; 28
    86d6:	99 27       	eor	r25, r25
    86d8:	8d b3       	in	r24, 0x1d	; 29
    86da:	08 95       	ret

000086dc <__eewr_byte_m128>:
    86dc:	26 2f       	mov	r18, r22

000086de <__eewr_r18_m128>:
    86de:	e1 99       	sbic	0x1c, 1	; 28
    86e0:	fe cf       	rjmp	.-4      	; 0x86de <__eewr_r18_m128>
    86e2:	9f bb       	out	0x1f, r25	; 31
    86e4:	8e bb       	out	0x1e, r24	; 30
    86e6:	2d bb       	out	0x1d, r18	; 29
    86e8:	0f b6       	in	r0, 0x3f	; 63
    86ea:	f8 94       	cli
    86ec:	e2 9a       	sbi	0x1c, 2	; 28
    86ee:	e1 9a       	sbi	0x1c, 1	; 28
    86f0:	0f be       	out	0x3f, r0	; 63
    86f2:	01 96       	adiw	r24, 0x01	; 1
    86f4:	08 95       	ret

000086f6 <calloc>:
    86f6:	ef 92       	push	r14
    86f8:	ff 92       	push	r15
    86fa:	0f 93       	push	r16
    86fc:	1f 93       	push	r17
    86fe:	cf 93       	push	r28
    8700:	df 93       	push	r29
    8702:	68 9f       	mul	r22, r24
    8704:	80 01       	movw	r16, r0
    8706:	69 9f       	mul	r22, r25
    8708:	10 0d       	add	r17, r0
    870a:	78 9f       	mul	r23, r24
    870c:	10 0d       	add	r17, r0
    870e:	11 24       	eor	r1, r1
    8710:	c8 01       	movw	r24, r16
    8712:	0e 94 a0 43 	call	0x8740	; 0x8740 <malloc>
    8716:	e8 2e       	mov	r14, r24
    8718:	e7 01       	movw	r28, r14
    871a:	7e 01       	movw	r14, r28
    871c:	f9 2e       	mov	r15, r25
    871e:	e7 01       	movw	r28, r14
    8720:	20 97       	sbiw	r28, 0x00	; 0
    8722:	31 f0       	breq	.+12     	; 0x8730 <calloc+0x3a>
    8724:	8e 2d       	mov	r24, r14
    8726:	60 e0       	ldi	r22, 0x00	; 0
    8728:	70 e0       	ldi	r23, 0x00	; 0
    872a:	a8 01       	movw	r20, r16
    872c:	0e 94 d3 44 	call	0x89a6	; 0x89a6 <memset>
    8730:	ce 01       	movw	r24, r28
    8732:	df 91       	pop	r29
    8734:	cf 91       	pop	r28
    8736:	1f 91       	pop	r17
    8738:	0f 91       	pop	r16
    873a:	ff 90       	pop	r15
    873c:	ef 90       	pop	r14
    873e:	08 95       	ret

00008740 <malloc>:
    8740:	cf 93       	push	r28
    8742:	df 93       	push	r29
    8744:	82 30       	cpi	r24, 0x02	; 2
    8746:	91 05       	cpc	r25, r1
    8748:	10 f4       	brcc	.+4      	; 0x874e <malloc+0xe>
    874a:	82 e0       	ldi	r24, 0x02	; 2
    874c:	90 e0       	ldi	r25, 0x00	; 0
    874e:	e0 91 96 06 	lds	r30, 0x0696
    8752:	f0 91 97 06 	lds	r31, 0x0697
    8756:	40 e0       	ldi	r20, 0x00	; 0
    8758:	50 e0       	ldi	r21, 0x00	; 0
    875a:	20 e0       	ldi	r18, 0x00	; 0
    875c:	30 e0       	ldi	r19, 0x00	; 0
    875e:	26 c0       	rjmp	.+76     	; 0x87ac <malloc+0x6c>
    8760:	60 81       	ld	r22, Z
    8762:	71 81       	ldd	r23, Z+1	; 0x01
    8764:	68 17       	cp	r22, r24
    8766:	79 07       	cpc	r23, r25
    8768:	e0 f0       	brcs	.+56     	; 0x87a2 <malloc+0x62>
    876a:	68 17       	cp	r22, r24
    876c:	79 07       	cpc	r23, r25
    876e:	81 f4       	brne	.+32     	; 0x8790 <malloc+0x50>
    8770:	82 81       	ldd	r24, Z+2	; 0x02
    8772:	93 81       	ldd	r25, Z+3	; 0x03
    8774:	21 15       	cp	r18, r1
    8776:	31 05       	cpc	r19, r1
    8778:	31 f0       	breq	.+12     	; 0x8786 <malloc+0x46>
    877a:	d9 01       	movw	r26, r18
    877c:	13 96       	adiw	r26, 0x03	; 3
    877e:	9c 93       	st	X, r25
    8780:	8e 93       	st	-X, r24
    8782:	12 97       	sbiw	r26, 0x02	; 2
    8784:	2b c0       	rjmp	.+86     	; 0x87dc <malloc+0x9c>
    8786:	90 93 97 06 	sts	0x0697, r25
    878a:	80 93 96 06 	sts	0x0696, r24
    878e:	26 c0       	rjmp	.+76     	; 0x87dc <malloc+0x9c>
    8790:	41 15       	cp	r20, r1
    8792:	51 05       	cpc	r21, r1
    8794:	19 f0       	breq	.+6      	; 0x879c <malloc+0x5c>
    8796:	64 17       	cp	r22, r20
    8798:	75 07       	cpc	r23, r21
    879a:	18 f4       	brcc	.+6      	; 0x87a2 <malloc+0x62>
    879c:	ab 01       	movw	r20, r22
    879e:	e9 01       	movw	r28, r18
    87a0:	df 01       	movw	r26, r30
    87a2:	9f 01       	movw	r18, r30
    87a4:	72 81       	ldd	r23, Z+2	; 0x02
    87a6:	63 81       	ldd	r22, Z+3	; 0x03
    87a8:	e7 2f       	mov	r30, r23
    87aa:	f6 2f       	mov	r31, r22
    87ac:	30 97       	sbiw	r30, 0x00	; 0
    87ae:	c1 f6       	brne	.-80     	; 0x8760 <malloc+0x20>
    87b0:	41 15       	cp	r20, r1
    87b2:	51 05       	cpc	r21, r1
    87b4:	01 f1       	breq	.+64     	; 0x87f6 <malloc+0xb6>
    87b6:	48 1b       	sub	r20, r24
    87b8:	59 0b       	sbc	r21, r25
    87ba:	44 30       	cpi	r20, 0x04	; 4
    87bc:	51 05       	cpc	r21, r1
    87be:	80 f4       	brcc	.+32     	; 0x87e0 <malloc+0xa0>
    87c0:	12 96       	adiw	r26, 0x02	; 2
    87c2:	8d 91       	ld	r24, X+
    87c4:	9c 91       	ld	r25, X
    87c6:	13 97       	sbiw	r26, 0x03	; 3
    87c8:	20 97       	sbiw	r28, 0x00	; 0
    87ca:	19 f0       	breq	.+6      	; 0x87d2 <malloc+0x92>
    87cc:	9b 83       	std	Y+3, r25	; 0x03
    87ce:	8a 83       	std	Y+2, r24	; 0x02
    87d0:	04 c0       	rjmp	.+8      	; 0x87da <malloc+0x9a>
    87d2:	90 93 97 06 	sts	0x0697, r25
    87d6:	80 93 96 06 	sts	0x0696, r24
    87da:	fd 01       	movw	r30, r26
    87dc:	32 96       	adiw	r30, 0x02	; 2
    87de:	46 c0       	rjmp	.+140    	; 0x886c <malloc+0x12c>
    87e0:	fd 01       	movw	r30, r26
    87e2:	e4 0f       	add	r30, r20
    87e4:	f5 1f       	adc	r31, r21
    87e6:	81 93       	st	Z+, r24
    87e8:	91 93       	st	Z+, r25
    87ea:	42 50       	subi	r20, 0x02	; 2
    87ec:	50 40       	sbci	r21, 0x00	; 0
    87ee:	11 96       	adiw	r26, 0x01	; 1
    87f0:	5c 93       	st	X, r21
    87f2:	4e 93       	st	-X, r20
    87f4:	3b c0       	rjmp	.+118    	; 0x886c <malloc+0x12c>
    87f6:	20 91 94 06 	lds	r18, 0x0694
    87fa:	30 91 95 06 	lds	r19, 0x0695
    87fe:	21 15       	cp	r18, r1
    8800:	31 05       	cpc	r19, r1
    8802:	41 f4       	brne	.+16     	; 0x8814 <malloc+0xd4>
    8804:	20 91 f0 02 	lds	r18, 0x02F0
    8808:	30 91 f1 02 	lds	r19, 0x02F1
    880c:	30 93 95 06 	sts	0x0695, r19
    8810:	20 93 94 06 	sts	0x0694, r18
    8814:	20 91 f2 02 	lds	r18, 0x02F2
    8818:	30 91 f3 02 	lds	r19, 0x02F3
    881c:	21 15       	cp	r18, r1
    881e:	31 05       	cpc	r19, r1
    8820:	41 f4       	brne	.+16     	; 0x8832 <malloc+0xf2>
    8822:	2d b7       	in	r18, 0x3d	; 61
    8824:	3e b7       	in	r19, 0x3e	; 62
    8826:	40 91 ee 02 	lds	r20, 0x02EE
    882a:	50 91 ef 02 	lds	r21, 0x02EF
    882e:	24 1b       	sub	r18, r20
    8830:	35 0b       	sbc	r19, r21
    8832:	e0 91 94 06 	lds	r30, 0x0694
    8836:	f0 91 95 06 	lds	r31, 0x0695
    883a:	e2 17       	cp	r30, r18
    883c:	f3 07       	cpc	r31, r19
    883e:	a0 f4       	brcc	.+40     	; 0x8868 <malloc+0x128>
    8840:	2e 1b       	sub	r18, r30
    8842:	3f 0b       	sbc	r19, r31
    8844:	28 17       	cp	r18, r24
    8846:	39 07       	cpc	r19, r25
    8848:	78 f0       	brcs	.+30     	; 0x8868 <malloc+0x128>
    884a:	ac 01       	movw	r20, r24
    884c:	4e 5f       	subi	r20, 0xFE	; 254
    884e:	5f 4f       	sbci	r21, 0xFF	; 255
    8850:	24 17       	cp	r18, r20
    8852:	35 07       	cpc	r19, r21
    8854:	48 f0       	brcs	.+18     	; 0x8868 <malloc+0x128>
    8856:	4e 0f       	add	r20, r30
    8858:	5f 1f       	adc	r21, r31
    885a:	50 93 95 06 	sts	0x0695, r21
    885e:	40 93 94 06 	sts	0x0694, r20
    8862:	81 93       	st	Z+, r24
    8864:	91 93       	st	Z+, r25
    8866:	02 c0       	rjmp	.+4      	; 0x886c <malloc+0x12c>
    8868:	e0 e0       	ldi	r30, 0x00	; 0
    886a:	f0 e0       	ldi	r31, 0x00	; 0
    886c:	cf 01       	movw	r24, r30
    886e:	df 91       	pop	r29
    8870:	cf 91       	pop	r28
    8872:	08 95       	ret

00008874 <free>:
    8874:	cf 93       	push	r28
    8876:	df 93       	push	r29
    8878:	00 97       	sbiw	r24, 0x00	; 0
    887a:	09 f4       	brne	.+2      	; 0x887e <free+0xa>
    887c:	91 c0       	rjmp	.+290    	; 0x89a0 <free+0x12c>
    887e:	fc 01       	movw	r30, r24
    8880:	32 97       	sbiw	r30, 0x02	; 2
    8882:	13 82       	std	Z+3, r1	; 0x03
    8884:	12 82       	std	Z+2, r1	; 0x02
    8886:	60 91 96 06 	lds	r22, 0x0696
    888a:	70 91 97 06 	lds	r23, 0x0697
    888e:	61 15       	cp	r22, r1
    8890:	71 05       	cpc	r23, r1
    8892:	81 f4       	brne	.+32     	; 0x88b4 <free+0x40>
    8894:	20 81       	ld	r18, Z
    8896:	31 81       	ldd	r19, Z+1	; 0x01
    8898:	28 0f       	add	r18, r24
    889a:	39 1f       	adc	r19, r25
    889c:	80 91 94 06 	lds	r24, 0x0694
    88a0:	90 91 95 06 	lds	r25, 0x0695
    88a4:	82 17       	cp	r24, r18
    88a6:	93 07       	cpc	r25, r19
    88a8:	99 f5       	brne	.+102    	; 0x8910 <free+0x9c>
    88aa:	f0 93 95 06 	sts	0x0695, r31
    88ae:	e0 93 94 06 	sts	0x0694, r30
    88b2:	76 c0       	rjmp	.+236    	; 0x89a0 <free+0x12c>
    88b4:	db 01       	movw	r26, r22
    88b6:	80 e0       	ldi	r24, 0x00	; 0
    88b8:	90 e0       	ldi	r25, 0x00	; 0
    88ba:	02 c0       	rjmp	.+4      	; 0x88c0 <free+0x4c>
    88bc:	cd 01       	movw	r24, r26
    88be:	d9 01       	movw	r26, r18
    88c0:	ae 17       	cp	r26, r30
    88c2:	bf 07       	cpc	r27, r31
    88c4:	48 f4       	brcc	.+18     	; 0x88d8 <free+0x64>
    88c6:	12 96       	adiw	r26, 0x02	; 2
    88c8:	2d 91       	ld	r18, X+
    88ca:	3c 91       	ld	r19, X
    88cc:	13 97       	sbiw	r26, 0x03	; 3
    88ce:	21 15       	cp	r18, r1
    88d0:	31 05       	cpc	r19, r1
    88d2:	a1 f7       	brne	.-24     	; 0x88bc <free+0x48>
    88d4:	cd 01       	movw	r24, r26
    88d6:	21 c0       	rjmp	.+66     	; 0x891a <free+0xa6>
    88d8:	b3 83       	std	Z+3, r27	; 0x03
    88da:	a2 83       	std	Z+2, r26	; 0x02
    88dc:	ef 01       	movw	r28, r30
    88de:	49 91       	ld	r20, Y+
    88e0:	59 91       	ld	r21, Y+
    88e2:	9e 01       	movw	r18, r28
    88e4:	24 0f       	add	r18, r20
    88e6:	35 1f       	adc	r19, r21
    88e8:	a2 17       	cp	r26, r18
    88ea:	b3 07       	cpc	r27, r19
    88ec:	79 f4       	brne	.+30     	; 0x890c <free+0x98>
    88ee:	2d 91       	ld	r18, X+
    88f0:	3c 91       	ld	r19, X
    88f2:	11 97       	sbiw	r26, 0x01	; 1
    88f4:	24 0f       	add	r18, r20
    88f6:	35 1f       	adc	r19, r21
    88f8:	2e 5f       	subi	r18, 0xFE	; 254
    88fa:	3f 4f       	sbci	r19, 0xFF	; 255
    88fc:	31 83       	std	Z+1, r19	; 0x01
    88fe:	20 83       	st	Z, r18
    8900:	12 96       	adiw	r26, 0x02	; 2
    8902:	2d 91       	ld	r18, X+
    8904:	3c 91       	ld	r19, X
    8906:	13 97       	sbiw	r26, 0x03	; 3
    8908:	33 83       	std	Z+3, r19	; 0x03
    890a:	22 83       	std	Z+2, r18	; 0x02
    890c:	00 97       	sbiw	r24, 0x00	; 0
    890e:	29 f4       	brne	.+10     	; 0x891a <free+0xa6>
    8910:	f0 93 97 06 	sts	0x0697, r31
    8914:	e0 93 96 06 	sts	0x0696, r30
    8918:	43 c0       	rjmp	.+134    	; 0x89a0 <free+0x12c>
    891a:	dc 01       	movw	r26, r24
    891c:	13 96       	adiw	r26, 0x03	; 3
    891e:	fc 93       	st	X, r31
    8920:	ee 93       	st	-X, r30
    8922:	12 97       	sbiw	r26, 0x02	; 2
    8924:	4d 91       	ld	r20, X+
    8926:	5d 91       	ld	r21, X+
    8928:	a4 0f       	add	r26, r20
    892a:	b5 1f       	adc	r27, r21
    892c:	ea 17       	cp	r30, r26
    892e:	fb 07       	cpc	r31, r27
    8930:	69 f4       	brne	.+26     	; 0x894c <free+0xd8>
    8932:	20 81       	ld	r18, Z
    8934:	31 81       	ldd	r19, Z+1	; 0x01
    8936:	24 0f       	add	r18, r20
    8938:	35 1f       	adc	r19, r21
    893a:	2e 5f       	subi	r18, 0xFE	; 254
    893c:	3f 4f       	sbci	r19, 0xFF	; 255
    893e:	ec 01       	movw	r28, r24
    8940:	39 83       	std	Y+1, r19	; 0x01
    8942:	28 83       	st	Y, r18
    8944:	22 81       	ldd	r18, Z+2	; 0x02
    8946:	33 81       	ldd	r19, Z+3	; 0x03
    8948:	3b 83       	std	Y+3, r19	; 0x03
    894a:	2a 83       	std	Y+2, r18	; 0x02
    894c:	e0 e0       	ldi	r30, 0x00	; 0
    894e:	f0 e0       	ldi	r31, 0x00	; 0
    8950:	02 c0       	rjmp	.+4      	; 0x8956 <free+0xe2>
    8952:	fb 01       	movw	r30, r22
    8954:	bc 01       	movw	r22, r24
    8956:	db 01       	movw	r26, r22
    8958:	12 96       	adiw	r26, 0x02	; 2
    895a:	8d 91       	ld	r24, X+
    895c:	9c 91       	ld	r25, X
    895e:	13 97       	sbiw	r26, 0x03	; 3
    8960:	00 97       	sbiw	r24, 0x00	; 0
    8962:	b9 f7       	brne	.-18     	; 0x8952 <free+0xde>
    8964:	9b 01       	movw	r18, r22
    8966:	2e 5f       	subi	r18, 0xFE	; 254
    8968:	3f 4f       	sbci	r19, 0xFF	; 255
    896a:	8d 91       	ld	r24, X+
    896c:	9c 91       	ld	r25, X
    896e:	11 97       	sbiw	r26, 0x01	; 1
    8970:	82 0f       	add	r24, r18
    8972:	93 1f       	adc	r25, r19
    8974:	40 91 94 06 	lds	r20, 0x0694
    8978:	50 91 95 06 	lds	r21, 0x0695
    897c:	48 17       	cp	r20, r24
    897e:	59 07       	cpc	r21, r25
    8980:	79 f4       	brne	.+30     	; 0x89a0 <free+0x12c>
    8982:	30 97       	sbiw	r30, 0x00	; 0
    8984:	29 f4       	brne	.+10     	; 0x8990 <free+0x11c>
    8986:	10 92 97 06 	sts	0x0697, r1
    898a:	10 92 96 06 	sts	0x0696, r1
    898e:	02 c0       	rjmp	.+4      	; 0x8994 <free+0x120>
    8990:	13 82       	std	Z+3, r1	; 0x03
    8992:	12 82       	std	Z+2, r1	; 0x02
    8994:	22 50       	subi	r18, 0x02	; 2
    8996:	30 40       	sbci	r19, 0x00	; 0
    8998:	30 93 95 06 	sts	0x0695, r19
    899c:	20 93 94 06 	sts	0x0694, r18
    89a0:	df 91       	pop	r29
    89a2:	cf 91       	pop	r28
    89a4:	08 95       	ret

000089a6 <memset>:
    89a6:	dc 01       	movw	r26, r24
    89a8:	01 c0       	rjmp	.+2      	; 0x89ac <memset+0x6>
    89aa:	6d 93       	st	X+, r22
    89ac:	41 50       	subi	r20, 0x01	; 1
    89ae:	50 40       	sbci	r21, 0x00	; 0
    89b0:	e0 f7       	brcc	.-8      	; 0x89aa <memset+0x4>
    89b2:	08 95       	ret

000089b4 <_exit>:
    89b4:	f8 94       	cli

000089b6 <__stop_program>:
    89b6:	ff cf       	rjmp	.-2      	; 0x89b6 <__stop_program>
