

================================================================
== Vitis HLS Report for 'sobel'
================================================================
* Date:           Wed Jan  3 21:16:09 2024

* Version:        2019.2 (Build 2708876 on Wed Nov 06 22:05:07 MST 2019)
* Project:        test.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.770 ns |   0.68 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262950|   262950| 0.657 ms | 0.657 ms |  262950|  262950|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |      768|      768|        33|         32|          1|      24|    yes   |
        |- Loop 2  |   262178|   262178|        36|          1|          1|  262144|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33
  * Pipeline-1: initiation interval (II) = 1, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 2
  Pipeline-0 : II = 32, D = 33, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
  Pipeline-1 : II = 1, D = 36, States = { 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 35 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 2 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 72 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 36 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%line_buf = alloca i64" [../src/gsnh.cpp:76]   --->   Operation 73 'alloca' 'line_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_1 : Operation 74 [1/1] (0.60ns)   --->   "%br_ln76 = br void %loadstoreloop" [../src/gsnh.cpp:76]   --->   Operation 74 'br' 'br_ln76' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.57>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%empty = phi i5, void, i5 %empty_28, void %loadstoreloop.split"   --->   Operation 75 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.63ns)   --->   "%exitcond6216 = icmp_eq  i5 %empty, i5"   --->   Operation 76 'icmp' 'exitcond6216' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 77 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.34ns)   --->   "%empty_28 = add i5 %empty, i5"   --->   Operation 78 'add' 'empty_28' <Predicate = true> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6216, void %loadstoreloop.split, void %split.preheader.preheader"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty_29 = trunc i5 %empty"   --->   Operation 80 'trunc' 'empty_29' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty, i32, i32"   --->   Operation 81 'partselect' 'tmp_1' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_1, i3"   --->   Operation 82 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%empty_30 = or i5 %empty, i5"   --->   Operation 83 'or' 'empty_30' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.63ns)   --->   "%empty_31 = icmp_ugt  i5 %tmp_2, i5 %empty_30"   --->   Operation 84 'icmp' 'empty_31' <Predicate = (!exitcond6216)> <Delay = 0.63> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node empty_34)   --->   "%empty_32 = select i1 %empty_31, i5 %tmp_2, i5 %empty_30"   --->   Operation 85 'select' 'empty_32' <Predicate = (!exitcond6216)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%empty_33 = select i1 %empty_31, i5 %empty_30, i5 %tmp_2"   --->   Operation 86 'select' 'empty_33' <Predicate = (!exitcond6216)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.34ns) (out node of the LUT)   --->   "%empty_34 = sub i5, i5 %empty_32"   --->   Operation 87 'sub' 'empty_34' <Predicate = (!exitcond6216)> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%empty_35 = zext i5 %empty_33"   --->   Operation 88 'zext' 'empty_35' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%empty_36 = zext i5 %empty_34"   --->   Operation 89 'zext' 'empty_36' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%empty_37 = select i1 %empty_31, i24, i24"   --->   Operation 90 'select' 'empty_37' <Predicate = (!exitcond6216)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%empty_38 = shl i24, i24 %empty_35"   --->   Operation 91 'shl' 'empty_38' <Predicate = (!exitcond6216)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%empty_39 = lshr i24, i24 %empty_36"   --->   Operation 92 'lshr' 'empty_39' <Predicate = (!exitcond6216)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%p_demorgan = and i24 %empty_38, i24 %empty_39"   --->   Operation 93 'and' 'p_demorgan' <Predicate = (!exitcond6216)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.59ns) (out node of the LUT)   --->   "%empty_40 = and i24 %empty_37, i24 %p_demorgan"   --->   Operation 94 'and' 'empty_40' <Predicate = (!exitcond6216)> <Delay = 0.59> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %empty_29, i6"   --->   Operation 95 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_cast4 = zext i9 %tmp_s"   --->   Operation 96 'zext' 'p_cast4' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr i24 %line_buf, i64, i64 %p_cast4"   --->   Operation 97 'getelementptr' 'line_buf_addr' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty_41 = zext i2 %tmp_1"   --->   Operation 98 'zext' 'empty_41' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.48ns)   --->   "%mask = shl i3, i3 %empty_41"   --->   Operation 99 'shl' 'mask' <Predicate = (!exitcond6216)> <Delay = 0.48> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr, i24 %empty_40, i3 %mask"   --->   Operation 100 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%empty_42 = or i9 %tmp_s, i9"   --->   Operation 101 'or' 'empty_42' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_cast7 = zext i9 %empty_42"   --->   Operation 102 'zext' 'p_cast7' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%line_buf_addr_1 = getelementptr i24 %line_buf, i64, i64 %p_cast7"   --->   Operation 103 'getelementptr' 'line_buf_addr_1' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_1, i24 %empty_40, i3 %mask"   --->   Operation 104 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty_43 = or i9 %tmp_s, i9"   --->   Operation 105 'or' 'empty_43' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_cast8 = zext i9 %empty_43"   --->   Operation 106 'zext' 'p_cast8' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%line_buf_addr_2 = getelementptr i24 %line_buf, i64, i64 %p_cast8"   --->   Operation 107 'getelementptr' 'line_buf_addr_2' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_2, i24 %empty_40, i3 %mask"   --->   Operation 108 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%empty_44 = or i9 %tmp_s, i9"   --->   Operation 109 'or' 'empty_44' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_cast9 = zext i9 %empty_44"   --->   Operation 110 'zext' 'p_cast9' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%line_buf_addr_3 = getelementptr i24 %line_buf, i64, i64 %p_cast9"   --->   Operation 111 'getelementptr' 'line_buf_addr_3' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_3, i24 %empty_40, i3 %mask"   --->   Operation 112 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%empty_45 = or i9 %tmp_s, i9"   --->   Operation 113 'or' 'empty_45' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%p_cast10 = zext i9 %empty_45"   --->   Operation 114 'zext' 'p_cast10' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%line_buf_addr_4 = getelementptr i24 %line_buf, i64, i64 %p_cast10"   --->   Operation 115 'getelementptr' 'line_buf_addr_4' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_4, i24 %empty_40, i3 %mask"   --->   Operation 116 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%empty_46 = or i9 %tmp_s, i9"   --->   Operation 117 'or' 'empty_46' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%p_cast11 = zext i9 %empty_46"   --->   Operation 118 'zext' 'p_cast11' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%line_buf_addr_5 = getelementptr i24 %line_buf, i64, i64 %p_cast11"   --->   Operation 119 'getelementptr' 'line_buf_addr_5' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_5, i24 %empty_40, i3 %mask"   --->   Operation 120 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty_47 = or i9 %tmp_s, i9"   --->   Operation 121 'or' 'empty_47' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%p_cast12 = zext i9 %empty_47"   --->   Operation 122 'zext' 'p_cast12' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%line_buf_addr_6 = getelementptr i24 %line_buf, i64, i64 %p_cast12"   --->   Operation 123 'getelementptr' 'line_buf_addr_6' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_6, i24 %empty_40, i3 %mask"   --->   Operation 124 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%empty_48 = or i9 %tmp_s, i9"   --->   Operation 125 'or' 'empty_48' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%p_cast13 = zext i9 %empty_48"   --->   Operation 126 'zext' 'p_cast13' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%line_buf_addr_7 = getelementptr i24 %line_buf, i64, i64 %p_cast13"   --->   Operation 127 'getelementptr' 'line_buf_addr_7' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_7, i24 %empty_40, i3 %mask"   --->   Operation 128 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 7 <SV = 6> <Delay = 1.15>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%empty_49 = or i9 %tmp_s, i9"   --->   Operation 129 'or' 'empty_49' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast14 = zext i9 %empty_49"   --->   Operation 130 'zext' 'p_cast14' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%line_buf_addr_8 = getelementptr i24 %line_buf, i64, i64 %p_cast14"   --->   Operation 131 'getelementptr' 'line_buf_addr_8' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_8, i24 %empty_40, i3 %mask"   --->   Operation 132 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%empty_50 = or i9 %tmp_s, i9"   --->   Operation 133 'or' 'empty_50' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%p_cast15 = zext i9 %empty_50"   --->   Operation 134 'zext' 'p_cast15' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%line_buf_addr_9 = getelementptr i24 %line_buf, i64, i64 %p_cast15"   --->   Operation 135 'getelementptr' 'line_buf_addr_9' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_9, i24 %empty_40, i3 %mask"   --->   Operation 136 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 8 <SV = 7> <Delay = 1.15>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%empty_51 = or i9 %tmp_s, i9"   --->   Operation 137 'or' 'empty_51' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%p_cast16 = zext i9 %empty_51"   --->   Operation 138 'zext' 'p_cast16' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%line_buf_addr_10 = getelementptr i24 %line_buf, i64, i64 %p_cast16"   --->   Operation 139 'getelementptr' 'line_buf_addr_10' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_10, i24 %empty_40, i3 %mask"   --->   Operation 140 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%empty_52 = or i9 %tmp_s, i9"   --->   Operation 141 'or' 'empty_52' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%p_cast17 = zext i9 %empty_52"   --->   Operation 142 'zext' 'p_cast17' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%line_buf_addr_11 = getelementptr i24 %line_buf, i64, i64 %p_cast17"   --->   Operation 143 'getelementptr' 'line_buf_addr_11' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_11, i24 %empty_40, i3 %mask"   --->   Operation 144 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%empty_53 = or i9 %tmp_s, i9"   --->   Operation 145 'or' 'empty_53' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%p_cast18 = zext i9 %empty_53"   --->   Operation 146 'zext' 'p_cast18' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%line_buf_addr_12 = getelementptr i24 %line_buf, i64, i64 %p_cast18"   --->   Operation 147 'getelementptr' 'line_buf_addr_12' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_12, i24 %empty_40, i3 %mask"   --->   Operation 148 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%empty_54 = or i9 %tmp_s, i9"   --->   Operation 149 'or' 'empty_54' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%p_cast19 = zext i9 %empty_54"   --->   Operation 150 'zext' 'p_cast19' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%line_buf_addr_13 = getelementptr i24 %line_buf, i64, i64 %p_cast19"   --->   Operation 151 'getelementptr' 'line_buf_addr_13' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_13, i24 %empty_40, i3 %mask"   --->   Operation 152 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 10 <SV = 9> <Delay = 1.15>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%empty_55 = or i9 %tmp_s, i9"   --->   Operation 153 'or' 'empty_55' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%p_cast20 = zext i9 %empty_55"   --->   Operation 154 'zext' 'p_cast20' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%line_buf_addr_14 = getelementptr i24 %line_buf, i64, i64 %p_cast20"   --->   Operation 155 'getelementptr' 'line_buf_addr_14' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_14, i24 %empty_40, i3 %mask"   --->   Operation 156 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%empty_56 = or i9 %tmp_s, i9"   --->   Operation 157 'or' 'empty_56' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%p_cast21 = zext i9 %empty_56"   --->   Operation 158 'zext' 'p_cast21' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%line_buf_addr_15 = getelementptr i24 %line_buf, i64, i64 %p_cast21"   --->   Operation 159 'getelementptr' 'line_buf_addr_15' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_15, i24 %empty_40, i3 %mask"   --->   Operation 160 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%empty_57 = or i9 %tmp_s, i9"   --->   Operation 161 'or' 'empty_57' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%p_cast22 = zext i9 %empty_57"   --->   Operation 162 'zext' 'p_cast22' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%line_buf_addr_16 = getelementptr i24 %line_buf, i64, i64 %p_cast22"   --->   Operation 163 'getelementptr' 'line_buf_addr_16' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_16, i24 %empty_40, i3 %mask"   --->   Operation 164 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%empty_58 = or i9 %tmp_s, i9"   --->   Operation 165 'or' 'empty_58' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%p_cast23 = zext i9 %empty_58"   --->   Operation 166 'zext' 'p_cast23' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%line_buf_addr_17 = getelementptr i24 %line_buf, i64, i64 %p_cast23"   --->   Operation 167 'getelementptr' 'line_buf_addr_17' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_17, i24 %empty_40, i3 %mask"   --->   Operation 168 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%empty_59 = or i9 %tmp_s, i9"   --->   Operation 169 'or' 'empty_59' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%p_cast24 = zext i9 %empty_59"   --->   Operation 170 'zext' 'p_cast24' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%line_buf_addr_18 = getelementptr i24 %line_buf, i64, i64 %p_cast24"   --->   Operation 171 'getelementptr' 'line_buf_addr_18' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_18, i24 %empty_40, i3 %mask"   --->   Operation 172 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%empty_60 = or i9 %tmp_s, i9"   --->   Operation 173 'or' 'empty_60' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%p_cast25 = zext i9 %empty_60"   --->   Operation 174 'zext' 'p_cast25' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%line_buf_addr_19 = getelementptr i24 %line_buf, i64, i64 %p_cast25"   --->   Operation 175 'getelementptr' 'line_buf_addr_19' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_19, i24 %empty_40, i3 %mask"   --->   Operation 176 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 13 <SV = 12> <Delay = 1.15>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%empty_61 = or i9 %tmp_s, i9"   --->   Operation 177 'or' 'empty_61' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%p_cast26 = zext i9 %empty_61"   --->   Operation 178 'zext' 'p_cast26' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%line_buf_addr_20 = getelementptr i24 %line_buf, i64, i64 %p_cast26"   --->   Operation 179 'getelementptr' 'line_buf_addr_20' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_20, i24 %empty_40, i3 %mask"   --->   Operation 180 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%empty_62 = or i9 %tmp_s, i9"   --->   Operation 181 'or' 'empty_62' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%p_cast27 = zext i9 %empty_62"   --->   Operation 182 'zext' 'p_cast27' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%line_buf_addr_21 = getelementptr i24 %line_buf, i64, i64 %p_cast27"   --->   Operation 183 'getelementptr' 'line_buf_addr_21' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_21, i24 %empty_40, i3 %mask"   --->   Operation 184 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 14 <SV = 13> <Delay = 1.15>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%empty_63 = or i9 %tmp_s, i9"   --->   Operation 185 'or' 'empty_63' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%p_cast28 = zext i9 %empty_63"   --->   Operation 186 'zext' 'p_cast28' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%line_buf_addr_22 = getelementptr i24 %line_buf, i64, i64 %p_cast28"   --->   Operation 187 'getelementptr' 'line_buf_addr_22' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_22, i24 %empty_40, i3 %mask"   --->   Operation 188 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%empty_64 = or i9 %tmp_s, i9"   --->   Operation 189 'or' 'empty_64' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%p_cast29 = zext i9 %empty_64"   --->   Operation 190 'zext' 'p_cast29' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%line_buf_addr_23 = getelementptr i24 %line_buf, i64, i64 %p_cast29"   --->   Operation 191 'getelementptr' 'line_buf_addr_23' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_23, i24 %empty_40, i3 %mask"   --->   Operation 192 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 15 <SV = 14> <Delay = 1.15>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%empty_65 = or i9 %tmp_s, i9"   --->   Operation 193 'or' 'empty_65' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%p_cast30 = zext i9 %empty_65"   --->   Operation 194 'zext' 'p_cast30' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%line_buf_addr_24 = getelementptr i24 %line_buf, i64, i64 %p_cast30"   --->   Operation 195 'getelementptr' 'line_buf_addr_24' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_24, i24 %empty_40, i3 %mask"   --->   Operation 196 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%empty_66 = or i9 %tmp_s, i9"   --->   Operation 197 'or' 'empty_66' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%p_cast31 = zext i9 %empty_66"   --->   Operation 198 'zext' 'p_cast31' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%line_buf_addr_25 = getelementptr i24 %line_buf, i64, i64 %p_cast31"   --->   Operation 199 'getelementptr' 'line_buf_addr_25' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_25, i24 %empty_40, i3 %mask"   --->   Operation 200 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 16 <SV = 15> <Delay = 1.15>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%empty_67 = or i9 %tmp_s, i9"   --->   Operation 201 'or' 'empty_67' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%p_cast32 = zext i9 %empty_67"   --->   Operation 202 'zext' 'p_cast32' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%line_buf_addr_26 = getelementptr i24 %line_buf, i64, i64 %p_cast32"   --->   Operation 203 'getelementptr' 'line_buf_addr_26' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_26, i24 %empty_40, i3 %mask"   --->   Operation 204 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%empty_68 = or i9 %tmp_s, i9"   --->   Operation 205 'or' 'empty_68' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%p_cast33 = zext i9 %empty_68"   --->   Operation 206 'zext' 'p_cast33' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%line_buf_addr_27 = getelementptr i24 %line_buf, i64, i64 %p_cast33"   --->   Operation 207 'getelementptr' 'line_buf_addr_27' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_27, i24 %empty_40, i3 %mask"   --->   Operation 208 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 17 <SV = 16> <Delay = 1.15>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%empty_69 = or i9 %tmp_s, i9"   --->   Operation 209 'or' 'empty_69' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%p_cast34 = zext i9 %empty_69"   --->   Operation 210 'zext' 'p_cast34' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%line_buf_addr_28 = getelementptr i24 %line_buf, i64, i64 %p_cast34"   --->   Operation 211 'getelementptr' 'line_buf_addr_28' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_28, i24 %empty_40, i3 %mask"   --->   Operation 212 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%empty_70 = or i9 %tmp_s, i9"   --->   Operation 213 'or' 'empty_70' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%p_cast35 = zext i9 %empty_70"   --->   Operation 214 'zext' 'p_cast35' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%line_buf_addr_29 = getelementptr i24 %line_buf, i64, i64 %p_cast35"   --->   Operation 215 'getelementptr' 'line_buf_addr_29' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_29, i24 %empty_40, i3 %mask"   --->   Operation 216 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 18 <SV = 17> <Delay = 1.15>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%empty_71 = or i9 %tmp_s, i9"   --->   Operation 217 'or' 'empty_71' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%p_cast36 = zext i9 %empty_71"   --->   Operation 218 'zext' 'p_cast36' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%line_buf_addr_30 = getelementptr i24 %line_buf, i64, i64 %p_cast36"   --->   Operation 219 'getelementptr' 'line_buf_addr_30' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_30, i24 %empty_40, i3 %mask"   --->   Operation 220 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%empty_72 = or i9 %tmp_s, i9"   --->   Operation 221 'or' 'empty_72' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%p_cast37 = zext i9 %empty_72"   --->   Operation 222 'zext' 'p_cast37' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%line_buf_addr_31 = getelementptr i24 %line_buf, i64, i64 %p_cast37"   --->   Operation 223 'getelementptr' 'line_buf_addr_31' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_31, i24 %empty_40, i3 %mask"   --->   Operation 224 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 19 <SV = 18> <Delay = 1.15>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%empty_73 = or i9 %tmp_s, i9"   --->   Operation 225 'or' 'empty_73' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%p_cast38 = zext i9 %empty_73"   --->   Operation 226 'zext' 'p_cast38' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%line_buf_addr_32 = getelementptr i24 %line_buf, i64, i64 %p_cast38"   --->   Operation 227 'getelementptr' 'line_buf_addr_32' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_32, i24 %empty_40, i3 %mask"   --->   Operation 228 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%empty_74 = or i9 %tmp_s, i9"   --->   Operation 229 'or' 'empty_74' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%p_cast39 = zext i9 %empty_74"   --->   Operation 230 'zext' 'p_cast39' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%line_buf_addr_33 = getelementptr i24 %line_buf, i64, i64 %p_cast39"   --->   Operation 231 'getelementptr' 'line_buf_addr_33' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_33, i24 %empty_40, i3 %mask"   --->   Operation 232 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 20 <SV = 19> <Delay = 1.15>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%empty_75 = or i9 %tmp_s, i9"   --->   Operation 233 'or' 'empty_75' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%p_cast40 = zext i9 %empty_75"   --->   Operation 234 'zext' 'p_cast40' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "%line_buf_addr_34 = getelementptr i24 %line_buf, i64, i64 %p_cast40"   --->   Operation 235 'getelementptr' 'line_buf_addr_34' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_20 : Operation 236 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_34, i24 %empty_40, i3 %mask"   --->   Operation 236 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%empty_76 = or i9 %tmp_s, i9"   --->   Operation 237 'or' 'empty_76' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (0.00ns)   --->   "%p_cast41 = zext i9 %empty_76"   --->   Operation 238 'zext' 'p_cast41' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%line_buf_addr_35 = getelementptr i24 %line_buf, i64, i64 %p_cast41"   --->   Operation 239 'getelementptr' 'line_buf_addr_35' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_35, i24 %empty_40, i3 %mask"   --->   Operation 240 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 21 <SV = 20> <Delay = 1.15>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%empty_77 = or i9 %tmp_s, i9"   --->   Operation 241 'or' 'empty_77' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%p_cast42 = zext i9 %empty_77"   --->   Operation 242 'zext' 'p_cast42' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%line_buf_addr_36 = getelementptr i24 %line_buf, i64, i64 %p_cast42"   --->   Operation 243 'getelementptr' 'line_buf_addr_36' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_21 : Operation 244 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_36, i24 %empty_40, i3 %mask"   --->   Operation 244 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%empty_78 = or i9 %tmp_s, i9"   --->   Operation 245 'or' 'empty_78' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%p_cast43 = zext i9 %empty_78"   --->   Operation 246 'zext' 'p_cast43' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%line_buf_addr_37 = getelementptr i24 %line_buf, i64, i64 %p_cast43"   --->   Operation 247 'getelementptr' 'line_buf_addr_37' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_21 : Operation 248 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_37, i24 %empty_40, i3 %mask"   --->   Operation 248 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 22 <SV = 21> <Delay = 1.15>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%empty_79 = or i9 %tmp_s, i9"   --->   Operation 249 'or' 'empty_79' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%p_cast44 = zext i9 %empty_79"   --->   Operation 250 'zext' 'p_cast44' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%line_buf_addr_38 = getelementptr i24 %line_buf, i64, i64 %p_cast44"   --->   Operation 251 'getelementptr' 'line_buf_addr_38' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_38, i24 %empty_40, i3 %mask"   --->   Operation 252 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%empty_80 = or i9 %tmp_s, i9"   --->   Operation 253 'or' 'empty_80' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%p_cast45 = zext i9 %empty_80"   --->   Operation 254 'zext' 'p_cast45' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%line_buf_addr_39 = getelementptr i24 %line_buf, i64, i64 %p_cast45"   --->   Operation 255 'getelementptr' 'line_buf_addr_39' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_22 : Operation 256 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_39, i24 %empty_40, i3 %mask"   --->   Operation 256 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 23 <SV = 22> <Delay = 1.15>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%empty_81 = or i9 %tmp_s, i9"   --->   Operation 257 'or' 'empty_81' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.00ns)   --->   "%p_cast46 = zext i9 %empty_81"   --->   Operation 258 'zext' 'p_cast46' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_23 : Operation 259 [1/1] (0.00ns)   --->   "%line_buf_addr_40 = getelementptr i24 %line_buf, i64, i64 %p_cast46"   --->   Operation 259 'getelementptr' 'line_buf_addr_40' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_23 : Operation 260 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_40, i24 %empty_40, i3 %mask"   --->   Operation 260 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%empty_82 = or i9 %tmp_s, i9"   --->   Operation 261 'or' 'empty_82' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%p_cast47 = zext i9 %empty_82"   --->   Operation 262 'zext' 'p_cast47' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "%line_buf_addr_41 = getelementptr i24 %line_buf, i64, i64 %p_cast47"   --->   Operation 263 'getelementptr' 'line_buf_addr_41' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_41, i24 %empty_40, i3 %mask"   --->   Operation 264 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 24 <SV = 23> <Delay = 1.15>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "%empty_83 = or i9 %tmp_s, i9"   --->   Operation 265 'or' 'empty_83' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%p_cast48 = zext i9 %empty_83"   --->   Operation 266 'zext' 'p_cast48' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%line_buf_addr_42 = getelementptr i24 %line_buf, i64, i64 %p_cast48"   --->   Operation 267 'getelementptr' 'line_buf_addr_42' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_42, i24 %empty_40, i3 %mask"   --->   Operation 268 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%empty_84 = or i9 %tmp_s, i9"   --->   Operation 269 'or' 'empty_84' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%p_cast49 = zext i9 %empty_84"   --->   Operation 270 'zext' 'p_cast49' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "%line_buf_addr_43 = getelementptr i24 %line_buf, i64, i64 %p_cast49"   --->   Operation 271 'getelementptr' 'line_buf_addr_43' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_24 : Operation 272 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_43, i24 %empty_40, i3 %mask"   --->   Operation 272 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 25 <SV = 24> <Delay = 1.15>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%empty_85 = or i9 %tmp_s, i9"   --->   Operation 273 'or' 'empty_85' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%p_cast50 = zext i9 %empty_85"   --->   Operation 274 'zext' 'p_cast50' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%line_buf_addr_44 = getelementptr i24 %line_buf, i64, i64 %p_cast50"   --->   Operation 275 'getelementptr' 'line_buf_addr_44' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_44, i24 %empty_40, i3 %mask"   --->   Operation 276 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%empty_86 = or i9 %tmp_s, i9"   --->   Operation 277 'or' 'empty_86' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%p_cast51 = zext i9 %empty_86"   --->   Operation 278 'zext' 'p_cast51' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (0.00ns)   --->   "%line_buf_addr_45 = getelementptr i24 %line_buf, i64, i64 %p_cast51"   --->   Operation 279 'getelementptr' 'line_buf_addr_45' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_25 : Operation 280 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_45, i24 %empty_40, i3 %mask"   --->   Operation 280 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 26 <SV = 25> <Delay = 1.15>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%empty_87 = or i9 %tmp_s, i9"   --->   Operation 281 'or' 'empty_87' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%p_cast52 = zext i9 %empty_87"   --->   Operation 282 'zext' 'p_cast52' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%line_buf_addr_46 = getelementptr i24 %line_buf, i64, i64 %p_cast52"   --->   Operation 283 'getelementptr' 'line_buf_addr_46' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_46, i24 %empty_40, i3 %mask"   --->   Operation 284 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_26 : Operation 285 [1/1] (0.00ns)   --->   "%empty_88 = or i9 %tmp_s, i9"   --->   Operation 285 'or' 'empty_88' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%p_cast53 = zext i9 %empty_88"   --->   Operation 286 'zext' 'p_cast53' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_26 : Operation 287 [1/1] (0.00ns)   --->   "%line_buf_addr_47 = getelementptr i24 %line_buf, i64, i64 %p_cast53"   --->   Operation 287 'getelementptr' 'line_buf_addr_47' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_26 : Operation 288 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_47, i24 %empty_40, i3 %mask"   --->   Operation 288 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 27 <SV = 26> <Delay = 1.15>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%empty_89 = or i9 %tmp_s, i9"   --->   Operation 289 'or' 'empty_89' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%p_cast54 = zext i9 %empty_89"   --->   Operation 290 'zext' 'p_cast54' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%line_buf_addr_48 = getelementptr i24 %line_buf, i64, i64 %p_cast54"   --->   Operation 291 'getelementptr' 'line_buf_addr_48' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_48, i24 %empty_40, i3 %mask"   --->   Operation 292 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "%empty_90 = or i9 %tmp_s, i9"   --->   Operation 293 'or' 'empty_90' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (0.00ns)   --->   "%p_cast55 = zext i9 %empty_90"   --->   Operation 294 'zext' 'p_cast55' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "%line_buf_addr_49 = getelementptr i24 %line_buf, i64, i64 %p_cast55"   --->   Operation 295 'getelementptr' 'line_buf_addr_49' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_49, i24 %empty_40, i3 %mask"   --->   Operation 296 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 28 <SV = 27> <Delay = 1.15>
ST_28 : Operation 297 [1/1] (0.00ns)   --->   "%empty_91 = or i9 %tmp_s, i9"   --->   Operation 297 'or' 'empty_91' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_28 : Operation 298 [1/1] (0.00ns)   --->   "%p_cast56 = zext i9 %empty_91"   --->   Operation 298 'zext' 'p_cast56' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_28 : Operation 299 [1/1] (0.00ns)   --->   "%line_buf_addr_50 = getelementptr i24 %line_buf, i64, i64 %p_cast56"   --->   Operation 299 'getelementptr' 'line_buf_addr_50' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_28 : Operation 300 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_50, i24 %empty_40, i3 %mask"   --->   Operation 300 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_28 : Operation 301 [1/1] (0.00ns)   --->   "%empty_92 = or i9 %tmp_s, i9"   --->   Operation 301 'or' 'empty_92' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_28 : Operation 302 [1/1] (0.00ns)   --->   "%p_cast57 = zext i9 %empty_92"   --->   Operation 302 'zext' 'p_cast57' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%line_buf_addr_51 = getelementptr i24 %line_buf, i64, i64 %p_cast57"   --->   Operation 303 'getelementptr' 'line_buf_addr_51' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_28 : Operation 304 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_51, i24 %empty_40, i3 %mask"   --->   Operation 304 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 29 <SV = 28> <Delay = 1.15>
ST_29 : Operation 305 [1/1] (0.00ns)   --->   "%empty_93 = or i9 %tmp_s, i9"   --->   Operation 305 'or' 'empty_93' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_29 : Operation 306 [1/1] (0.00ns)   --->   "%p_cast58 = zext i9 %empty_93"   --->   Operation 306 'zext' 'p_cast58' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_29 : Operation 307 [1/1] (0.00ns)   --->   "%line_buf_addr_52 = getelementptr i24 %line_buf, i64, i64 %p_cast58"   --->   Operation 307 'getelementptr' 'line_buf_addr_52' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_29 : Operation 308 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_52, i24 %empty_40, i3 %mask"   --->   Operation 308 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_29 : Operation 309 [1/1] (0.00ns)   --->   "%empty_94 = or i9 %tmp_s, i9"   --->   Operation 309 'or' 'empty_94' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_29 : Operation 310 [1/1] (0.00ns)   --->   "%p_cast59 = zext i9 %empty_94"   --->   Operation 310 'zext' 'p_cast59' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_29 : Operation 311 [1/1] (0.00ns)   --->   "%line_buf_addr_53 = getelementptr i24 %line_buf, i64, i64 %p_cast59"   --->   Operation 311 'getelementptr' 'line_buf_addr_53' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_29 : Operation 312 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_53, i24 %empty_40, i3 %mask"   --->   Operation 312 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 30 <SV = 29> <Delay = 1.15>
ST_30 : Operation 313 [1/1] (0.00ns)   --->   "%empty_95 = or i9 %tmp_s, i9"   --->   Operation 313 'or' 'empty_95' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_30 : Operation 314 [1/1] (0.00ns)   --->   "%p_cast60 = zext i9 %empty_95"   --->   Operation 314 'zext' 'p_cast60' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_30 : Operation 315 [1/1] (0.00ns)   --->   "%line_buf_addr_54 = getelementptr i24 %line_buf, i64, i64 %p_cast60"   --->   Operation 315 'getelementptr' 'line_buf_addr_54' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_30 : Operation 316 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_54, i24 %empty_40, i3 %mask"   --->   Operation 316 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_30 : Operation 317 [1/1] (0.00ns)   --->   "%empty_96 = or i9 %tmp_s, i9"   --->   Operation 317 'or' 'empty_96' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_30 : Operation 318 [1/1] (0.00ns)   --->   "%p_cast61 = zext i9 %empty_96"   --->   Operation 318 'zext' 'p_cast61' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%line_buf_addr_55 = getelementptr i24 %line_buf, i64, i64 %p_cast61"   --->   Operation 319 'getelementptr' 'line_buf_addr_55' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_30 : Operation 320 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_55, i24 %empty_40, i3 %mask"   --->   Operation 320 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 31 <SV = 30> <Delay = 1.15>
ST_31 : Operation 321 [1/1] (0.00ns)   --->   "%empty_97 = or i9 %tmp_s, i9"   --->   Operation 321 'or' 'empty_97' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_31 : Operation 322 [1/1] (0.00ns)   --->   "%p_cast62 = zext i9 %empty_97"   --->   Operation 322 'zext' 'p_cast62' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_31 : Operation 323 [1/1] (0.00ns)   --->   "%line_buf_addr_56 = getelementptr i24 %line_buf, i64, i64 %p_cast62"   --->   Operation 323 'getelementptr' 'line_buf_addr_56' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_31 : Operation 324 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_56, i24 %empty_40, i3 %mask"   --->   Operation 324 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_31 : Operation 325 [1/1] (0.00ns)   --->   "%empty_98 = or i9 %tmp_s, i9"   --->   Operation 325 'or' 'empty_98' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_31 : Operation 326 [1/1] (0.00ns)   --->   "%p_cast63 = zext i9 %empty_98"   --->   Operation 326 'zext' 'p_cast63' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_31 : Operation 327 [1/1] (0.00ns)   --->   "%line_buf_addr_57 = getelementptr i24 %line_buf, i64, i64 %p_cast63"   --->   Operation 327 'getelementptr' 'line_buf_addr_57' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_31 : Operation 328 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_57, i24 %empty_40, i3 %mask"   --->   Operation 328 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 32 <SV = 31> <Delay = 1.15>
ST_32 : Operation 329 [1/1] (0.00ns)   --->   "%empty_99 = or i9 %tmp_s, i9"   --->   Operation 329 'or' 'empty_99' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_32 : Operation 330 [1/1] (0.00ns)   --->   "%p_cast64 = zext i9 %empty_99"   --->   Operation 330 'zext' 'p_cast64' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_32 : Operation 331 [1/1] (0.00ns)   --->   "%line_buf_addr_58 = getelementptr i24 %line_buf, i64, i64 %p_cast64"   --->   Operation 331 'getelementptr' 'line_buf_addr_58' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_32 : Operation 332 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_58, i24 %empty_40, i3 %mask"   --->   Operation 332 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_32 : Operation 333 [1/1] (0.00ns)   --->   "%empty_100 = or i9 %tmp_s, i9"   --->   Operation 333 'or' 'empty_100' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_32 : Operation 334 [1/1] (0.00ns)   --->   "%p_cast65 = zext i9 %empty_100"   --->   Operation 334 'zext' 'p_cast65' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_32 : Operation 335 [1/1] (0.00ns)   --->   "%line_buf_addr_59 = getelementptr i24 %line_buf, i64, i64 %p_cast65"   --->   Operation 335 'getelementptr' 'line_buf_addr_59' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_32 : Operation 336 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_59, i24 %empty_40, i3 %mask"   --->   Operation 336 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 33 <SV = 32> <Delay = 1.15>
ST_33 : Operation 337 [1/1] (0.00ns)   --->   "%empty_101 = or i9 %tmp_s, i9"   --->   Operation 337 'or' 'empty_101' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_33 : Operation 338 [1/1] (0.00ns)   --->   "%p_cast66 = zext i9 %empty_101"   --->   Operation 338 'zext' 'p_cast66' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_33 : Operation 339 [1/1] (0.00ns)   --->   "%line_buf_addr_60 = getelementptr i24 %line_buf, i64, i64 %p_cast66"   --->   Operation 339 'getelementptr' 'line_buf_addr_60' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_33 : Operation 340 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_60, i24 %empty_40, i3 %mask"   --->   Operation 340 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_33 : Operation 341 [1/1] (0.00ns)   --->   "%empty_102 = or i9 %tmp_s, i9"   --->   Operation 341 'or' 'empty_102' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_33 : Operation 342 [1/1] (0.00ns)   --->   "%p_cast67 = zext i9 %empty_102"   --->   Operation 342 'zext' 'p_cast67' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_33 : Operation 343 [1/1] (0.00ns)   --->   "%line_buf_addr_61 = getelementptr i24 %line_buf, i64, i64 %p_cast67"   --->   Operation 343 'getelementptr' 'line_buf_addr_61' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_33 : Operation 344 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_61, i24 %empty_40, i3 %mask"   --->   Operation 344 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 34 <SV = 33> <Delay = 1.15>
ST_34 : Operation 345 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty"   --->   Operation 345 'specpipeline' 'specpipeline_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 346 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 346 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 347 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 347 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 348 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 348 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 349 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 349 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 350 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 350 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 351 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 351 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 352 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 352 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 353 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 353 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 354 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 354 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 355 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 355 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 356 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 356 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 357 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 357 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 358 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 358 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 359 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 359 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 360 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 360 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 361 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 361 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 362 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 362 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 363 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 363 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 364 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 364 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 365 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 365 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 366 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 366 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 367 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 367 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 368 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 368 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 369 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 369 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 370 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 370 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 371 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 371 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 372 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 372 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 373 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 373 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 374 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 374 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 375 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 375 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 376 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 376 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 377 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 377 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 378 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 378 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 379 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 379 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 380 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 380 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 381 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 381 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 382 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 382 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 383 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 383 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 384 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 384 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 385 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 385 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 386 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 386 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 387 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 387 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 388 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 388 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 389 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 389 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 390 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 390 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 391 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 391 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 392 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 392 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 393 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 393 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 394 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 394 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 395 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 395 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 396 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 396 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 397 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 397 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 398 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 398 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 399 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 399 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 400 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 400 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 401 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 401 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 402 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 402 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 403 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 403 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 404 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 404 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 405 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 405 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 406 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 406 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 407 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 407 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 408 [1/1] (0.00ns)   --->   "%empty_103 = or i9 %tmp_s, i9"   --->   Operation 408 'or' 'empty_103' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 409 [1/1] (0.00ns)   --->   "%p_cast68 = zext i9 %empty_103"   --->   Operation 409 'zext' 'p_cast68' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 410 [1/1] (0.00ns)   --->   "%line_buf_addr_62 = getelementptr i24 %line_buf, i64, i64 %p_cast68"   --->   Operation 410 'getelementptr' 'line_buf_addr_62' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 411 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 411 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 412 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_62, i24 %empty_40, i3 %mask"   --->   Operation 412 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_34 : Operation 413 [1/1] (0.00ns)   --->   "%empty_104 = or i9 %tmp_s, i9"   --->   Operation 413 'or' 'empty_104' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 414 [1/1] (0.00ns)   --->   "%p_cast69 = zext i9 %empty_104"   --->   Operation 414 'zext' 'p_cast69' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 415 [1/1] (0.00ns)   --->   "%line_buf_addr_63 = getelementptr i24 %line_buf, i64, i64 %p_cast69"   --->   Operation 415 'getelementptr' 'line_buf_addr_63' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 416 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 416 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>
ST_34 : Operation 417 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_63, i24 %empty_40, i3 %mask"   --->   Operation 417 'store' 'store_ln0' <Predicate = (!exitcond6216)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_34 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loadstoreloop"   --->   Operation 418 'br' 'br_ln0' <Predicate = (!exitcond6216)> <Delay = 0.00>

State 35 <SV = 2> <Delay = 0.60>
ST_35 : Operation 419 [1/1] (0.60ns)   --->   "%br_ln95 = br void %split.preheader" [../src/gsnh.cpp:95]   --->   Operation 419 'br' 'br_ln95' <Predicate = true> <Delay = 0.60>

State 36 <SV = 3> <Delay = 1.45>
ST_36 : Operation 420 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 %add_ln95, void %._crit_edge_ifconv, i19, void %split.preheader.preheader" [../src/gsnh.cpp:95]   --->   Operation 420 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 421 [1/1] (0.00ns)   --->   "%yi = phi i10 %select_ln95_1, void %._crit_edge_ifconv, i10, void %split.preheader.preheader" [../src/gsnh.cpp:95]   --->   Operation 421 'phi' 'yi' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 422 [1/1] (0.00ns)   --->   "%xi = phi i10 %add_ln96, void %._crit_edge_ifconv, i10, void %split.preheader.preheader" [../src/gsnh.cpp:96]   --->   Operation 422 'phi' 'xi' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 423 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %yi, i32, i32" [../src/gsnh.cpp:95]   --->   Operation 423 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 424 [1/1] (0.58ns)   --->   "%icmp = icmp_ne  i8 %tmp, i8" [../src/gsnh.cpp:95]   --->   Operation 424 'icmp' 'icmp' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 425 [1/1] (0.60ns)   --->   "%cmp88 = icmp_ult  i10 %yi, i10" [../src/gsnh.cpp:95]   --->   Operation 425 'icmp' 'cmp88' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 426 [1/1] (0.12ns)   --->   "%and_ln174_1 = and i1 %icmp, i1 %cmp88" [../src/gsnh.cpp:174]   --->   Operation 426 'and' 'and_ln174_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 427 [1/1] (0.71ns)   --->   "%icmp_ln95 = icmp_eq  i19 %indvar_flatten, i19" [../src/gsnh.cpp:95]   --->   Operation 427 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 428 [1/1] (0.56ns)   --->   "%add_ln95 = add i19 %indvar_flatten, i19" [../src/gsnh.cpp:95]   --->   Operation 428 'add' 'add_ln95' <Predicate = true> <Delay = 0.56> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 429 [1/1] (0.60ns)   --->   "%icmp_ln96 = icmp_eq  i10 %xi, i10" [../src/gsnh.cpp:96]   --->   Operation 429 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 430 [1/1] (0.30ns)   --->   "%select_ln95 = select i1 %icmp_ln96, i10, i10 %xi" [../src/gsnh.cpp:95]   --->   Operation 430 'select' 'select_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 431 [1/1] (0.54ns)   --->   "%add_ln95_1 = add i10, i10 %yi" [../src/gsnh.cpp:95]   --->   Operation 431 'add' 'add_ln95_1' <Predicate = (!icmp_ln95)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 432 [1/1] (0.30ns)   --->   "%select_ln95_1 = select i1 %icmp_ln96, i10 %add_ln95_1, i10 %yi" [../src/gsnh.cpp:95]   --->   Operation 432 'select' 'select_ln95_1' <Predicate = (!icmp_ln95)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i10 %select_ln95_1" [../src/gsnh.cpp:95]   --->   Operation 433 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln95_1, i32, i32" [../src/gsnh.cpp:95]   --->   Operation 434 'partselect' 'tmp_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_36 : Operation 435 [1/1] (0.58ns)   --->   "%icmp297 = icmp_ne  i8 %tmp_3, i8" [../src/gsnh.cpp:95]   --->   Operation 435 'icmp' 'icmp297' <Predicate = (!icmp_ln95)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 436 [1/1] (0.60ns)   --->   "%cmp88_mid1 = icmp_ult  i10 %add_ln95_1, i10" [../src/gsnh.cpp:95]   --->   Operation 436 'icmp' 'cmp88_mid1' <Predicate = (!icmp_ln95)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln95_2)   --->   "%and_ln174_3 = and i1 %icmp297, i1 %cmp88_mid1" [../src/gsnh.cpp:174]   --->   Operation 437 'and' 'and_ln174_3' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 438 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln95_2 = select i1 %icmp_ln96, i1 %and_ln174_3, i1 %and_ln174_1" [../src/gsnh.cpp:95]   --->   Operation 438 'select' 'select_ln95_2' <Predicate = (!icmp_ln95)> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 439 [1/1] (0.54ns)   --->   "%add_ln96 = add i10, i10 %select_ln95" [../src/gsnh.cpp:96]   --->   Operation 439 'add' 'add_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 4> <Delay = 1.74>
ST_37 : Operation 440 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln95, i9" [../src/gsnh.cpp:95]   --->   Operation 440 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %select_ln95" [../src/gsnh.cpp:96]   --->   Operation 441 'zext' 'zext_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i10 %select_ln95" [../src/gsnh.cpp:96]   --->   Operation 442 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 443 [1/1] (0.00ns)   --->   "%line_buf_addr_64 = getelementptr i24 %line_buf, i64, i64 %zext_ln96" [../src/gsnh.cpp:106]   --->   Operation 443 'getelementptr' 'line_buf_addr_64' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 444 [2/2] (1.15ns)   --->   "%line_buf_load = load i9 %line_buf_addr_64" [../src/gsnh.cpp:106]   --->   Operation 444 'load' 'line_buf_load' <Predicate = (!icmp_ln95)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_37 : Operation 445 [1/1] (0.58ns)   --->   "%add_ln109 = add i18 %zext_ln96_1, i18 %p_mid2" [../src/gsnh.cpp:109]   --->   Operation 445 'add' 'add_ln109' <Predicate = (!icmp_ln95)> <Delay = 0.58> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i18 %add_ln109" [../src/gsnh.cpp:109]   --->   Operation 446 'zext' 'zext_ln109' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 447 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i8 %data, i64, i64 %zext_ln109" [../src/gsnh.cpp:109]   --->   Operation 447 'getelementptr' 'data_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 448 [2/2] (1.15ns)   --->   "%window_buf_2_2 = load i18 %data_addr" [../src/gsnh.cpp:109]   --->   Operation 448 'load' 'window_buf_2_2' <Predicate = (!icmp_ln95)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_37 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %select_ln95, i32, i32" [../src/gsnh.cpp:174]   --->   Operation 449 'partselect' 'tmp_14' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_37 : Operation 450 [1/1] (0.58ns)   --->   "%icmp_ln174 = icmp_ne  i8 %tmp_14, i8" [../src/gsnh.cpp:174]   --->   Operation 450 'icmp' 'icmp_ln174' <Predicate = (!icmp_ln95)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 451 [1/1] (0.60ns)   --->   "%icmp_ln174_1 = icmp_ult  i10 %select_ln95, i10" [../src/gsnh.cpp:174]   --->   Operation 451 'icmp' 'icmp_ln174_1' <Predicate = (!icmp_ln95)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 5> <Delay = 1.15>
ST_38 : Operation 452 [1/1] (0.00ns)   --->   "%window_buf_2_1 = phi i8 %window_buf_2_2, void %._crit_edge_ifconv, i8, void %split.preheader.preheader"   --->   Operation 452 'phi' 'window_buf_2_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 453 [1/1] (0.00ns)   --->   "%window_buf_2_1_1 = phi i8 %window_buf_2_1, void %._crit_edge_ifconv, i8, void %split.preheader.preheader"   --->   Operation 453 'phi' 'window_buf_2_1_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 454 [1/1] (0.00ns)   --->   "%window_buf_1_1 = phi i8 %window_buf_1_2, void %._crit_edge_ifconv, i8, void %split.preheader.preheader"   --->   Operation 454 'phi' 'window_buf_1_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 455 [1/1] (0.00ns)   --->   "%window_buf_1_1_1 = phi i8 %window_buf_1_1, void %._crit_edge_ifconv, i8, void %split.preheader.preheader"   --->   Operation 455 'phi' 'window_buf_1_1_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 456 [1/1] (0.00ns)   --->   "%window_buf_0_1 = phi i8 %window_buf_0_2, void %._crit_edge_ifconv, i8, void %split.preheader.preheader"   --->   Operation 456 'phi' 'window_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 457 [1/1] (0.00ns)   --->   "%window_buf_0_1_1 = phi i8 %window_buf_0_1, void %._crit_edge_ifconv, i8, void %split.preheader.preheader"   --->   Operation 457 'phi' 'window_buf_0_1_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 458 [1/1] (0.00ns)   --->   "%specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty" [../src/gsnh.cpp:96]   --->   Operation 458 'specpipeline' 'specpipeline_ln96' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 459 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %split, void" [../src/gsnh.cpp:95]   --->   Operation 459 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 460 [1/2] (1.15ns)   --->   "%line_buf_load = load i9 %line_buf_addr_64" [../src/gsnh.cpp:106]   --->   Operation 460 'load' 'line_buf_load' <Predicate = (!icmp_ln95)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_38 : Operation 461 [1/1] (0.00ns)   --->   "%window_buf_0_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32, i32" [../src/gsnh.cpp:106]   --->   Operation 461 'partselect' 'window_buf_0_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 462 [1/1] (0.00ns)   --->   "%window_buf_1_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32, i32" [../src/gsnh.cpp:106]   --->   Operation 462 'partselect' 'window_buf_1_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 463 [1/2] (1.15ns)   --->   "%window_buf_2_2 = load i18 %data_addr" [../src/gsnh.cpp:109]   --->   Operation 463 'load' 'window_buf_2_2' <Predicate = (!icmp_ln95)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_38 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_load, i32, i32" [../src/gsnh.cpp:109]   --->   Operation 464 'partselect' 'tmp_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i8 %window_buf_0_1_1" [../src/gsnh.cpp:129]   --->   Operation 465 'zext' 'zext_ln129' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 466 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_1_1_1, i1" [../src/gsnh.cpp:129]   --->   Operation 466 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_38 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln129_4 = zext i8 %window_buf_2_1_1" [../src/gsnh.cpp:129]   --->   Operation 467 'zext' 'zext_ln129_4' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 39 <SV = 6> <Delay = 1.76>
ST_39 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %window_buf_2_2, i16 %tmp_4" [../src/gsnh.cpp:109]   --->   Operation 468 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 469 [1/1] (1.15ns)   --->   "%store_ln109 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_64, i24 %tmp_5, i3, i24 %line_buf_load" [../src/gsnh.cpp:109]   --->   Operation 469 'store' 'store_ln109' <Predicate = (!icmp_ln95)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_39 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i8 %window_buf_0_2" [../src/gsnh.cpp:129]   --->   Operation 470 'zext' 'zext_ln129_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 471 [1/1] (0.48ns)   --->   "%sub_ln129 = sub i9 %zext_ln129, i9 %zext_ln129_1" [../src/gsnh.cpp:129]   --->   Operation 471 'sub' 'sub_ln129' <Predicate = (!icmp_ln95)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i9 %sub_ln129" [../src/gsnh.cpp:129]   --->   Operation 472 'sext' 'sext_ln129' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln129_2 = zext i9 %shl_ln" [../src/gsnh.cpp:129]   --->   Operation 473 'zext' 'zext_ln129_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 474 [1/1] (0.51ns)   --->   "%add_ln129 = add i11 %zext_ln129_2, i11 %sext_ln129" [../src/gsnh.cpp:129]   --->   Operation 474 'add' 'add_ln129' <Predicate = (!icmp_ln95)> <Delay = 0.51> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln129_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_1_2, i1" [../src/gsnh.cpp:129]   --->   Operation 475 'bitconcatenate' 'shl_ln129_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln129_3 = zext i9 %shl_ln129_1" [../src/gsnh.cpp:129]   --->   Operation 476 'zext' 'zext_ln129_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln129_1 = sub i11 %add_ln129, i11 %zext_ln129_3" [../src/gsnh.cpp:129]   --->   Operation 477 'sub' 'sub_ln129_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 478 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln129_1 = add i11 %zext_ln129_4, i11 %sub_ln129_1" [../src/gsnh.cpp:129]   --->   Operation 478 'add' 'add_ln129_1' <Predicate = (!icmp_ln95)> <Delay = 0.77> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 479 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_0_1, i1" [../src/gsnh.cpp:136]   --->   Operation 479 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i9 %shl_ln1" [../src/gsnh.cpp:136]   --->   Operation 480 'zext' 'zext_ln136' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 481 [1/1] (0.48ns)   --->   "%add_ln136 = add i9 %zext_ln129_1, i9 %zext_ln129" [../src/gsnh.cpp:136]   --->   Operation 481 'add' 'add_ln136' <Predicate = (!icmp_ln95)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i9 %add_ln136" [../src/gsnh.cpp:136]   --->   Operation 482 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 483 [1/1] (0.51ns)   --->   "%add_ln136_1 = add i10 %zext_ln136, i10 %zext_ln136_1" [../src/gsnh.cpp:136]   --->   Operation 483 'add' 'add_ln136_1' <Predicate = (!icmp_ln95)> <Delay = 0.51> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i10 %add_ln136_1" [../src/gsnh.cpp:136]   --->   Operation 484 'zext' 'zext_ln136_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_39 : Operation 485 [1/1] (0.54ns)   --->   "%sub_ln136 = sub i11 %zext_ln136_2, i11 %zext_ln129_4" [../src/gsnh.cpp:136]   --->   Operation 485 'sub' 'sub_ln136' <Predicate = (!icmp_ln95)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 486 [1/1] (0.00ns)   --->   "%shl_ln136_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_2_1, i1" [../src/gsnh.cpp:136]   --->   Operation 486 'bitconcatenate' 'shl_ln136_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 40 <SV = 7> <Delay = 1.31>
ST_40 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln129_5 = zext i8 %window_buf_2_2" [../src/gsnh.cpp:129]   --->   Operation 487 'zext' 'zext_ln129_5' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_40 : Operation 488 [1/1] (0.53ns)   --->   "%sub_ln150 = sub i11 %add_ln129_1, i11 %zext_ln129_5" [../src/gsnh.cpp:150]   --->   Operation 488 'sub' 'sub_ln150' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i9 %shl_ln136_1" [../src/gsnh.cpp:136]   --->   Operation 489 'zext' 'zext_ln136_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_40 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln136_1 = sub i11 %sub_ln136, i11 %zext_ln136_3" [../src/gsnh.cpp:136]   --->   Operation 490 'sub' 'sub_ln136_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 491 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln150_1 = sub i11 %sub_ln136_1, i11 %zext_ln129_5" [../src/gsnh.cpp:150]   --->   Operation 491 'sub' 'sub_ln150_1' <Predicate = (!icmp_ln95)> <Delay = 0.77> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i11 %sub_ln150_1" [../src/gsnh.cpp:140]   --->   Operation 492 'sext' 'sext_ln140' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_40 : Operation 493 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln140_1 = mul i22 %sext_ln140, i22 %sext_ln140" [../src/gsnh.cpp:140]   --->   Operation 493 'mul' 'mul_ln140_1' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 494 [1/1] (0.61ns)   --->   "%icmp_ln149 = icmp_eq  i11 %add_ln129_1, i11 %zext_ln129_5" [../src/gsnh.cpp:149]   --->   Operation 494 'icmp' 'icmp_ln149' <Predicate = (!icmp_ln95)> <Delay = 0.61> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 495 [1/1] (0.60ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void, void %.thread67" [../src/gsnh.cpp:149]   --->   Operation 495 'br' 'br_ln149' <Predicate = (!icmp_ln95)> <Delay = 0.60>
ST_40 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln157 = sext i11 %sub_ln150" [../src/gsnh.cpp:157]   --->   Operation 496 'sext' 'sext_ln157' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00>
ST_40 : Operation 497 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln157 = mul i31 %sext_ln157, i31" [../src/gsnh.cpp:157]   --->   Operation 497 'mul' 'mul_ln157' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln157_2 = sext i11 %sub_ln150" [../src/gsnh.cpp:157]   --->   Operation 498 'sext' 'sext_ln157_2' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00>
ST_40 : Operation 499 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln157_1 = mul i28 %sext_ln157_2, i28" [../src/gsnh.cpp:157]   --->   Operation 499 'mul' 'mul_ln157_1' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 8> <Delay = 1.16>
ST_41 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i11 %sub_ln150" [../src/gsnh.cpp:136]   --->   Operation 500 'sext' 'sext_ln136' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_41 : Operation 501 [3/3] (0.99ns) (grouped into DSP with root node add_ln140)   --->   "%mul_ln140 = mul i22 %sext_ln136, i22 %sext_ln136" [../src/gsnh.cpp:140]   --->   Operation 501 'mul' 'mul_ln140' <Predicate = (!icmp_ln95)> <Delay = 0.99> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 502 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln140_1 = mul i22 %sext_ln140, i22 %sext_ln140" [../src/gsnh.cpp:140]   --->   Operation 502 'mul' 'mul_ln140_1' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 503 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %sub_ln150_1, i8" [../src/gsnh.cpp:150]   --->   Operation 503 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00>
ST_41 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i19 %shl_ln3" [../src/gsnh.cpp:150]   --->   Operation 504 'sext' 'sext_ln150' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00>
ST_41 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln150_1 = sext i11 %sub_ln150" [../src/gsnh.cpp:150]   --->   Operation 505 'sext' 'sext_ln150_1' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00>
ST_41 : Operation 506 [24/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 506 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 507 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln157 = mul i31 %sext_ln157, i31" [../src/gsnh.cpp:157]   --->   Operation 507 'mul' 'mul_ln157' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 508 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln157_1 = mul i28 %sext_ln157_2, i28" [../src/gsnh.cpp:157]   --->   Operation 508 'mul' 'mul_ln157_1' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 9> <Delay = 1.16>
ST_42 : Operation 509 [2/3] (0.99ns) (grouped into DSP with root node add_ln140)   --->   "%mul_ln140 = mul i22 %sext_ln136, i22 %sext_ln136" [../src/gsnh.cpp:140]   --->   Operation 509 'mul' 'mul_ln140' <Predicate = (!icmp_ln95)> <Delay = 0.99> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 510 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln140_1 = mul i22 %sext_ln140, i22 %sext_ln140" [../src/gsnh.cpp:140]   --->   Operation 510 'mul' 'mul_ln140_1' <Predicate = (!icmp_ln95)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 511 [23/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 511 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 512 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln157 = mul i31 %sext_ln157, i31" [../src/gsnh.cpp:157]   --->   Operation 512 'mul' 'mul_ln157' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 513 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln157_1 = mul i28 %sext_ln157_2, i28" [../src/gsnh.cpp:157]   --->   Operation 513 'mul' 'mul_ln157_1' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 10> <Delay = 1.16>
ST_43 : Operation 514 [1/3] (0.00ns) (grouped into DSP with root node add_ln140)   --->   "%mul_ln140 = mul i22 %sext_ln136, i22 %sext_ln136" [../src/gsnh.cpp:140]   --->   Operation 514 'mul' 'mul_ln140' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 515 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln140_1 = mul i22 %sext_ln140, i22 %sext_ln140" [../src/gsnh.cpp:140]   --->   Operation 515 'mul' 'mul_ln140_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 516 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln140 = add i22 %mul_ln140_1, i22 %mul_ln140" [../src/gsnh.cpp:140]   --->   Operation 516 'add' 'add_ln140' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 517 [22/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 517 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln157)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sext_ln150_1, i32" [../src/gsnh.cpp:157]   --->   Operation 518 'bitselect' 'tmp_10' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00>
ST_43 : Operation 519 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln157 = mul i31 %sext_ln157, i31" [../src/gsnh.cpp:157]   --->   Operation 519 'mul' 'mul_ln157' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln157_1 = sext i19 %shl_ln3" [../src/gsnh.cpp:157]   --->   Operation 520 'sext' 'sext_ln157_1' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00>
ST_43 : Operation 521 [1/1] (0.74ns)   --->   "%icmp_ln157 = icmp_slt  i31 %sext_ln157_1, i31 %mul_ln157" [../src/gsnh.cpp:157]   --->   Operation 521 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.74> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 522 [1/1] (0.74ns)   --->   "%icmp_ln157_1 = icmp_sgt  i31 %sext_ln157_1, i31 %mul_ln157" [../src/gsnh.cpp:157]   --->   Operation 522 'icmp' 'icmp_ln157_1' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.74> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln157)   --->   "%select_ln157 = select i1 %tmp_10, i1 %icmp_ln157, i1 %icmp_ln157_1" [../src/gsnh.cpp:157]   --->   Operation 523 'select' 'select_ln157' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln157)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sext_ln150_1, i32" [../src/gsnh.cpp:157]   --->   Operation 524 'bitselect' 'tmp_11' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00>
ST_43 : Operation 525 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln157_1 = mul i28 %sext_ln157_2, i28" [../src/gsnh.cpp:157]   --->   Operation 525 'mul' 'mul_ln157_1' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln157_3 = sext i19 %shl_ln3" [../src/gsnh.cpp:157]   --->   Operation 526 'sext' 'sext_ln157_3' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00>
ST_43 : Operation 527 [1/1] (0.71ns)   --->   "%icmp_ln157_2 = icmp_slt  i28 %sext_ln157_3, i28 %mul_ln157_1" [../src/gsnh.cpp:157]   --->   Operation 527 'icmp' 'icmp_ln157_2' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.71> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln157)   --->   "%xor_ln157 = xor i1 %icmp_ln157_2, i1" [../src/gsnh.cpp:157]   --->   Operation 528 'xor' 'xor_ln157' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 529 [1/1] (0.71ns)   --->   "%icmp_ln157_3 = icmp_slt  i28 %mul_ln157_1, i28 %sext_ln157_3" [../src/gsnh.cpp:157]   --->   Operation 529 'icmp' 'icmp_ln157_3' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.71> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln157)   --->   "%xor_ln157_1 = xor i1 %icmp_ln157_3, i1" [../src/gsnh.cpp:157]   --->   Operation 530 'xor' 'xor_ln157_1' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln157)   --->   "%select_ln157_1 = select i1 %tmp_11, i1 %xor_ln157, i1 %xor_ln157_1" [../src/gsnh.cpp:157]   --->   Operation 531 'select' 'select_ln157_1' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 532 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln157 = and i1 %select_ln157, i1 %select_ln157_1" [../src/gsnh.cpp:157]   --->   Operation 532 'and' 'and_ln157' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln161 = sext i11 %sub_ln150" [../src/gsnh.cpp:161]   --->   Operation 533 'sext' 'sext_ln161' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.00>
ST_43 : Operation 534 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln161 = mul i28 %sext_ln161, i28" [../src/gsnh.cpp:161]   --->   Operation 534 'mul' 'mul_ln161' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln161_2 = sext i11 %sub_ln150" [../src/gsnh.cpp:161]   --->   Operation 535 'sext' 'sext_ln161_2' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.00>
ST_43 : Operation 536 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln161_1 = mul i28 %sext_ln161_2, i28" [../src/gsnh.cpp:161]   --->   Operation 536 'mul' 'mul_ln161_1' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 11> <Delay = 1.16>
ST_44 : Operation 537 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln140 = add i22 %mul_ln140_1, i22 %mul_ln140" [../src/gsnh.cpp:140]   --->   Operation 537 'add' 'add_ln140' <Predicate = (!icmp_ln95)> <Delay = 0.64> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 538 [21/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 538 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 539 [1/1] (0.61ns)   --->   "%br_ln157 = br i1 %and_ln157, void, void %._crit_edge_ifconv" [../src/gsnh.cpp:157]   --->   Operation 539 'br' 'br_ln157' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.61>
ST_44 : Operation 540 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln161 = mul i28 %sext_ln161, i28" [../src/gsnh.cpp:161]   --->   Operation 540 'mul' 'mul_ln161' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 541 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln161_1 = mul i28 %sext_ln161_2, i28" [../src/gsnh.cpp:161]   --->   Operation 541 'mul' 'mul_ln161_1' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 12> <Delay = 1.73>
ST_45 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i22 %add_ln140" [../src/gsnh.cpp:140]   --->   Operation 542 'sext' 'sext_ln140_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_45 : Operation 543 [6/6] (1.73ns)   --->   "%x_assign = sitofp i32 %sext_ln140_1" [../src/gsnh.cpp:140]   --->   Operation 543 'sitofp' 'x_assign' <Predicate = (!icmp_ln95)> <Delay = 1.73> <Core = "Int2Float">   --->   Core 110 'Int2Float' <Latency = 5> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 544 [20/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 544 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 545 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln161 = mul i28 %sext_ln161, i28" [../src/gsnh.cpp:161]   --->   Operation 545 'mul' 'mul_ln161' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 546 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln161_1 = mul i28 %sext_ln161_2, i28" [../src/gsnh.cpp:161]   --->   Operation 546 'mul' 'mul_ln161_1' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 13> <Delay = 1.73>
ST_46 : Operation 547 [5/6] (1.73ns)   --->   "%x_assign = sitofp i32 %sext_ln140_1" [../src/gsnh.cpp:140]   --->   Operation 547 'sitofp' 'x_assign' <Predicate = (!icmp_ln95)> <Delay = 1.73> <Core = "Int2Float">   --->   Core 110 'Int2Float' <Latency = 5> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 548 [19/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 548 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln161)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sext_ln150_1, i32" [../src/gsnh.cpp:161]   --->   Operation 549 'bitselect' 'tmp_12' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.00>
ST_46 : Operation 550 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln161 = mul i28 %sext_ln161, i28" [../src/gsnh.cpp:161]   --->   Operation 550 'mul' 'mul_ln161' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln161_1 = sext i19 %shl_ln3" [../src/gsnh.cpp:161]   --->   Operation 551 'sext' 'sext_ln161_1' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.00>
ST_46 : Operation 552 [1/1] (0.71ns)   --->   "%icmp_ln161 = icmp_slt  i28 %sext_ln161_1, i28 %mul_ln161" [../src/gsnh.cpp:161]   --->   Operation 552 'icmp' 'icmp_ln161' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.71> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 553 [1/1] (0.71ns)   --->   "%icmp_ln161_1 = icmp_sgt  i28 %sext_ln161_1, i28 %mul_ln161" [../src/gsnh.cpp:161]   --->   Operation 553 'icmp' 'icmp_ln161_1' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.71> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln161)   --->   "%select_ln161 = select i1 %tmp_12, i1 %icmp_ln161, i1 %icmp_ln161_1" [../src/gsnh.cpp:161]   --->   Operation 554 'select' 'select_ln161' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln161)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sext_ln150_1, i32" [../src/gsnh.cpp:161]   --->   Operation 555 'bitselect' 'tmp_13' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.00>
ST_46 : Operation 556 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln161_1 = mul i28 %sext_ln161_2, i28" [../src/gsnh.cpp:161]   --->   Operation 556 'mul' 'mul_ln161_1' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln161_3 = sext i19 %shl_ln3" [../src/gsnh.cpp:161]   --->   Operation 557 'sext' 'sext_ln161_3' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.00>
ST_46 : Operation 558 [1/1] (0.71ns)   --->   "%icmp_ln161_2 = icmp_sgt  i28 %sext_ln161_3, i28 %mul_ln161_1" [../src/gsnh.cpp:161]   --->   Operation 558 'icmp' 'icmp_ln161_2' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.71> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 559 [1/1] (0.71ns)   --->   "%icmp_ln161_3 = icmp_slt  i28 %sext_ln161_3, i28 %mul_ln161_1" [../src/gsnh.cpp:161]   --->   Operation 559 'icmp' 'icmp_ln161_3' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.71> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln161)   --->   "%select_ln161_1 = select i1 %tmp_13, i1 %icmp_ln161_2, i1 %icmp_ln161_3" [../src/gsnh.cpp:161]   --->   Operation 560 'select' 'select_ln161_1' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 561 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln161 = and i1 %select_ln161, i1 %select_ln161_1" [../src/gsnh.cpp:161]   --->   Operation 561 'and' 'and_ln161' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 14> <Delay = 1.73>
ST_47 : Operation 562 [4/6] (1.73ns)   --->   "%x_assign = sitofp i32 %sext_ln140_1" [../src/gsnh.cpp:140]   --->   Operation 562 'sitofp' 'x_assign' <Predicate = (!icmp_ln95)> <Delay = 1.73> <Core = "Int2Float">   --->   Core 110 'Int2Float' <Latency = 5> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 563 [18/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 563 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 15> <Delay = 1.73>
ST_48 : Operation 564 [3/6] (1.73ns)   --->   "%x_assign = sitofp i32 %sext_ln140_1" [../src/gsnh.cpp:140]   --->   Operation 564 'sitofp' 'x_assign' <Predicate = (!icmp_ln95)> <Delay = 1.73> <Core = "Int2Float">   --->   Core 110 'Int2Float' <Latency = 5> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 565 [17/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 565 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 16> <Delay = 1.73>
ST_49 : Operation 566 [2/6] (1.73ns)   --->   "%x_assign = sitofp i32 %sext_ln140_1" [../src/gsnh.cpp:140]   --->   Operation 566 'sitofp' 'x_assign' <Predicate = (!icmp_ln95)> <Delay = 1.73> <Core = "Int2Float">   --->   Core 110 'Int2Float' <Latency = 5> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 567 [16/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 567 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 17> <Delay = 1.73>
ST_50 : Operation 568 [1/6] (1.73ns)   --->   "%x_assign = sitofp i32 %sext_ln140_1" [../src/gsnh.cpp:140]   --->   Operation 568 'sitofp' 'x_assign' <Predicate = (!icmp_ln95)> <Delay = 1.73> <Core = "Int2Float">   --->   Core 110 'Int2Float' <Latency = 5> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 569 [15/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 569 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 18> <Delay = 1.70>
ST_51 : Operation 570 [17/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 570 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 571 [14/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 571 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 19> <Delay = 1.70>
ST_52 : Operation 572 [16/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 572 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 573 [13/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 573 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 20> <Delay = 1.70>
ST_53 : Operation 574 [15/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 574 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 575 [12/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 575 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 21> <Delay = 1.70>
ST_54 : Operation 576 [14/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 576 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 577 [11/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 577 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 22> <Delay = 1.70>
ST_55 : Operation 578 [13/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 578 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 579 [10/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 579 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 23> <Delay = 1.70>
ST_56 : Operation 580 [12/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 580 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 581 [9/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 581 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 24> <Delay = 1.70>
ST_57 : Operation 582 [11/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 582 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 583 [8/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 583 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 25> <Delay = 1.70>
ST_58 : Operation 584 [10/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 584 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 585 [7/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 585 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 26> <Delay = 1.70>
ST_59 : Operation 586 [9/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 586 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 587 [6/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 587 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 27> <Delay = 1.70>
ST_60 : Operation 588 [8/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 588 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 589 [5/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 589 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 28> <Delay = 1.70>
ST_61 : Operation 590 [7/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 590 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 591 [4/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 591 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 29> <Delay = 1.70>
ST_62 : Operation 592 [6/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 592 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 593 [3/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 593 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 30> <Delay = 1.70>
ST_63 : Operation 594 [5/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 594 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 595 [2/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 595 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 31> <Delay = 1.70>
ST_64 : Operation 596 [4/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 596 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 597 [1/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1" [../src/gsnh.cpp:150]   --->   Operation 597 'sdiv' 't_int' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 1.16> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln150_2 = sext i20 %t_int" [../src/gsnh.cpp:150]   --->   Operation 598 'sext' 'sext_ln150_2' <Predicate = (!icmp_ln95 & !icmp_ln149)> <Delay = 0.00>
ST_64 : Operation 599 [1/1] (0.61ns)   --->   "%br_ln161 = br i1 %and_ln161, void %.thread67, void %._crit_edge_ifconv" [../src/gsnh.cpp:161]   --->   Operation 599 'br' 'br_ln161' <Predicate = (!icmp_ln95 & !icmp_ln149 & !and_ln157)> <Delay = 0.61>

State 65 <SV = 32> <Delay = 1.70>
ST_65 : Operation 600 [3/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 600 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 601 [1/1] (0.00ns)   --->   "%t_int_06671 = phi i32, void %split, i32 %sext_ln150_2, void" [../src/gsnh.cpp:150]   --->   Operation 601 'phi' 't_int_06671' <Predicate = (!icmp_ln95 & !and_ln157 & !and_ln161) | (!icmp_ln95 & icmp_ln149)> <Delay = 0.00>
ST_65 : Operation 602 [1/1] (0.85ns)   --->   "%icmp_ln165 = icmp_sgt  i32 %t_int_06671, i32" [../src/gsnh.cpp:165]   --->   Operation 602 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln95 & !and_ln157 & !and_ln161) | (!icmp_ln95 & icmp_ln149)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 603 [1/1] (0.85ns)   --->   "%icmp_ln165_1 = icmp_slt  i32 %t_int_06671, i32" [../src/gsnh.cpp:165]   --->   Operation 603 'icmp' 'icmp_ln165_1' <Predicate = (!icmp_ln95 & !and_ln157 & !and_ln161) | (!icmp_ln95 & icmp_ln149)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln165)   --->   "%and_ln165 = and i1 %icmp_ln165, i1 %icmp_ln165_1" [../src/gsnh.cpp:165]   --->   Operation 604 'and' 'and_ln165' <Predicate = (!icmp_ln95 & !and_ln157 & !and_ln161) | (!icmp_ln95 & icmp_ln149)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 605 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln165 = select i1 %and_ln165, i8, i8" [../src/gsnh.cpp:165]   --->   Operation 605 'select' 'select_ln165' <Predicate = (!icmp_ln95 & !and_ln157 & !and_ln161) | (!icmp_ln95 & icmp_ln149)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 606 [1/1] (0.61ns)   --->   "%br_ln165 = br void %._crit_edge_ifconv" [../src/gsnh.cpp:165]   --->   Operation 606 'br' 'br_ln165' <Predicate = (!icmp_ln95 & !and_ln157 & !and_ln161) | (!icmp_ln95 & icmp_ln149)> <Delay = 0.61>

State 66 <SV = 33> <Delay = 1.70>
ST_66 : Operation 607 [2/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 607 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 608 [1/1] (0.00ns)   --->   "%grad_sobel = phi i8 %select_ln165, void %.thread67, i8, void, i8, void" [../src/gsnh.cpp:165]   --->   Operation 608 'phi' 'grad_sobel' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_66 : Operation 609 [1/1] (0.00ns)   --->   "%out_grad_addr = getelementptr i8 %out_grad, i64, i64 %zext_ln109" [../src/gsnh.cpp:181]   --->   Operation 609 'getelementptr' 'out_grad_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_66 : Operation 610 [1/1] (1.15ns)   --->   "%store_ln177 = store i8 %grad_sobel, i18 %out_grad_addr" [../src/gsnh.cpp:177]   --->   Operation 610 'store' 'store_ln177' <Predicate = (!icmp_ln95)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 67 <SV = 34> <Delay = 1.70>
ST_67 : Operation 611 [1/17] (1.70ns)   --->   "%x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7]   --->   Operation 611 'fsqrt' 'x_assign_1' <Predicate = (!icmp_ln95)> <Delay = 1.70> <Core = "FSqrt">   --->   Core 83 'FSqrt' <Latency = 16> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 35> <Delay = 0.78>
ST_68 : Operation 612 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i32 %x_assign_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:311]   --->   Operation 612 'bitcast' 'p_Val2_s' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_68 : Operation 613 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32"   --->   Operation 613 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_68 : Operation 614 [1/1] (0.00ns)   --->   "%p_Repl2_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_s, i32, i32"   --->   Operation 614 'partselect' 'p_Repl2_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_68 : Operation 615 [1/1] (0.00ns)   --->   "%p_Repl2_s = trunc i32 %p_Val2_s"   --->   Operation 615 'trunc' 'p_Repl2_s' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_68 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln340_1 = zext i8 %p_Repl2_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:340]   --->   Operation 616 'zext' 'zext_ln340_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_68 : Operation 617 [1/1] (0.48ns)   --->   "%add_ln340 = add i9, i9 %zext_ln340_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:340]   --->   Operation 617 'add' 'add_ln340' <Predicate = (!icmp_ln95)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 618 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln340, i32"   --->   Operation 618 'bitselect' 'isNeg' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_68 : Operation 619 [1/1] (0.48ns)   --->   "%sub_ln1311 = sub i8, i8 %p_Repl2_1"   --->   Operation 619 'sub' 'sub_ln1311' <Predicate = (!icmp_ln95)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 620 'sext' 'sext_ln1311' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_68 : Operation 621 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln340"   --->   Operation 621 'select' 'ush' <Predicate = (!icmp_ln95)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 69 <SV = 36> <Delay = 1.05>
ST_69 : Operation 622 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1, i23 %p_Repl2_s, i1"   --->   Operation 622 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_69 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i25 %shl_ln2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:340]   --->   Operation 623 'zext' 'zext_ln340' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_69 : Operation 624 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 624 'sext' 'sh_prom_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_69 : Operation 625 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_cast_cast_cast"   --->   Operation 625 'zext' 'sh_prom_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_69 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%lshr_ln1287 = lshr i79 %zext_ln340, i79 %sh_prom_i_i_i_cast_cast_cast_cast"   --->   Operation 626 'lshr' 'lshr_ln1287' <Predicate = (!icmp_ln95 & isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%shl_ln1253 = shl i79 %zext_ln340, i79 %sh_prom_i_i_i_cast_cast_cast_cast"   --->   Operation 627 'shl' 'shl_ln1253' <Predicate = (!icmp_ln95 & !isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln1287, i32"   --->   Operation 628 'bitselect' 'tmp_8' <Predicate = (!icmp_ln95 & isNeg)> <Delay = 0.00>
ST_69 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln662 = zext i1 %tmp_8"   --->   Operation 629 'zext' 'zext_ln662' <Predicate = (!icmp_ln95 & isNeg)> <Delay = 0.00>
ST_69 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln1253, i32, i32"   --->   Operation 630 'partselect' 'tmp_6' <Predicate = (!icmp_ln95 & !isNeg)> <Delay = 0.00>
ST_69 : Operation 631 [1/1] (1.05ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_6"   --->   Operation 631 'select' 'select_ln1312' <Predicate = (!icmp_ln95)> <Delay = 1.05> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 70 <SV = 37> <Delay = 1.66>
ST_70 : Operation 632 [1/1] (0.00ns)   --->   "%empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 632 'speclooptripcount' 'empty_105' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_70 : Operation 633 [1/1] (0.00ns)   --->   "%specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty" [../src/gsnh.cpp:96]   --->   Operation 633 'specpipeline' 'specpipeline_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_70 : Operation 634 [1/1] (0.66ns)   --->   "%sub_ln657 = sub i32, i32 %select_ln1312"   --->   Operation 634 'sub' 'sub_ln657' <Predicate = (!icmp_ln95 & p_Result_s)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 635 [1/1] (0.22ns)   --->   "%p_Val2_3 = select i1 %p_Result_s, i32 %sub_ln657, i32 %select_ln1312" [/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117]   --->   Operation 635 'select' 'p_Val2_3' <Predicate = (!icmp_ln95)> <Delay = 0.22> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_Val2_3, i32, i32" [../src/gsnh.cpp:143]   --->   Operation 636 'partselect' 'tmp_9' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_70 : Operation 637 [1/1] (0.76ns)   --->   "%icmp_ln143 = icmp_sgt  i24 %tmp_9, i24" [../src/gsnh.cpp:143]   --->   Operation 637 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln95)> <Delay = 0.76> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 38> <Delay = 1.46>
ST_71 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%and_ln174 = and i1 %icmp_ln174, i1 %icmp_ln174_1" [../src/gsnh.cpp:174]   --->   Operation 638 'and' 'and_ln174' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%and_ln174_2 = and i1 %select_ln95_2, i1 %and_ln174" [../src/gsnh.cpp:174]   --->   Operation 639 'and' 'and_ln174_2' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 640 [1/1] (0.00ns)   --->   "%out_value_addr = getelementptr i8 %out_value, i64, i64 %zext_ln109" [../src/gsnh.cpp:180]   --->   Operation 640 'getelementptr' 'out_value_addr' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_71 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%trunc_ln176 = trunc i32 %p_Val2_3" [../src/gsnh.cpp:176]   --->   Operation 641 'trunc' 'trunc_ln176' <Predicate = (!icmp_ln95 & !icmp_ln143)> <Delay = 0.00>
ST_71 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%select_ln176 = select i1 %icmp_ln143, i8, i8 %trunc_ln176" [../src/gsnh.cpp:176]   --->   Operation 642 'select' 'select_ln176' <Predicate = (!icmp_ln95)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 643 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %and_ln174_2, i8 %select_ln176, i8" [../src/gsnh.cpp:174]   --->   Operation 643 'select' 'select_ln174' <Predicate = (!icmp_ln95)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 644 [1/1] (1.15ns)   --->   "%store_ln180 = store i8 %select_ln174, i18 %out_value_addr" [../src/gsnh.cpp:180]   --->   Operation 644 'store' 'store_ln180' <Predicate = (!icmp_ln95)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_71 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln96 = br void %split.preheader" [../src/gsnh.cpp:96]   --->   Operation 645 'br' 'br_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 72 <SV = 6> <Delay = 0.00>
ST_72 : Operation 646 [1/1] (0.00ns)   --->   "%ret_ln185 = ret" [../src/gsnh.cpp:185]   --->   Operation 646 'ret' 'ret_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.675ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_28') [7]  (0.603 ns)

 <State 2>: 1.57ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_28') [7]  (0 ns)
	'icmp' operation ('empty_31') [21]  (0.637 ns)
	'select' operation ('empty_32') [22]  (0 ns)
	'sub' operation ('empty_34') [24]  (0.341 ns)
	'lshr' operation ('empty_39') [29]  (0 ns)
	'and' operation ('p_demorgan') [30]  (0 ns)
	'and' operation ('empty_40') [31]  (0.592 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'shl' operation ('mask') [34]  (0.487 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [35]  (1.16 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_43') [41]  (0 ns)
	'getelementptr' operation ('line_buf_addr_2') [43]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [45]  (1.16 ns)

 <State 5>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_45') [51]  (0 ns)
	'getelementptr' operation ('line_buf_addr_4') [53]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [55]  (1.16 ns)

 <State 6>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_47') [61]  (0 ns)
	'getelementptr' operation ('line_buf_addr_6') [63]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [65]  (1.16 ns)

 <State 7>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_49') [71]  (0 ns)
	'getelementptr' operation ('line_buf_addr_8') [73]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [75]  (1.16 ns)

 <State 8>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_51') [81]  (0 ns)
	'getelementptr' operation ('line_buf_addr_10') [83]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [85]  (1.16 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_53') [91]  (0 ns)
	'getelementptr' operation ('line_buf_addr_12') [93]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [95]  (1.16 ns)

 <State 10>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_55') [101]  (0 ns)
	'getelementptr' operation ('line_buf_addr_14') [103]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [105]  (1.16 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_57') [111]  (0 ns)
	'getelementptr' operation ('line_buf_addr_16') [113]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [115]  (1.16 ns)

 <State 12>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_59') [121]  (0 ns)
	'getelementptr' operation ('line_buf_addr_18') [123]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [125]  (1.16 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_61') [131]  (0 ns)
	'getelementptr' operation ('line_buf_addr_20') [133]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [135]  (1.16 ns)

 <State 14>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_63') [141]  (0 ns)
	'getelementptr' operation ('line_buf_addr_22') [143]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [145]  (1.16 ns)

 <State 15>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_65') [151]  (0 ns)
	'getelementptr' operation ('line_buf_addr_24') [153]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [155]  (1.16 ns)

 <State 16>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_67') [161]  (0 ns)
	'getelementptr' operation ('line_buf_addr_26') [163]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [165]  (1.16 ns)

 <State 17>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_69') [171]  (0 ns)
	'getelementptr' operation ('line_buf_addr_28') [173]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [175]  (1.16 ns)

 <State 18>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_71') [181]  (0 ns)
	'getelementptr' operation ('line_buf_addr_30') [183]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [185]  (1.16 ns)

 <State 19>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_73') [191]  (0 ns)
	'getelementptr' operation ('line_buf_addr_32') [193]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [195]  (1.16 ns)

 <State 20>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_75') [201]  (0 ns)
	'getelementptr' operation ('line_buf_addr_34') [203]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [205]  (1.16 ns)

 <State 21>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_77') [211]  (0 ns)
	'getelementptr' operation ('line_buf_addr_36') [213]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [215]  (1.16 ns)

 <State 22>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_79') [221]  (0 ns)
	'getelementptr' operation ('line_buf_addr_38') [223]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [225]  (1.16 ns)

 <State 23>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_81') [231]  (0 ns)
	'getelementptr' operation ('line_buf_addr_40') [233]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [235]  (1.16 ns)

 <State 24>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_83') [241]  (0 ns)
	'getelementptr' operation ('line_buf_addr_42') [243]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [245]  (1.16 ns)

 <State 25>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_85') [251]  (0 ns)
	'getelementptr' operation ('line_buf_addr_44') [253]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [255]  (1.16 ns)

 <State 26>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_87') [261]  (0 ns)
	'getelementptr' operation ('line_buf_addr_46') [263]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [265]  (1.16 ns)

 <State 27>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_89') [271]  (0 ns)
	'getelementptr' operation ('line_buf_addr_48') [273]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [275]  (1.16 ns)

 <State 28>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_91') [281]  (0 ns)
	'getelementptr' operation ('line_buf_addr_50') [283]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [285]  (1.16 ns)

 <State 29>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_93') [291]  (0 ns)
	'getelementptr' operation ('line_buf_addr_52') [293]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [295]  (1.16 ns)

 <State 30>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_95') [301]  (0 ns)
	'getelementptr' operation ('line_buf_addr_54') [303]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [305]  (1.16 ns)

 <State 31>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_97') [311]  (0 ns)
	'getelementptr' operation ('line_buf_addr_56') [313]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [315]  (1.16 ns)

 <State 32>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_99') [321]  (0 ns)
	'getelementptr' operation ('line_buf_addr_58') [323]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [325]  (1.16 ns)

 <State 33>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_101') [331]  (0 ns)
	'getelementptr' operation ('line_buf_addr_60') [333]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [335]  (1.16 ns)

 <State 34>: 1.16ns
The critical path consists of the following:
	'or' operation ('empty_103') [341]  (0 ns)
	'getelementptr' operation ('line_buf_addr_62') [343]  (0 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i24> on array 'line_buf', ../src/gsnh.cpp:76 [345]  (1.16 ns)

 <State 35>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ../src/gsnh.cpp:95) with incoming values : ('add_ln95', ../src/gsnh.cpp:95) [355]  (0.603 ns)

 <State 36>: 1.45ns
The critical path consists of the following:
	'phi' operation ('xi', ../src/gsnh.cpp:96) with incoming values : ('add_ln96', ../src/gsnh.cpp:96) [363]  (0 ns)
	'icmp' operation ('icmp_ln96', ../src/gsnh.cpp:96) [374]  (0.605 ns)
	'select' operation ('select_ln95', ../src/gsnh.cpp:95) [375]  (0.303 ns)
	'add' operation ('add_ln96', ../src/gsnh.cpp:96) [520]  (0.543 ns)

 <State 37>: 1.74ns
The critical path consists of the following:
	'add' operation ('add_ln109', ../src/gsnh.cpp:109) [392]  (0.582 ns)
	'getelementptr' operation ('data_addr', ../src/gsnh.cpp:109) [394]  (0 ns)
	'load' operation ('window_buf[2][2]', ../src/gsnh.cpp:109) on array 'data' [395]  (1.16 ns)

 <State 38>: 1.16ns
The critical path consists of the following:
	'load' operation ('line_buf_load', ../src/gsnh.cpp:106) on array 'line_buf', ../src/gsnh.cpp:76 [389]  (1.16 ns)

 <State 39>: 1.77ns
The critical path consists of the following:
	'sub' operation ('sub_ln129', ../src/gsnh.cpp:129) [401]  (0.481 ns)
	'add' operation ('add_ln129', ../src/gsnh.cpp:129) [405]  (0.512 ns)
	'sub' operation ('sub_ln129_1', ../src/gsnh.cpp:129) [408]  (0 ns)
	'add' operation ('add_ln129_1', ../src/gsnh.cpp:129) [410]  (0.777 ns)

 <State 40>: 1.31ns
The critical path consists of the following:
	'sub' operation ('sub_ln150_1', ../src/gsnh.cpp:150) [424]  (0.777 ns)
	'mul' operation of DSP[427] ('mul_ln140_1', ../src/gsnh.cpp:140) [427]  (0.535 ns)

 <State 41>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('t_int', ../src/gsnh.cpp:150) [462]  (1.17 ns)

 <State 42>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('t_int', ../src/gsnh.cpp:150) [462]  (1.17 ns)

 <State 43>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('t_int', ../src/gsnh.cpp:150) [462]  (1.17 ns)

 <State 44>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('t_int', ../src/gsnh.cpp:150) [462]  (1.17 ns)

 <State 45>: 1.73ns
The critical path consists of the following:
	'sitofp' operation ('x', ../src/gsnh.cpp:140) [430]  (1.73 ns)

 <State 46>: 1.73ns
The critical path consists of the following:
	'sitofp' operation ('x', ../src/gsnh.cpp:140) [430]  (1.73 ns)

 <State 47>: 1.73ns
The critical path consists of the following:
	'sitofp' operation ('x', ../src/gsnh.cpp:140) [430]  (1.73 ns)

 <State 48>: 1.73ns
The critical path consists of the following:
	'sitofp' operation ('x', ../src/gsnh.cpp:140) [430]  (1.73 ns)

 <State 49>: 1.73ns
The critical path consists of the following:
	'sitofp' operation ('x', ../src/gsnh.cpp:140) [430]  (1.73 ns)

 <State 50>: 1.73ns
The critical path consists of the following:
	'sitofp' operation ('x', ../src/gsnh.cpp:140) [430]  (1.73 ns)

 <State 51>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 52>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 53>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 54>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 55>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 56>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 57>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 58>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 59>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 60>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 61>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 62>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 63>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 64>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 65>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 66>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 67>: 1.7ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:7) [431]  (1.7 ns)

 <State 68>: 0.784ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:340) [439]  (0.481 ns)
	'select' operation ('ush') [443]  (0.303 ns)

 <State 69>: 1.05ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1287') [446]  (0 ns)
	'select' operation ('select_ln1312') [451]  (1.05 ns)

 <State 70>: 1.66ns
The critical path consists of the following:
	'sub' operation ('sub_ln657') [452]  (0.669 ns)
	'select' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) [453]  (0.227 ns)
	'icmp' operation ('icmp_ln143', ../src/gsnh.cpp:143) [455]  (0.768 ns)

 <State 71>: 1.46ns
The critical path consists of the following:
	'and' operation ('and_ln174', ../src/gsnh.cpp:174) [511]  (0 ns)
	'and' operation ('and_ln174_2', ../src/gsnh.cpp:174) [512]  (0 ns)
	'select' operation ('select_ln174', ../src/gsnh.cpp:174) [517]  (0.303 ns)
	'store' operation ('store_ln180', ../src/gsnh.cpp:180) of variable 'select_ln174', ../src/gsnh.cpp:174 on array 'out_value' [518]  (1.16 ns)

 <State 72>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
