library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_FULLADDER is
end entity;

architecture behavior of tb_FULLADDER is
    signal A, B, Cin : STD_LOGIC := '0';
    signal Sum, Cout : STD_LOGIC;
begin
    uut: entity work.FULLADDER
        port map (
            A => A,
            B => B,
            Cin => Cin,
            Sum => Sum,
            Cout => Cout
        );

    stim_proc: process
    begin
        A <= '0'; B <= '0'; Cin <= '0'; wait for 2 us;
        A <= '0'; B <= '1'; Cin <= '0'; wait for 2 us;
        A <= '1'; B <= '0'; Cin <= '0'; wait for 2 us;
        A <= '1'; B <= '1'; Cin <= '0'; wait for 2 us;
        A <= '0'; B <= '0'; Cin <= '1'; wait for 2 us;
        A <= '0'; B <= '1'; Cin <= '1'; wait for 2 us;
        A <= '1'; B <= '0'; Cin <= '1'; wait for 2 us;
        A <= '1'; B <= '1'; Cin <= '1'; wait for 2 us;
        wait;
    end process;
end architecture;

