#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Mar 13 00:35:11 2021
# Process ID: 25767
# Current directory: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline
# Command line: vivado -mode tcl -source 8v3_shell/create_pr2_nn.tcl -tclargs static_routed_v3.dcp
# Log file: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/vivado.log
# Journal file: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/vivado.jou
#-----------------------------------------------------------
source 8v3_shell/create_pr2_nn.tcl
# source 8v3_shell/create_pr2_0.tcl
## set projName pr_region_test_proj
## create_project pr_region 8v3_shell/$projName -part xcvu095-ffvc1517-2-e
## set_property  ip_repo_paths  {8v3_shell/ocl_ips hls_proj/conv_proj/solution1/impl/ip hls_proj/fc_proj/solution1/impl/ip } [current_project]
## update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/ocl_ips'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/hls_proj/conv_proj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/hls_proj/fc_proj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2017.2/data/ip'.
## source 8v3_shell/nn_bd.tcl
### namespace eval _tcl {
### proc get_script_folder {} {
###    set script_path [file normalize [info script]]
###    set script_folder [file dirname $script_path]
###    return $script_folder
### }
### }
### variable script_folder
### set script_folder [_tcl::get_script_folder]
### set scripts_vivado_version 2017.2
### set current_vivado_version [version -short]
### if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
###    puts ""
###    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
### 
###    return 1
### }
### set list_projs [get_projects -quiet]
### if { $list_projs eq "" } {
###    create_project project_1 myproj -part xcvu095-ffvc1517-2-e
### }
### set design_name pr_region_2
### set errMsg ""
### set nRet 0
### set cur_design [current_bd_design -quiet]
### set list_cells [get_bd_cells -quiet]
### if { ${design_name} eq "" } {
###    # USE CASES:
###    #    1) Design_name not set
### 
###    set errMsg "Please set the variable <design_name> to a non-empty value."
###    set nRet 1
### 
### } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
###    # USE CASES:
###    #    2): Current design opened AND is empty AND names same.
###    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
###    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
### 
###    if { $cur_design ne $design_name } {
###       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
###       set design_name [get_property NAME $cur_design]
###    }
###    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
### 
### } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
###    # USE CASES:
###    #    5) Current design opened AND has components AND same names.
### 
###    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
###    set nRet 1
### } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
###    # USE CASES: 
###    #    6) Current opened design, has components, but diff names, design_name exists in project.
###    #    7) No opened design, design_name exists in project.
### 
###    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
###    set nRet 2
### 
### } else {
###    # USE CASES:
###    #    8) No opened design, design_name not in project.
###    #    9) Current opened design, has components, but diff names, design_name not in project.
### 
###    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
### 
###    create_bd_design $design_name
### 
###    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
###    current_bd_design $design_name
### 
### }
INFO: [BD_TCL-3] Currently there is no design <pr_region_2> in project, so creating one...
Wrote  : </home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/pr_region_2.bd> 
INFO: [BD_TCL-4] Making design <pr_region_2> as current_bd_design.
### common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "pr_region_2".
### if { $nRet != 0 } {
###    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
###    return $nRet
### }
### proc create_root_design { parentCell } {
### 
###   variable script_folder
### 
###   if { $parentCell eq "" } {
###      set parentCell [get_bd_cells /]
###   }
### 
###   # Get object for parentCell
###   set parentObj [get_bd_cells $parentCell]
###   if { $parentObj == "" } {
###      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
###      return
###   }
### 
###   # Make sure parentObj is hier blk
###   set parentType [get_property TYPE $parentObj]
###   if { $parentType ne "hier" } {
###      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
###      return
###   }
### 
###   # Save current instance; Restore later
###   set oldCurInst [current_bd_instance .]
### 
###   # Set parent object as current
###   current_bd_instance $parentObj
### 
### 
###   # Create interface ports
###   set m_axi [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 m_axi ]
###   set_property -dict [ list \
### CONFIG.ADDR_WIDTH {64} \
### CONFIG.CLK_DOMAIN {static_region_xdma_0_0_axi_aclk} \
### CONFIG.DATA_WIDTH {128} \
### CONFIG.FREQ_HZ {250000000} \
### CONFIG.HAS_BURST {0} \
### CONFIG.HAS_REGION {0} \
### CONFIG.PROTOCOL {AXI4} \
###  ] $m_axi
###   set s_axi [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi ]
###   set_property -dict [ list \
### CONFIG.ADDR_WIDTH {32} \
### CONFIG.ARUSER_WIDTH {0} \
### CONFIG.AWUSER_WIDTH {0} \
### CONFIG.BUSER_WIDTH {0} \
### CONFIG.CLK_DOMAIN {static_region_xdma_0_0_axi_aclk} \
### CONFIG.DATA_WIDTH {32} \
### CONFIG.FREQ_HZ {250000000} \
### CONFIG.HAS_BRESP {1} \
### CONFIG.HAS_BURST {0} \
### CONFIG.HAS_CACHE {0} \
### CONFIG.HAS_LOCK {0} \
### CONFIG.HAS_PROT {1} \
### CONFIG.HAS_QOS {1} \
### CONFIG.HAS_REGION {0} \
### CONFIG.HAS_RRESP {1} \
### CONFIG.HAS_WSTRB {1} \
### CONFIG.ID_WIDTH {0} \
### CONFIG.MAX_BURST_LENGTH {1} \
### CONFIG.NUM_READ_OUTSTANDING {1} \
### CONFIG.NUM_READ_THREADS {1} \
### CONFIG.NUM_WRITE_OUTSTANDING {1} \
### CONFIG.NUM_WRITE_THREADS {1} \
### CONFIG.PROTOCOL {AXI4LITE} \
### CONFIG.READ_WRITE_MODE {READ_WRITE} \
### CONFIG.RUSER_BITS_PER_BYTE {0} \
### CONFIG.RUSER_WIDTH {0} \
### CONFIG.SUPPORTS_NARROW_BURST {0} \
### CONFIG.WUSER_BITS_PER_BYTE {0} \
### CONFIG.WUSER_WIDTH {0} \
###  ] $s_axi
### 
###   # Create ports
###   set S00_ARESETN [ create_bd_port -dir I -type rst S00_ARESETN ]
###   set axi_aclk [ create_bd_port -dir I -type clk axi_aclk ]
###   set_property -dict [ list \
### CONFIG.ASSOCIATED_RESET {rst:Res} \
### CONFIG.CLK_DOMAIN {static_region_xdma_0_0_axi_aclk} \
### CONFIG.FREQ_HZ {250000000} \
###  ] $axi_aclk
### 
###   # Create instance: axi_interconnect_0, and set properties
###   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
###   set_property -dict [ list \
### CONFIG.NUM_MI {2} \
### CONFIG.S00_HAS_DATA_FIFO {0} \
### CONFIG.S00_HAS_REGSLICE {4} \
###  ] $axi_interconnect_0
### 
###   # Create instance: axi_interconnect_1, and set properties
###   set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1 ]
###   set_property -dict [ list \
### CONFIG.M00_HAS_REGSLICE {4} \
### CONFIG.NUM_MI {1} \
### CONFIG.NUM_SI {2} \
### CONFIG.S00_HAS_REGSLICE {3} \
### CONFIG.S01_HAS_REGSLICE {3} \
###  ] $axi_interconnect_1
### 
###   # Create instance: conv_layer_0, and set properties
###   set conv_layer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:conv_layer:1.0 conv_layer_0 ]
### 
###   set_property -dict [ list \
### CONFIG.NUM_READ_OUTSTANDING {1} \
### CONFIG.NUM_WRITE_OUTSTANDING {1} \
###  ] [get_bd_intf_pins /conv_layer_0/s_axi_CTRL_BUS]
### 
###   # Create instance: fc_layer_0, and set properties
###   set fc_layer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:fc_layer:1.0 fc_layer_0 ]
### 
###   set_property -dict [ list \
### CONFIG.NUM_READ_OUTSTANDING {1} \
### CONFIG.NUM_WRITE_OUTSTANDING {1} \
###  ] [get_bd_intf_pins /fc_layer_0/s_axi_CTRL_BUS]
### 
###   # Create instance: pcl_axifull_bridge_0, and set properties
###   set pcl_axifull_bridge_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:pcl_axifull_bridge:1.0 pcl_axifull_bridge_0 ]
###   set_property -dict [ list \
### CONFIG.ADDR_WIDTH {64} \
### CONFIG.DATA_WIDTH {128} \
### CONFIG.S_ID_WIDTH {5} \
###  ] $pcl_axifull_bridge_0
### 
###   # Create instance: pcl_axilite_bridge_0, and set properties
###   set pcl_axilite_bridge_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:pcl_axilite_bridge:1.0 pcl_axilite_bridge_0 ]
###   set_property -dict [ list \
### CONFIG.ADDR_WIDTH {19} \
###  ] $pcl_axilite_bridge_0
### 
###   set_property -dict [ list \
### CONFIG.MAX_BURST_LENGTH {1} \
###  ] [get_bd_intf_pins /pcl_axilite_bridge_0/m_axi]
### 
###   set_property -dict [ list \
### CONFIG.NUM_READ_OUTSTANDING {1} \
### CONFIG.NUM_WRITE_OUTSTANDING {1} \
###  ] [get_bd_intf_pins /pcl_axilite_bridge_0/s_axi]
### 
###   # Create instance: proc_sys_reset_0, and set properties
###   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
### 
###   # Create interface connections
###   connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins axi_interconnect_1/S00_AXI] [get_bd_intf_pins fc_layer_0/m_axi_mem]
###   connect_bd_intf_net -intf_net S00_AXI_2 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins pcl_axilite_bridge_0/m_axi]
###   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins fc_layer_0/s_axi_CTRL_BUS]
###   connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins conv_layer_0/s_axi_CTRL_BUS]
###   connect_bd_intf_net -intf_net axi_interconnect_1_M00_AXI [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins pcl_axifull_bridge_0/s_axi]
###   connect_bd_intf_net -intf_net conv_layer_0_m_axi_mem [get_bd_intf_pins axi_interconnect_1/S01_AXI] [get_bd_intf_pins conv_layer_0/m_axi_mem]
###   connect_bd_intf_net -intf_net pr_region_m_axi [get_bd_intf_ports m_axi] [get_bd_intf_pins pcl_axifull_bridge_0/m_axi]
###   connect_bd_intf_net -intf_net s_axi_1 [get_bd_intf_ports s_axi] [get_bd_intf_pins pcl_axilite_bridge_0/s_axi]
### 
###   # Create port connections
###   connect_bd_net -net S00_ACLK_1 [get_bd_ports axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_interconnect_1/S01_ACLK] [get_bd_pins conv_layer_0/ap_clk] [get_bd_pins fc_layer_0/ap_clk] [get_bd_pins pcl_axifull_bridge_0/aclk] [get_bd_pins pcl_axilite_bridge_0/aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
###   connect_bd_net -net S00_ARESETN_1 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_interconnect_1/S01_ARESETN] [get_bd_pins pcl_axifull_bridge_0/aresetn] [get_bd_pins pcl_axilite_bridge_0/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
###   connect_bd_net -net S00_ARESETN_2 [get_bd_ports S00_ARESETN] [get_bd_pins proc_sys_reset_0/ext_reset_in]
###   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins conv_layer_0/ap_rst_n] [get_bd_pins fc_layer_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
### 
###   # Create address segments
###   create_bd_addr_seg -range 0x000200000000 -offset 0x00000000 [get_bd_addr_spaces conv_layer_0/Data_m_axi_mem] [get_bd_addr_segs m_axi/Reg] SEG_m_axi_Reg
###   create_bd_addr_seg -range 0x000200000000 -offset 0x00000000 [get_bd_addr_spaces fc_layer_0/Data_m_axi_mem] [get_bd_addr_segs m_axi/Reg] SEG_m_axi_Reg
###   create_bd_addr_seg -range 0x00010000 -offset 0x00000000 [get_bd_addr_spaces s_axi] [get_bd_addr_segs conv_layer_0/s_axi_CTRL_BUS/Reg] SEG_conv_layer_0_Reg
###   create_bd_addr_seg -range 0x00010000 -offset 0x00010000 [get_bd_addr_spaces s_axi] [get_bd_addr_segs fc_layer_0/s_axi_CTRL_BUS/Reg] SEG_fc_layer_0_Reg
### 
### 
###   # Restore current instance
###   current_bd_instance $oldCurInst
### 
###   save_bd_design
### }
### create_root_design ""
WARNING: [BD 41-1282] Ignoring parameter LAYERED_METADATA
WARNING: [BD 41-1281] Parameter LAYERED_METADATA is not defined on /conv_layer_0/s_axi_CTRL_BUS. Setting parameter on /conv_layer_0/s_axi_CTRL_BUS failed
WARNING: [BD 41-1282] Ignoring parameter LAYERED_METADATA
WARNING: [BD 41-1281] Parameter LAYERED_METADATA is not defined on /conv_layer_0/s_axi_CTRL_BUS. Setting parameter on /conv_layer_0/s_axi_CTRL_BUS failed
WARNING: [BD 41-1282] Ignoring parameter LAYERED_METADATA
WARNING: [BD 41-1281] Parameter LAYERED_METADATA is not defined on /fc_layer_0/s_axi_CTRL_BUS. Setting parameter on /fc_layer_0/s_axi_CTRL_BUS failed
WARNING: [BD 41-1282] Ignoring parameter LAYERED_METADATA
WARNING: [BD 41-1281] Parameter LAYERED_METADATA is not defined on /fc_layer_0/s_axi_CTRL_BUS. Setting parameter on /fc_layer_0/s_axi_CTRL_BUS failed
Wrote  : </home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/pr_region_2.bd> 
# source 8v3_shell/create_pr2_1.tcl
## make_wrapper -files [get_files 8v3_shell/$projName/pr_region.srcs/sources_1/bd/pr_region_2/pr_region_2.bd] -top
Wrote  : </home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/pr_region_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/auto_rs/s_axi_arlock'(1) to net 's00_couplers_to_auto_rs_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/auto_rs/s_axi_awlock'(1) to net 's00_couplers_to_auto_rs_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/s01_couplers/auto_rs/s_axi_awlock'(1) to net 's01_couplers_to_auto_rs_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/s01_couplers/auto_rs/s_axi_arlock'(1) to net 's01_couplers_to_auto_rs_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/pcl_axifull_bridge_0/s_axi_awid'(5) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/pcl_axifull_bridge_0/s_axi_arid'(5) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v
Verilog Output written to : /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2_wrapper.v
## add_files -norecurse 8v3_shell/$projName/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2_wrapper.v
## update_compile_order -fileset sources_1
## generate_target {synthesis implementation} [get_files 8v3_shell/$projName/pr_region.srcs/sources_1/bd/pr_region_2/pr_region_2.bd]
INFO: [BD 41-1662] The design 'pr_region_2.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/auto_rs/s_axi_arlock'(1) to net 's00_couplers_to_auto_rs_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/s00_couplers/auto_rs/s_axi_awlock'(1) to net 's00_couplers_to_auto_rs_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/s01_couplers/auto_rs/s_axi_awlock'(1) to net 's01_couplers_to_auto_rs_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/s01_couplers/auto_rs/s_axi_arlock'(1) to net 's01_couplers_to_auto_rs_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/m00_regslice/m_axi_bid'(1) to net 'm00_regslice_to_m00_couplers_BID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/m00_regslice/m_axi_rid'(1) to net 'm00_regslice_to_m00_couplers_RID'(5) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/pcl_axifull_bridge_0/s_axi_awid'(5) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/pcl_axifull_bridge_0/s_axi_arid'(5) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
Verilog Output written to : /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v
Verilog Output written to : /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_layer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fc_layer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pcl_axifull_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pcl_axilite_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_1/pr_region_2_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_rs_w .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_0/pr_region_2_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/s00_regslice .
Exporting to file /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hw_handoff/pr_region_2.hwh
Generated Block Design Tcl file /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hw_handoff/pr_region_2_bd.tcl
Generated Hardware Definition File /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.hwdef
## export_ip_user_files -of_objects [get_files 8v3_shell/$projName/pr_region.srcs/sources_1/bd/pr_region_2/pr_region_2.bd] -no_script -sync -force -quiet
## create_ip_run [get_files -of_objects [get_fileset sources_1] 8v3_shell/$projName/pr_region.srcs/sources_1/bd/pr_region_2/pr_region_2.bd]
## launch_runs [get_runs *_synth*] -jobs 12
[Sat Mar 13 00:35:34 2021] Launched pr_region_2_conv_layer_0_0_synth_1, pr_region_2_fc_layer_0_0_synth_1, pr_region_2_pcl_axifull_bridge_0_0_synth_1, pr_region_2_pcl_axilite_bridge_0_0_synth_1, pr_region_2_proc_sys_reset_0_0_synth_1, pr_region_2_xbar_1_synth_1, pr_region_2_xbar_0_synth_1, pr_region_2_m00_regslice_0_synth_1, pr_region_2_auto_us_1_synth_1, pr_region_2_auto_rs_1_synth_1, pr_region_2_auto_rs_w_1_synth_1, pr_region_2_auto_us_0_synth_1, pr_region_2_auto_rs_0_synth_1, pr_region_2_auto_rs_w_0_synth_1, pr_region_2_s00_regslice_0_synth_1...
Run output will be captured here:
pr_region_2_conv_layer_0_0_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1/runme.log
pr_region_2_fc_layer_0_0_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_fc_layer_0_0_synth_1/runme.log
pr_region_2_pcl_axifull_bridge_0_0_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_pcl_axifull_bridge_0_0_synth_1/runme.log
pr_region_2_pcl_axilite_bridge_0_0_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_pcl_axilite_bridge_0_0_synth_1/runme.log
pr_region_2_proc_sys_reset_0_0_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_proc_sys_reset_0_0_synth_1/runme.log
pr_region_2_xbar_1_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_xbar_1_synth_1/runme.log
pr_region_2_xbar_0_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_xbar_0_synth_1/runme.log
pr_region_2_m00_regslice_0_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_m00_regslice_0_synth_1/runme.log
pr_region_2_auto_us_1_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_auto_us_1_synth_1/runme.log
pr_region_2_auto_rs_1_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_auto_rs_1_synth_1/runme.log
pr_region_2_auto_rs_w_1_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_auto_rs_w_1_synth_1/runme.log
pr_region_2_auto_us_0_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_auto_us_0_synth_1/runme.log
pr_region_2_auto_rs_0_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_auto_rs_0_synth_1/runme.log
pr_region_2_auto_rs_w_0_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_auto_rs_w_0_synth_1/runme.log
pr_region_2_s00_regslice_0_synth_1: /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_s00_regslice_0_synth_1/runme.log
## foreach run_name [get_runs *_synth*] {
##   wait_on_run ${run_name}
## }
[Sat Mar 13 00:35:34 2021] Waiting for pr_region_2_conv_layer_0_0_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_conv_layer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_conv_layer_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_conv_layer_0_0.tcl -notrace
Command: synth_design -top pr_region_2_conv_layer_0_0 -part xcvu095-ffvc1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -378 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26381 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1242.258 ; gain = 21.000 ; free physical = 57903 ; free virtual = 60531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pr_region_2_conv_layer_0_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_conv_layer_0_0/synth/pr_region_2_conv_layer_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'conv_layer' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:235]
INFO: [Synth 8-638] synthesizing module 'conv_layer_CTRL_BUS_s_axi' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v:266]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v:323]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v:407]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_CTRL_BUS_s_axi' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mem_m_axi' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mem_m_axi_throttl' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:687]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mem_m_axi_throttl' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mem_m_axi_write' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mem_m_axi_fifo' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mem_m_axi_fifo' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mem_m_axi_reg_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mem_m_axi_reg_slice' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mem_m_axi_fifo__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mem_m_axi_fifo__parameterized0' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mem_m_axi_buffer' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mem_m_axi_buffer' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mem_m_axi_fifo__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mem_m_axi_fifo__parameterized1' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mem_m_axi_fifo__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mem_m_axi_fifo__parameterized2' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1864]
WARNING: [Synth 8-3848] Net AWREGION in module/entity conv_layer_mem_m_axi_write does not have driver. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity conv_layer_mem_m_axi_write does not have driver. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity conv_layer_mem_m_axi_write does not have driver. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mem_m_axi_write' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mem_m_axi_read' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:739]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mem_m_axi_buffer__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mem_m_axi_buffer__parameterized0' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mem_m_axi_reg_slice__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mem_m_axi_reg_slice__parameterized0' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:293]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1070]
WARNING: [Synth 8-3848] Net ARREGION in module/entity conv_layer_mem_m_axi_read does not have driver. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mem_m_axi_read' (7#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mem_m_axi' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'conv_layer_fadd_3bkb' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_fadd_3bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'conv_layer_ap_fadd_7_full_dsp_32' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/ip/conv_layer_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/ip/conv_layer_ap_fadd_7_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_ap_fadd_7_full_dsp_32' (26#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/ip/conv_layer_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_fadd_3bkb' (27#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_fadd_3bkb.v:11]
INFO: [Synth 8-638] synthesizing module 'conv_layer_fmul_3cud' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_fmul_3cud.v:11]
INFO: [Synth 8-638] synthesizing module 'conv_layer_ap_fmul_3_max_dsp_32' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/ip/conv_layer_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/ip/conv_layer_ap_fmul_3_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_ap_fmul_3_max_dsp_32' (35#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/ip/conv_layer_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_fmul_3cud' (36#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_fmul_3cud.v:11]
INFO: [Synth 8-638] synthesizing module 'conv_layer_fcmp_3dEe' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_fcmp_3dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'conv_layer_ap_fcmp_0_no_dsp_32' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/ip/conv_layer_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/ip/conv_layer_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_ap_fcmp_0_no_dsp_32' (40#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/ip/conv_layer_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_fcmp_3dEe' (41#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_fcmp_3dEe.v:11]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mul_32eOg' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:35]
INFO: [Synth 8-638] synthesizing module 'conv_layer_mul_32eOg_MulnS_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mul_32eOg_MulnS_0' (42#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_mul_32eOg' (43#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1932]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_AR_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1431]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_AW_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1439]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_B_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1447]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_R_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1455]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_W_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1463]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:532]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_1055_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1252]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_1066_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1254]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_1055_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1890]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_1066_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1896]
INFO: [Synth 8-256] done synthesizing module 'conv_layer' (44#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:12]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_conv_layer_0_0' (45#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_conv_layer_0_0/synth/pr_region_2_conv_layer_0_0.v:58]
WARNING: [Synth 8-3331] design conv_layer_mul_32eOg has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design conv_layer_fcmp_3dEe has unconnected port reset
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1351.758 ; gain = 130.500 ; free physical = 55304 ; free virtual = 57938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1351.758 ; gain = 130.500 ; free physical = 55081 ; free virtual = 57713
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_conv_layer_0_0/constraints/conv_layer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_conv_layer_0_0/constraints/conv_layer_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1924.984 ; gain = 3.000 ; free physical = 52470 ; free virtual = 55103
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1924.984 ; gain = 703.727 ; free physical = 51830 ; free virtual = 54463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffvc1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1924.984 ; gain = 703.727 ; free physical = 51830 ; free virtual = 54463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1924.984 ; gain = 703.727 ; free physical = 51829 ; free virtual = 54462
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv_layer_CTRL_BUS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v:180]
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:721]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:587]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:483]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1934]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:2074]
WARNING: [Synth 8-6014] Unused sequential element sect_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1809]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:587]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1127]
WARNING: [Synth 8-6014] Unused sequential element sect_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1026]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_7_reg_1066_reg[63:62]' into 'tmp_3_reg_1055_reg[63:62]' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1896]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_1066_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1896]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1880]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1864]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1874]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1880]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1864]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1874]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1874]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1864]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1880]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_936_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_y1_reg_388_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:899]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v:180]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v:180]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv_layer_CTRL_BUS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_CTRL_BUS_s_axi.v:180]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1924.984 ; gain = 703.727 ; free physical = 50946 ; free virtual = 53579
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fcmp_3dEe_U3/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fcmp_3dEe_U3/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fcmp_3dEe_U3/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fcmp_3dEe_U3/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fcmp_3dEe_U3/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fcmp_3dEe_U3/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/conv_layer_fcmp_3dEe_U3/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/conv_layer_fcmp_3dEe_U3/conv_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:721]
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/usedw_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:587]
WARNING: [Synth 8-6014] Unused sequential element fifo_resp/pout_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:483]
WARNING: [Synth 8-6014] Unused sequential element sect_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1809]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1934]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:2074]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element buff_rdata/usedw_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:587]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/pout_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:483]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1127]
WARNING: [Synth 8-6014] Unused sequential element sect_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mem_m_axi.v:1026]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1874]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1864]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1864]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1894]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1884]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer.v:1880]
INFO: [Synth 8-5546] ROM "notrhs_fu_936_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U4/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U5/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U6/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U7/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U8/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U9/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U10/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U11/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U12/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U14/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U15/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U16/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U11/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U11/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U6/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U6/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U14/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U14/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U10/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U10/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U16/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U16/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element conv_layer_mul_32eOg_U12/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/399e/hdl/verilog/conv_layer_mul_32eOg.v:23]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[32]' (FDE) to 'inst/tmp6_reg_1153_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[33]' (FDE) to 'inst/tmp6_reg_1153_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[34]' (FDE) to 'inst/tmp6_reg_1153_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[35]' (FDE) to 'inst/tmp6_reg_1153_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[36]' (FDE) to 'inst/tmp6_reg_1153_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[37]' (FDE) to 'inst/tmp6_reg_1153_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[38]' (FDE) to 'inst/tmp6_reg_1153_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[39]' (FDE) to 'inst/tmp6_reg_1153_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[40]' (FDE) to 'inst/tmp6_reg_1153_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[41]' (FDE) to 'inst/tmp6_reg_1153_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[42]' (FDE) to 'inst/tmp6_reg_1153_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[43]' (FDE) to 'inst/tmp6_reg_1153_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[44]' (FDE) to 'inst/tmp6_reg_1153_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[45]' (FDE) to 'inst/tmp6_reg_1153_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[46]' (FDE) to 'inst/tmp6_reg_1153_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[47]' (FDE) to 'inst/tmp6_reg_1153_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[48]' (FDE) to 'inst/tmp6_reg_1153_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[49]' (FDE) to 'inst/tmp6_reg_1153_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[50]' (FDE) to 'inst/tmp6_reg_1153_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[51]' (FDE) to 'inst/tmp6_reg_1153_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[52]' (FDE) to 'inst/tmp6_reg_1153_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[53]' (FDE) to 'inst/tmp6_reg_1153_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[54]' (FDE) to 'inst/tmp6_reg_1153_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[55]' (FDE) to 'inst/tmp6_reg_1153_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[56]' (FDE) to 'inst/tmp6_reg_1153_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[57]' (FDE) to 'inst/tmp6_reg_1153_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[58]' (FDE) to 'inst/tmp6_reg_1153_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[59]' (FDE) to 'inst/tmp6_reg_1153_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/tmp6_reg_1153_reg[60]' (FDE) to 'inst/tmp6_reg_1153_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[33]' (FDE) to 'inst/tmp4_reg_1086_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[34]' (FDE) to 'inst/tmp4_reg_1086_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[35]' (FDE) to 'inst/tmp4_reg_1086_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[36]' (FDE) to 'inst/tmp4_reg_1086_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[37]' (FDE) to 'inst/tmp4_reg_1086_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[38]' (FDE) to 'inst/tmp4_reg_1086_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[39]' (FDE) to 'inst/tmp4_reg_1086_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[40]' (FDE) to 'inst/tmp4_reg_1086_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[41]' (FDE) to 'inst/tmp4_reg_1086_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[42]' (FDE) to 'inst/tmp4_reg_1086_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[43]' (FDE) to 'inst/tmp4_reg_1086_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[44]' (FDE) to 'inst/tmp4_reg_1086_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[45]' (FDE) to 'inst/tmp4_reg_1086_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[46]' (FDE) to 'inst/tmp4_reg_1086_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[47]' (FDE) to 'inst/tmp4_reg_1086_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[48]' (FDE) to 'inst/tmp4_reg_1086_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[49]' (FDE) to 'inst/tmp4_reg_1086_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[50]' (FDE) to 'inst/tmp4_reg_1086_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[51]' (FDE) to 'inst/tmp4_reg_1086_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[52]' (FDE) to 'inst/tmp4_reg_1086_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[53]' (FDE) to 'inst/tmp4_reg_1086_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[54]' (FDE) to 'inst/tmp4_reg_1086_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[55]' (FDE) to 'inst/tmp4_reg_1086_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[56]' (FDE) to 'inst/tmp4_reg_1086_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[57]' (FDE) to 'inst/tmp4_reg_1086_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[58]' (FDE) to 'inst/tmp4_reg_1086_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[59]' (FDE) to 'inst/tmp4_reg_1086_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/tmp4_reg_1086_reg[60]' (FDE) to 'inst/tmp4_reg_1086_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[32]' (FDE) to 'inst/tmp9_reg_1158_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[33]' (FDE) to 'inst/tmp9_reg_1158_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[34]' (FDE) to 'inst/tmp9_reg_1158_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[35]' (FDE) to 'inst/tmp9_reg_1158_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[36]' (FDE) to 'inst/tmp9_reg_1158_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[37]' (FDE) to 'inst/tmp9_reg_1158_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[38]' (FDE) to 'inst/tmp9_reg_1158_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[39]' (FDE) to 'inst/tmp9_reg_1158_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[40]' (FDE) to 'inst/tmp9_reg_1158_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[41]' (FDE) to 'inst/tmp9_reg_1158_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[42]' (FDE) to 'inst/tmp9_reg_1158_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[43]' (FDE) to 'inst/tmp9_reg_1158_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[44]' (FDE) to 'inst/tmp9_reg_1158_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[45]' (FDE) to 'inst/tmp9_reg_1158_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[46]' (FDE) to 'inst/tmp9_reg_1158_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[47]' (FDE) to 'inst/tmp9_reg_1158_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[48]' (FDE) to 'inst/tmp9_reg_1158_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[49]' (FDE) to 'inst/tmp9_reg_1158_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[50]' (FDE) to 'inst/tmp9_reg_1158_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[51]' (FDE) to 'inst/tmp9_reg_1158_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[52]' (FDE) to 'inst/tmp9_reg_1158_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[53]' (FDE) to 'inst/tmp9_reg_1158_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[54]' (FDE) to 'inst/tmp9_reg_1158_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[55]' (FDE) to 'inst/tmp9_reg_1158_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[56]' (FDE) to 'inst/tmp9_reg_1158_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[57]' (FDE) to 'inst/tmp9_reg_1158_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[58]' (FDE) to 'inst/tmp9_reg_1158_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[59]' (FDE) to 'inst/tmp9_reg_1158_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/tmp9_reg_1158_reg[60]' (FDE) to 'inst/tmp9_reg_1158_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[33]' (FDE) to 'inst/mem_addr_reg_1137_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[34]' (FDE) to 'inst/mem_addr_reg_1137_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[35]' (FDE) to 'inst/mem_addr_reg_1137_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[36]' (FDE) to 'inst/mem_addr_reg_1137_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[37]' (FDE) to 'inst/mem_addr_reg_1137_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[38]' (FDE) to 'inst/mem_addr_reg_1137_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[39]' (FDE) to 'inst/mem_addr_reg_1137_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[40]' (FDE) to 'inst/mem_addr_reg_1137_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[41]' (FDE) to 'inst/mem_addr_reg_1137_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[42]' (FDE) to 'inst/mem_addr_reg_1137_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[43]' (FDE) to 'inst/mem_addr_reg_1137_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[44]' (FDE) to 'inst/mem_addr_reg_1137_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[45]' (FDE) to 'inst/mem_addr_reg_1137_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_1137_reg[46]' (FDE) to 'inst/mem_addr_reg_1137_reg[47]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\conv_layer_fcmp_3dEe_U3/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\conv_layer_fcmp_3dEe_U3/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[64] )
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[65]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[64]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[65]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[64]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[62]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[65]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[64]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[62]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[65]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[64]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[63]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[62]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[63]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[62]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[0]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module conv_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module conv_layer_mem_m_axi.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (conv_layer_fcmp_3dEe_U3/opcode_buf1_reg[1]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_mem_AWREADY_reg) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_mem_WREADY_reg) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[16]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[15]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[14]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[13]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[12]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[11]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[10]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[9]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[8]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[7]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[6]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[5]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[4]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[3]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[2]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[1]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/a_reg0_reg[0]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[45]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[44]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[43]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[42]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[41]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[40]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[39]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[38]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[37]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[36]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[35]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[34]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[33]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[32]) is unused and will be removed from module conv_layer.
WARNING: [Synth 8-3332] Sequential element (conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg[31]) is unused and will be removed from module conv_layer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_read/fifo_rreq/q_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_write/fifo_wreq/q_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_layer_mem_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1924.984 ; gain = 703.727 ; free physical = 58396 ; free virtual = 61037
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2151.297 ; gain = 930.039 ; free physical = 57692 ; free virtual = 60335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 2184.297 ; gain = 963.039 ; free physical = 56944 ; free virtual = 59588
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\conv_layer_mem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\conv_layer_mem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-4480] The timing for the instance inst/conv_layer_mem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv_layer_mem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 2221.891 ; gain = 1000.633 ; free physical = 56561 ; free virtual = 59215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2221.891 ; gain = 1000.633 ; free physical = 57657 ; free virtual = 60311
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 2221.891 ; gain = 1000.633 ; free physical = 57657 ; free virtual = 60311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 2221.891 ; gain = 1000.633 ; free physical = 57545 ; free virtual = 60199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 2221.891 ; gain = 1000.633 ; free physical = 57553 ; free virtual = 60208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 2221.891 ; gain = 1000.633 ; free physical = 57542 ; free virtual = 60196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 2221.891 ; gain = 1000.633 ; free physical = 57537 ; free virtual = 60192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   262|
|2     |DSP48E1         |     5|
|3     |DSP_ALU         |    39|
|4     |DSP_A_B_DATA_1  |    26|
|5     |DSP_A_B_DATA_2  |    13|
|6     |DSP_C_DATA      |    39|
|7     |DSP_MULTIPLIER  |    39|
|8     |DSP_M_DATA      |    39|
|9     |DSP_OUTPUT      |    13|
|10    |DSP_OUTPUT_1    |    26|
|11    |DSP_PREADD      |    39|
|12    |DSP_PREADD_DATA |    39|
|13    |LUT1            |   439|
|14    |LUT2            |  1344|
|15    |LUT3            |   943|
|16    |LUT4            |   573|
|17    |LUT5            |   258|
|18    |LUT6            |   347|
|19    |MUXCY           |   105|
|20    |MUXF7           |     4|
|21    |MUXF8           |     1|
|22    |RAMB18E2        |     2|
|23    |SRL16E          |   144|
|24    |XORCY           |    26|
|25    |FDE             |     4|
|26    |FDRE            |  5203|
|27    |FDSE            |     6|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 2221.891 ; gain = 1000.633 ; free physical = 57537 ; free virtual = 60192
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1733 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 2221.891 ; gain = 427.406 ; free physical = 57560 ; free virtual = 60215
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 2221.898 ; gain = 1000.633 ; free physical = 57560 ; free virtual = 60215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 441 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  (CARRY4) => CARRY8: 19 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 39 instances
  FDE => FDRE: 4 instances

275 Infos, 297 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 2287.828 ; gain = 1125.000 ; free physical = 58562 ; free virtual = 61217
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1/pr_region_2_conv_layer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_conv_layer_0_0/pr_region_2_conv_layer_0_0.xci
INFO: [Coretcl 2-1174] Renamed 196 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_conv_layer_0_0_synth_1/pr_region_2_conv_layer_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2311.840 ; gain = 0.000 ; free physical = 58362 ; free virtual = 61027
INFO: [Common 17-206] Exiting Vivado at Sat Mar 13 00:37:24 2021...
[Sat Mar 13 00:37:26 2021] pr_region_2_conv_layer_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:03:09 ; elapsed = 00:01:51 . Memory (MB): peak = 1417.586 ; gain = 7.918 ; free physical = 59271 ; free virtual = 61943
[Sat Mar 13 00:37:26 2021] Waiting for pr_region_2_fc_layer_0_0_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_fc_layer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_fc_layer_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_fc_layer_0_0.tcl -notrace
Command: synth_design -top pr_region_2_fc_layer_0_0 -part xcvu095-ffvc1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -378 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26661 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.254 ; gain = 21.000 ; free physical = 57971 ; free virtual = 60601
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pr_region_2_fc_layer_0_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_fc_layer_0_0/synth/pr_region_2_fc_layer_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'fc_layer' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:225]
INFO: [Synth 8-638] synthesizing module 'fc_layer_CTRL_BUS_s_axi' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_CTRL_BUS_s_axi.v:231]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_CTRL_BUS_s_axi.v:273]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_CTRL_BUS_s_axi.v:352]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_CTRL_BUS_s_axi' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mem_m_axi' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mem_m_axi_throttl' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:687]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mem_m_axi_throttl' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mem_m_axi_write' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mem_m_axi_fifo' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mem_m_axi_fifo' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mem_m_axi_reg_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mem_m_axi_reg_slice' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mem_m_axi_fifo__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mem_m_axi_fifo__parameterized0' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mem_m_axi_buffer' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mem_m_axi_buffer' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mem_m_axi_fifo__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mem_m_axi_fifo__parameterized1' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mem_m_axi_fifo__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mem_m_axi_fifo__parameterized2' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1864]
WARNING: [Synth 8-3848] Net AWREGION in module/entity fc_layer_mem_m_axi_write does not have driver. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity fc_layer_mem_m_axi_write does not have driver. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity fc_layer_mem_m_axi_write does not have driver. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mem_m_axi_write' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mem_m_axi_read' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:739]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mem_m_axi_buffer__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:506]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mem_m_axi_buffer__parameterized0' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mem_m_axi_reg_slice__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:293]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mem_m_axi_reg_slice__parameterized0' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:293]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1070]
WARNING: [Synth 8-3848] Net ARREGION in module/entity fc_layer_mem_m_axi_read does not have driver. [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mem_m_axi_read' (7#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mem_m_axi' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'fc_layer_fadd_32nbkb' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_fadd_32nbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'fc_layer_ap_fadd_7_full_dsp_32' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/ip/fc_layer_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/ip/fc_layer_ap_fadd_7_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_ap_fadd_7_full_dsp_32' (26#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/ip/fc_layer_ap_fadd_7_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_fadd_32nbkb' (27#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_fadd_32nbkb.v:11]
INFO: [Synth 8-638] synthesizing module 'fc_layer_fmul_32ncud' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_fmul_32ncud.v:11]
INFO: [Synth 8-638] synthesizing module 'fc_layer_ap_fmul_3_max_dsp_32' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/ip/fc_layer_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/ip/fc_layer_ap_fmul_3_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_ap_fmul_3_max_dsp_32' (35#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/ip/fc_layer_ap_fmul_3_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_fmul_32ncud' (36#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_fmul_32ncud.v:11]
INFO: [Synth 8-638] synthesizing module 'fc_layer_fcmp_32ndEe' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_fcmp_32ndEe.v:11]
INFO: [Synth 8-638] synthesizing module 'fc_layer_ap_fcmp_0_no_dsp_32' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/ip/fc_layer_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_4' declared at '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_4' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/ip/fc_layer_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_ap_fcmp_0_no_dsp_32' (40#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/ip/fc_layer_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_fcmp_32ndEe' (41#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_fcmp_32ndEe.v:11]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mul_32s_eOg' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mul_32s_eOg.v:35]
INFO: [Synth 8-638] synthesizing module 'fc_layer_mul_32s_eOg_MulnS_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mul_32s_eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mul_32s_eOg_MulnS_0' (42#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mul_32s_eOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'fc_layer_mul_32s_eOg' (43#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mul_32s_eOg.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1342]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_AR_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:943]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_AW_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:951]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_B_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:959]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_R_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:967]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_W_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:975]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state47_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1257]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_op154_fcmp_state17_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1261]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:416]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_570_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:776]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_586_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:779]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_648_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:792]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_570_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1320]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_586_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1312]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_648_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1272]
INFO: [Synth 8-256] done synthesizing module 'fc_layer' (44#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:12]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_fc_layer_0_0' (45#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_fc_layer_0_0/synth/pr_region_2_fc_layer_0_0.v:58]
WARNING: [Synth 8-3331] design fc_layer_mul_32s_eOg has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized89 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized87 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized85 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_4_viv__parameterized3 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design fc_layer_fcmp_32ndEe has unconnected port reset
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1348.754 ; gain = 128.500 ; free physical = 54862 ; free virtual = 57527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1348.754 ; gain = 128.500 ; free physical = 54791 ; free virtual = 57424
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_fc_layer_0_0/constraints/fc_layer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_fc_layer_0_0/constraints/fc_layer_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_fc_layer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_fc_layer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1917.949 ; gain = 1.000 ; free physical = 52464 ; free virtual = 55097
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1917.949 ; gain = 697.695 ; free physical = 51814 ; free virtual = 54447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffvc1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1917.949 ; gain = 697.695 ; free physical = 51823 ; free virtual = 54457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_fc_layer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1917.949 ; gain = 697.695 ; free physical = 51811 ; free virtual = 54444
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fc_layer_CTRL_BUS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_CTRL_BUS_s_axi.v:145]
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:721]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:587]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:483]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1934]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:2074]
WARNING: [Synth 8-6014] Unused sequential element sect_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1809]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:587]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1127]
WARNING: [Synth 8-6014] Unused sequential element sect_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1026]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_6_reg_586_reg[63:62]' into 'tmp_1_reg_570_reg[63:62]' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1312]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_586_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1312]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1300]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1300]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1300]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_4_fu_272_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notrhs_fu_503_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_CTRL_BUS_s_axi.v:145]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_CTRL_BUS_s_axi.v:145]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fc_layer_CTRL_BUS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_CTRL_BUS_s_axi.v:145]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1917.949 ; gain = 697.695 ; free physical = 50924 ; free virtual = 53558
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fc_layer_fcmp_32ndEe_U3/fc_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fc_layer_fcmp_32ndEe_U3/fc_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fc_layer_fcmp_32ndEe_U3/fc_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fc_layer_fcmp_32ndEe_U3/fc_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fc_layer_fcmp_32ndEe_U3/fc_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fc_layer_fcmp_32ndEe_U3/fc_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fc_layer_fcmp_32ndEe_U3/fc_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fc_layer_fcmp_32ndEe_U3/fc_layer_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:721]
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/usedw_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:587]
WARNING: [Synth 8-6014] Unused sequential element fifo_resp/pout_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:483]
WARNING: [Synth 8-6014] Unused sequential element sect_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1809]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1934]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:2074]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element buff_rdata/usedw_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:587]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/pout_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:483]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1127]
WARNING: [Synth 8-6014] Unused sequential element sect_cnt_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mem_m_axi.v:1026]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1308]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1300]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1300]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer.v:1294]
INFO: [Synth 8-5545] ROM "tmp_4_fu_272_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notrhs_fu_503_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mul_32s_eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element fc_layer_mul_32s_eOg_U4/fc_layer_mul_32s_eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mul_32s_eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element fc_layer_mul_32s_eOg_U4/fc_layer_mul_32s_eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mul_32s_eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element fc_layer_mul_32s_eOg_U4/fc_layer_mul_32s_eOg_MulnS_0_U/buff0_reg was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mul_32s_eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mul_32s_eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mul_32s_eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mul_32s_eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/969c/hdl/verilog/fc_layer_mul_32s_eOg.v:23]
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[32]' (FDE) to 'inst/tmp2_reg_591_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[33]' (FDE) to 'inst/tmp2_reg_591_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[34]' (FDE) to 'inst/tmp2_reg_591_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[35]' (FDE) to 'inst/tmp2_reg_591_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[36]' (FDE) to 'inst/tmp2_reg_591_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[37]' (FDE) to 'inst/tmp2_reg_591_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[38]' (FDE) to 'inst/tmp2_reg_591_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[39]' (FDE) to 'inst/tmp2_reg_591_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[40]' (FDE) to 'inst/tmp2_reg_591_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[41]' (FDE) to 'inst/tmp2_reg_591_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[42]' (FDE) to 'inst/tmp2_reg_591_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[43]' (FDE) to 'inst/tmp2_reg_591_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[44]' (FDE) to 'inst/tmp2_reg_591_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[45]' (FDE) to 'inst/tmp2_reg_591_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[46]' (FDE) to 'inst/tmp2_reg_591_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[47]' (FDE) to 'inst/tmp2_reg_591_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[48]' (FDE) to 'inst/tmp2_reg_591_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[49]' (FDE) to 'inst/tmp2_reg_591_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[50]' (FDE) to 'inst/tmp2_reg_591_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[51]' (FDE) to 'inst/tmp2_reg_591_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[52]' (FDE) to 'inst/tmp2_reg_591_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[53]' (FDE) to 'inst/tmp2_reg_591_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[54]' (FDE) to 'inst/tmp2_reg_591_reg[55]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[55]' (FDE) to 'inst/tmp2_reg_591_reg[56]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[56]' (FDE) to 'inst/tmp2_reg_591_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[57]' (FDE) to 'inst/tmp2_reg_591_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[58]' (FDE) to 'inst/tmp2_reg_591_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[59]' (FDE) to 'inst/tmp2_reg_591_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/tmp2_reg_591_reg[60]' (FDE) to 'inst/tmp2_reg_591_reg[61]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[32]' (FDE) to 'inst/tmp_11_reg_619_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[32] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[33]' (FDE) to 'inst/tmp_11_reg_619_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[33] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[34]' (FDE) to 'inst/tmp_11_reg_619_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[34] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[35]' (FDE) to 'inst/tmp_11_reg_619_reg[36]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[35] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[36]' (FDE) to 'inst/tmp_11_reg_619_reg[37]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[36] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[37]' (FDE) to 'inst/tmp_11_reg_619_reg[38]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[37] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[38]' (FDE) to 'inst/tmp_11_reg_619_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[38] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[39]' (FDE) to 'inst/tmp_11_reg_619_reg[40]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[39] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[40]' (FDE) to 'inst/tmp_11_reg_619_reg[41]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[40] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[41]' (FDE) to 'inst/tmp_11_reg_619_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[41] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[42]' (FDE) to 'inst/tmp_11_reg_619_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[42] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[43]' (FDE) to 'inst/tmp_11_reg_619_reg[44]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[43] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[44]' (FDE) to 'inst/tmp_11_reg_619_reg[45]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[44] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[45]' (FDE) to 'inst/tmp_11_reg_619_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[45] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[46]' (FDE) to 'inst/tmp_11_reg_619_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[46] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[47]' (FDE) to 'inst/tmp_11_reg_619_reg[48]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[47] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[48]' (FDE) to 'inst/tmp_11_reg_619_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[48] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[49]' (FDE) to 'inst/tmp_11_reg_619_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[49] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[50]' (FDE) to 'inst/tmp_11_reg_619_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[50] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[51]' (FDE) to 'inst/tmp_11_reg_619_reg[52]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[51] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[52]' (FDE) to 'inst/tmp_11_reg_619_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[52] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[53]' (FDE) to 'inst/tmp_11_reg_619_reg[54]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[53] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[54]' (FDE) to 'inst/tmp_11_reg_619_reg[55]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[54] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[55]' (FDE) to 'inst/tmp_11_reg_619_reg[56]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[55] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[56]' (FDE) to 'inst/tmp_11_reg_619_reg[57]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[56] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[57]' (FDE) to 'inst/tmp_11_reg_619_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[57] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[58]' (FDE) to 'inst/tmp_11_reg_619_reg[59]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[58] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[59]' (FDE) to 'inst/tmp_11_reg_619_reg[60]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[59] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_11_reg_619_reg[60]' (FDE) to 'inst/tmp_11_reg_619_reg[61]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_648_reg[61] )
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[33]' (FDE) to 'inst/mem_addr_2_reg_672_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[33]' (FDE) to 'inst/mem_addr_reg_637_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[34]' (FDE) to 'inst/mem_addr_2_reg_672_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[34]' (FDE) to 'inst/mem_addr_reg_637_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[35]' (FDE) to 'inst/mem_addr_2_reg_672_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[35]' (FDE) to 'inst/mem_addr_reg_637_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[36]' (FDE) to 'inst/mem_addr_2_reg_672_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[36]' (FDE) to 'inst/mem_addr_reg_637_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[37]' (FDE) to 'inst/mem_addr_2_reg_672_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[37]' (FDE) to 'inst/mem_addr_reg_637_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[38]' (FDE) to 'inst/mem_addr_2_reg_672_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[38]' (FDE) to 'inst/mem_addr_reg_637_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[39]' (FDE) to 'inst/mem_addr_2_reg_672_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[39]' (FDE) to 'inst/mem_addr_reg_637_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[40]' (FDE) to 'inst/mem_addr_2_reg_672_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[40]' (FDE) to 'inst/mem_addr_reg_637_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[41]' (FDE) to 'inst/mem_addr_2_reg_672_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[41]' (FDE) to 'inst/mem_addr_reg_637_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[42]' (FDE) to 'inst/mem_addr_2_reg_672_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[42]' (FDE) to 'inst/mem_addr_reg_637_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[43]' (FDE) to 'inst/mem_addr_2_reg_672_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[43]' (FDE) to 'inst/mem_addr_reg_637_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[44]' (FDE) to 'inst/mem_addr_2_reg_672_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[44]' (FDE) to 'inst/mem_addr_reg_637_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[45]' (FDE) to 'inst/mem_addr_2_reg_672_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[45]' (FDE) to 'inst/mem_addr_reg_637_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[46]' (FDE) to 'inst/mem_addr_2_reg_672_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[46]' (FDE) to 'inst/mem_addr_reg_637_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[47]' (FDE) to 'inst/mem_addr_2_reg_672_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[47]' (FDE) to 'inst/mem_addr_reg_637_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[48]' (FDE) to 'inst/mem_addr_2_reg_672_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[48]' (FDE) to 'inst/mem_addr_reg_637_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[49]' (FDE) to 'inst/mem_addr_2_reg_672_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[49]' (FDE) to 'inst/mem_addr_reg_637_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[50]' (FDE) to 'inst/mem_addr_2_reg_672_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[50]' (FDE) to 'inst/mem_addr_reg_637_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[51]' (FDE) to 'inst/mem_addr_2_reg_672_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[51]' (FDE) to 'inst/mem_addr_reg_637_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[52]' (FDE) to 'inst/mem_addr_2_reg_672_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[52]' (FDE) to 'inst/mem_addr_reg_637_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_2_reg_672_reg[53]' (FDE) to 'inst/mem_addr_2_reg_672_reg[54]'
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg_637_reg[53]' (FDE) to 'inst/mem_addr_reg_637_reg[54]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\fc_layer_fcmp_32ndEe_U3/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fc_layer_fcmp_32ndEe_U3/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_read/rs_rreq/data_p1_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[64] )
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[65]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[64]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[65]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[64]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[62]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[65]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[64]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[62]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[65]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[64]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[63]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[62]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[63]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[62]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[0]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module fc_layer_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module fc_layer_mem_m_axi.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_4_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_4_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (fc_layer_fcmp_32ndEe_U3/opcode_buf1_reg[1]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[63]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[62]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[61]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[60]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[59]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[58]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[57]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[56]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[55]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[54]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[53]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[52]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[51]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[50]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[49]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[48]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[47]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[46]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[45]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[44]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[43]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[42]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[41]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[40]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[39]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[38]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[37]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[36]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[35]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[34]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[33]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[32]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_13_reg_648_reg[31]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_570_reg[63]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_1_reg_570_reg[62]) is unused and will be removed from module fc_layer.
WARNING: [Synth 8-3332] Sequential element (tmp_11_reg_619_reg[63]) is unused and will be removed from module fc_layer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_read/fifo_rreq/q_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_write/fifo_wreq/q_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/fc_layer_mem_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1917.949 ; gain = 697.695 ; free physical = 57601 ; free virtual = 60239
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2125.332 ; gain = 905.078 ; free physical = 57661 ; free virtual = 60302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 2137.332 ; gain = 917.078 ; free physical = 57594 ; free virtual = 60235
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fc_layer_mem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fc_layer_mem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-4480] The timing for the instance inst/fc_layer_mem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/fc_layer_mem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2169.371 ; gain = 949.117 ; free physical = 57602 ; free virtual = 60244
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2169.371 ; gain = 949.117 ; free physical = 57603 ; free virtual = 60244
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 2169.371 ; gain = 949.117 ; free physical = 57637 ; free virtual = 60279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2169.371 ; gain = 949.117 ; free physical = 57692 ; free virtual = 60334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2169.371 ; gain = 949.117 ; free physical = 57696 ; free virtual = 60338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2169.371 ; gain = 949.117 ; free physical = 57685 ; free virtual = 60328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2169.371 ; gain = 949.117 ; free physical = 57673 ; free virtual = 60315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   147|
|2     |DSP48E1         |     5|
|3     |DSP_ALU         |     3|
|4     |DSP_A_B_DATA_1  |     2|
|5     |DSP_A_B_DATA_2  |     1|
|6     |DSP_C_DATA      |     3|
|7     |DSP_MULTIPLIER  |     3|
|8     |DSP_M_DATA      |     3|
|9     |DSP_OUTPUT      |     1|
|10    |DSP_OUTPUT_1    |     2|
|11    |DSP_PREADD      |     3|
|12    |DSP_PREADD_DATA |     3|
|13    |LUT1            |   329|
|14    |LUT2            |   667|
|15    |LUT3            |   775|
|16    |LUT4            |   361|
|17    |LUT5            |   232|
|18    |LUT6            |   308|
|19    |MUXCY           |   105|
|20    |MUXF7           |    32|
|21    |RAMB18E2        |     2|
|22    |SRL16E          |   144|
|23    |XORCY           |    26|
|24    |FDE             |     4|
|25    |FDRE            |  3471|
|26    |FDSE            |     6|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2169.371 ; gain = 949.117 ; free physical = 57671 ; free virtual = 60314
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 500 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2169.371 ; gain = 379.922 ; free physical = 57676 ; free virtual = 60318
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 2169.379 ; gain = 949.117 ; free physical = 57675 ; free virtual = 60318
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  (CARRY4) => CARRY8: 19 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 5 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  FDE => FDRE: 4 instances

287 Infos, 281 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2221.020 ; gain = 1059.195 ; free physical = 57094 ; free virtual = 59737
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_fc_layer_0_0_synth_1/pr_region_2_fc_layer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_fc_layer_0_0/pr_region_2_fc_layer_0_0.xci
INFO: [Coretcl 2-1174] Renamed 172 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.runs/pr_region_2_fc_layer_0_0_synth_1/pr_region_2_fc_layer_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2245.031 ; gain = 0.000 ; free physical = 56573 ; free virtual = 59222
INFO: [Common 17-206] Exiting Vivado at Sat Mar 13 00:37:06 2021...
[Sat Mar 13 00:37:26 2021] pr_region_2_fc_layer_0_0_synth_1 finished
[Sat Mar 13 00:37:26 2021] Waiting for pr_region_2_pcl_axifull_bridge_0_0_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_pcl_axifull_bridge_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_pcl_axifull_bridge_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_pcl_axifull_bridge_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.254 ; gain = 19.000 ; free physical = 58144 ; free virtual = 60772
INFO: [Synth 8-638] synthesizing module 'pr_region_2_pcl_axifull_bridge_0_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_pcl_axifull_bridge_0_0/synth/pr_region_2_pcl_axifull_bridge_0_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axifull_bridge' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/442f/hdl/axifull_bridge.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axifull_bridge' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/442f/hdl/axifull_bridge.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_pcl_axifull_bridge_0_0' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_pcl_axifull_bridge_0_0/synth/pr_region_2_pcl_axifull_bridge_0_0.vhd:140]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.754 ; gain = 60.500 ; free physical = 58031 ; free virtual = 60660
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.754 ; gain = 60.500 ; free physical = 58054 ; free virtual = 60684
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1802.723 ; gain = 0.000 ; free physical = 54385 ; free virtual = 57017
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1802.723 ; gain = 582.469 ; free physical = 53449 ; free virtual = 56082
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1802.723 ; gain = 582.469 ; free physical = 53450 ; free virtual = 56083
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1802.723 ; gain = 582.469 ; free physical = 53451 ; free virtual = 56084
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1802.723 ; gain = 582.469 ; free physical = 53449 ; free virtual = 56083
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1802.723 ; gain = 582.469 ; free physical = 53388 ; free virtual = 56021
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2042.996 ; gain = 822.742 ; free physical = 51106 ; free virtual = 53740
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2042.996 ; gain = 822.742 ; free physical = 51113 ; free virtual = 53747
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.012 ; gain = 832.758 ; free physical = 51101 ; free virtual = 53734
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.012 ; gain = 832.758 ; free physical = 50967 ; free virtual = 53600
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.012 ; gain = 832.758 ; free physical = 50963 ; free virtual = 53596
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.012 ; gain = 832.758 ; free physical = 50970 ; free virtual = 53603
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.012 ; gain = 832.758 ; free physical = 50969 ; free virtual = 53602
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.012 ; gain = 832.758 ; free physical = 50968 ; free virtual = 53601
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.012 ; gain = 832.758 ; free physical = 50967 ; free virtual = 53600

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.012 ; gain = 832.758 ; free physical = 50966 ; free virtual = 53599
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.551 ; gain = 927.727 ; free physical = 50883 ; free virtual = 53517
[Sat Mar 13 00:37:26 2021] pr_region_2_pcl_axifull_bridge_0_0_synth_1 finished
[Sat Mar 13 00:37:26 2021] Waiting for pr_region_2_pcl_axilite_bridge_0_0_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_pcl_axilite_bridge_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_pcl_axilite_bridge_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_pcl_axilite_bridge_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.254 ; gain = 19.000 ; free physical = 58071 ; free virtual = 60699
INFO: [Synth 8-638] synthesizing module 'pr_region_2_pcl_axilite_bridge_0_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_pcl_axilite_bridge_0_0/synth/pr_region_2_pcl_axilite_bridge_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'axilite_bridge' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/ecd1/hdl/axilite_bridge.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'axilite_bridge' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/ecd1/hdl/axilite_bridge.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_pcl_axilite_bridge_0_0' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_pcl_axilite_bridge_0_0/synth/pr_region_2_pcl_axilite_bridge_0_0.vhd:108]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.754 ; gain = 59.500 ; free physical = 58032 ; free virtual = 60662
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.754 ; gain = 59.500 ; free physical = 58041 ; free virtual = 60670
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1801.715 ; gain = 0.000 ; free physical = 54441 ; free virtual = 57074
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1801.715 ; gain = 581.461 ; free physical = 53530 ; free virtual = 56163
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1801.715 ; gain = 581.461 ; free physical = 53529 ; free virtual = 56162
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1801.715 ; gain = 581.461 ; free physical = 53527 ; free virtual = 56160
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1801.715 ; gain = 581.461 ; free physical = 53524 ; free virtual = 56157
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1801.715 ; gain = 581.461 ; free physical = 53479 ; free virtual = 56113
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2042.988 ; gain = 822.734 ; free physical = 51378 ; free virtual = 54011
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2042.988 ; gain = 822.734 ; free physical = 51381 ; free virtual = 54014
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2053.004 ; gain = 832.750 ; free physical = 51363 ; free virtual = 53997
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.004 ; gain = 832.750 ; free physical = 51142 ; free virtual = 53775
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.004 ; gain = 832.750 ; free physical = 51141 ; free virtual = 53774
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.004 ; gain = 832.750 ; free physical = 51140 ; free virtual = 53773
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.004 ; gain = 832.750 ; free physical = 51140 ; free virtual = 53773
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.004 ; gain = 832.750 ; free physical = 51139 ; free virtual = 53772
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.004 ; gain = 832.750 ; free physical = 51132 ; free virtual = 53765

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2053.004 ; gain = 832.750 ; free physical = 51137 ; free virtual = 53770
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2089.004 ; gain = 927.180 ; free physical = 50887 ; free virtual = 53520
[Sat Mar 13 00:37:26 2021] pr_region_2_pcl_axilite_bridge_0_0_synth_1 finished
[Sat Mar 13 00:37:26 2021] Waiting for pr_region_2_proc_sys_reset_0_0_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_proc_sys_reset_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_proc_sys_reset_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_proc_sys_reset_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1239.258 ; gain = 19.000 ; free physical = 58155 ; free virtual = 60783
INFO: [Synth 8-638] synthesizing module 'pr_region_2_proc_sys_reset_0_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_proc_sys_reset_0_0/synth/pr_region_2_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/mnt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/mnt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_proc_sys_reset_0_0' (7#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_proc_sys_reset_0_0/synth/pr_region_2_proc_sys_reset_0_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.758 ; gain = 60.500 ; free physical = 57936 ; free virtual = 60565
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.758 ; gain = 60.500 ; free physical = 58004 ; free virtual = 60633
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1896.930 ; gain = 0.000 ; free physical = 54351 ; free virtual = 56984
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1896.930 ; gain = 676.672 ; free physical = 53482 ; free virtual = 56115
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1896.930 ; gain = 676.672 ; free physical = 53484 ; free virtual = 56116
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1896.930 ; gain = 676.672 ; free physical = 53485 ; free virtual = 56118
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1896.930 ; gain = 676.672 ; free physical = 53435 ; free virtual = 56068
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1896.930 ; gain = 676.672 ; free physical = 53365 ; free virtual = 55998
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2062.008 ; gain = 841.750 ; free physical = 51222 ; free virtual = 53856
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2062.008 ; gain = 841.750 ; free physical = 51211 ; free virtual = 53844
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2081.039 ; gain = 860.781 ; free physical = 51164 ; free virtual = 53798
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2081.039 ; gain = 860.781 ; free physical = 51020 ; free virtual = 53653
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2081.039 ; gain = 860.781 ; free physical = 51019 ; free virtual = 53653
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2081.039 ; gain = 860.781 ; free physical = 51016 ; free virtual = 53649
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2081.039 ; gain = 860.781 ; free physical = 51010 ; free virtual = 53643
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2081.039 ; gain = 860.781 ; free physical = 51017 ; free virtual = 53650
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2081.039 ; gain = 860.781 ; free physical = 51016 ; free virtual = 53650

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2081.039 ; gain = 860.781 ; free physical = 51015 ; free virtual = 53649
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2140.227 ; gain = 978.398 ; free physical = 50886 ; free virtual = 53520
[Sat Mar 13 00:37:26 2021] pr_region_2_proc_sys_reset_0_0_synth_1 finished
[Sat Mar 13 00:37:26 2021] Waiting for pr_region_2_xbar_1_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_xbar_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_xbar_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_xbar_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.254 ; gain = 34.000 ; free physical = 57641 ; free virtual = 60271
INFO: [Synth 8-638] synthesizing module 'pr_region_2_xbar_1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_xbar_1/synth/pr_region_2_xbar_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor' (7#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized0' (7#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_router' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized0' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo' (9#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_router' (10#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized1' (10#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized2' (10#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder__parameterized0' (10#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized0' (10#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized0' (10#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (10#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux' (11#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (12#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (13#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (13#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (13#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (13#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (14#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (15#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized1' (15#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized1' (15#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo__parameterized1' (15#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized0' (15#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' (16#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (16#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (16#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter' (17#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar' (18#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' (19#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_xbar_1' (20#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_xbar_1/synth/pr_region_2_xbar_1.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1380.754 ; gain = 160.500 ; free physical = 55295 ; free virtual = 57927
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1380.754 ; gain = 160.500 ; free physical = 55244 ; free virtual = 57883
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1932.863 ; gain = 0.000 ; free physical = 52621 ; free virtual = 55254
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.863 ; gain = 712.609 ; free physical = 51916 ; free virtual = 54549
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.863 ; gain = 712.609 ; free physical = 51916 ; free virtual = 54549
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1932.863 ; gain = 712.609 ; free physical = 51912 ; free virtual = 54545
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1932.863 ; gain = 712.609 ; free physical = 51838 ; free virtual = 54471
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1932.863 ; gain = 712.609 ; free physical = 51311 ; free virtual = 53944
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2106.941 ; gain = 886.688 ; free physical = 57578 ; free virtual = 60214
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2128.957 ; gain = 908.703 ; free physical = 57525 ; free virtual = 60161
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2140.059 ; gain = 919.805 ; free physical = 57454 ; free virtual = 60090
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2140.059 ; gain = 919.805 ; free physical = 57359 ; free virtual = 59996
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2140.059 ; gain = 919.805 ; free physical = 57353 ; free virtual = 59990
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2140.059 ; gain = 919.805 ; free physical = 57315 ; free virtual = 59952
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2140.059 ; gain = 919.805 ; free physical = 57313 ; free virtual = 59950
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2140.059 ; gain = 919.805 ; free physical = 57323 ; free virtual = 59960
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2140.059 ; gain = 919.805 ; free physical = 57319 ; free virtual = 59955

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    21|
|2     |LUT2    |   283|
|3     |LUT3    |   508|
|4     |LUT4    |    32|
|5     |LUT5    |    55|
|6     |LUT6    |   110|
|7     |SRLC32E |     4|
|8     |FDRE    |   578|
|9     |FDSE    |    20|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2140.059 ; gain = 919.805 ; free physical = 57317 ; free virtual = 59954
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2193.707 ; gain = 1031.883 ; free physical = 57426 ; free virtual = 60064
[Sat Mar 13 00:37:26 2021] pr_region_2_xbar_1_synth_1 finished
[Sat Mar 13 00:37:26 2021] Waiting for pr_region_2_xbar_0_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_xbar_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_xbar_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.250 ; gain = 34.000 ; free physical = 57833 ; free virtual = 60463
INFO: [Synth 8-638] synthesizing module 'pr_region_2_xbar_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_xbar_0/synth/pr_region_2_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' (9#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' (10#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_xbar_0' (11#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_xbar_0/synth/pr_region_2_xbar_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1374.750 ; gain = 154.500 ; free physical = 55567 ; free virtual = 58197
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1374.750 ; gain = 154.500 ; free physical = 55521 ; free virtual = 58151
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1914.992 ; gain = 0.000 ; free physical = 53315 ; free virtual = 55957
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1914.992 ; gain = 694.742 ; free physical = 52337 ; free virtual = 54970
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1914.992 ; gain = 694.742 ; free physical = 52336 ; free virtual = 54969
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1914.992 ; gain = 694.742 ; free physical = 52329 ; free virtual = 54962
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1914.992 ; gain = 694.742 ; free physical = 52158 ; free virtual = 54791
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1914.992 ; gain = 694.742 ; free physical = 52012 ; free virtual = 54645
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2079.070 ; gain = 858.820 ; free physical = 56904 ; free virtual = 59540
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2095.086 ; gain = 874.836 ; free physical = 56892 ; free virtual = 59528
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2104.102 ; gain = 883.852 ; free physical = 56890 ; free virtual = 59526
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2104.102 ; gain = 883.852 ; free physical = 56876 ; free virtual = 59512
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2104.102 ; gain = 883.852 ; free physical = 56876 ; free virtual = 59512
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2104.102 ; gain = 883.852 ; free physical = 56875 ; free virtual = 59512
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2104.102 ; gain = 883.852 ; free physical = 56875 ; free virtual = 59512
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2104.102 ; gain = 883.852 ; free physical = 56875 ; free virtual = 59511
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2104.102 ; gain = 883.852 ; free physical = 56875 ; free virtual = 59511

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    10|
|3     |LUT3 |     5|
|4     |LUT4 |    38|
|5     |LUT5 |    15|
|6     |LUT6 |    46|
|7     |FDRE |   117|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2104.102 ; gain = 883.852 ; free physical = 56875 ; free virtual = 59511
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2160.750 ; gain = 998.930 ; free physical = 56814 ; free virtual = 59450
[Sat Mar 13 00:37:26 2021] pr_region_2_xbar_0_synth_1 finished
[Sat Mar 13 00:37:26 2021] Waiting for pr_region_2_m00_regslice_0_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_m00_regslice_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_m00_regslice_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_m00_regslice_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.250 ; gain = 20.000 ; free physical = 58145 ; free virtual = 60773
INFO: [Synth 8-638] synthesizing module 'pr_region_2_m00_regslice_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_m00_regslice_0/synth/pr_region_2_m00_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_m00_regslice_0' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_m00_regslice_0/synth/pr_region_2_m00_regslice_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.750 ; gain = 60.500 ; free physical = 57954 ; free virtual = 60583
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.750 ; gain = 60.500 ; free physical = 58027 ; free virtual = 60657
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1904.711 ; gain = 1.000 ; free physical = 54351 ; free virtual = 56984
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1904.711 ; gain = 683.461 ; free physical = 53464 ; free virtual = 56097
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1904.711 ; gain = 683.461 ; free physical = 53470 ; free virtual = 56103
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1904.711 ; gain = 683.461 ; free physical = 53460 ; free virtual = 56093
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1904.711 ; gain = 683.461 ; free physical = 53394 ; free virtual = 56027
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1904.711 ; gain = 683.461 ; free physical = 53165 ; free virtual = 55798
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2066.789 ; gain = 845.539 ; free physical = 51010 ; free virtual = 53643
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2077.805 ; gain = 856.555 ; free physical = 50964 ; free virtual = 53597
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2091.820 ; gain = 870.570 ; free physical = 50897 ; free virtual = 53531
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2091.820 ; gain = 870.570 ; free physical = 50845 ; free virtual = 53478
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2091.820 ; gain = 870.570 ; free physical = 50841 ; free virtual = 53474
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2091.820 ; gain = 870.570 ; free physical = 50890 ; free virtual = 53523
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2091.820 ; gain = 870.570 ; free physical = 50884 ; free virtual = 53517
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2091.820 ; gain = 870.570 ; free physical = 50873 ; free virtual = 53506
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2091.820 ; gain = 870.570 ; free physical = 50870 ; free virtual = 53504

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |     2|
|3     |LUT3 |   280|
|4     |LUT4 |     7|
|5     |FDRE |   757|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2091.820 ; gain = 870.570 ; free physical = 50869 ; free virtual = 53502
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2149.469 ; gain = 986.648 ; free physical = 52622 ; free virtual = 55256
[Sat Mar 13 00:37:26 2021] pr_region_2_m00_regslice_0_synth_1 finished
[Sat Mar 13 00:37:26 2021] Waiting for pr_region_2_auto_us_1_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_auto_us_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_auto_us_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_auto_us_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.250 ; gain = 29.000 ; free physical = 57797 ; free virtual = 60426
INFO: [Synth 8-638] synthesizing module 'pr_region_2_auto_us_1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_1/synth/pr_region_2_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_top' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_axi_upsizer' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_w_upsizer' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_w_upsizer' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_a_upsizer' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_a_upsizer' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_r_upsizer' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_r_upsizer' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (7#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_a_upsizer__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_a_upsizer__parameterized0' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_axi_upsizer' (9#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_top' (10#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_auto_us_1' (11#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_1/synth/pr_region_2_auto_us_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1375.750 ; gain = 157.500 ; free physical = 57613 ; free virtual = 60255
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 1375.750 ; gain = 157.500 ; free physical = 57732 ; free virtual = 60377
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1922.078 ; gain = 0.000 ; free physical = 56433 ; free virtual = 59087
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:01:23 . Memory (MB): peak = 1922.078 ; gain = 703.828 ; free physical = 57563 ; free virtual = 60217
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:23 . Memory (MB): peak = 1922.078 ; gain = 703.828 ; free physical = 57561 ; free virtual = 60215
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1922.078 ; gain = 703.828 ; free physical = 57565 ; free virtual = 60219
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1922.078 ; gain = 703.828 ; free physical = 57527 ; free virtual = 60182
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 1922.078 ; gain = 703.828 ; free physical = 58553 ; free virtual = 61214
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 2101.156 ; gain = 882.906 ; free physical = 59061 ; free virtual = 61734
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 2182.555 ; gain = 964.305 ; free physical = 58926 ; free virtual = 61599
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58920 ; free virtual = 61593
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:01:51 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58920 ; free virtual = 61593
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:01:51 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58920 ; free virtual = 61593
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58921 ; free virtual = 61594
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58921 ; free virtual = 61594
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58921 ; free virtual = 61594
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58922 ; free virtual = 61595

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY8  |     4|
|2     |LUT1    |     8|
|3     |LUT2    |    32|
|4     |LUT3    |   175|
|5     |LUT4    |   123|
|6     |LUT5    |   330|
|7     |LUT6    |   234|
|8     |SRLC32E |    66|
|9     |FDRE    |   995|
|10    |FDSE    |     4|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58922 ; free virtual = 61595
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:55 . Memory (MB): peak = 2231.211 ; gain = 1071.391 ; free physical = 58975 ; free virtual = 61648
[Sat Mar 13 00:37:46 2021] pr_region_2_auto_us_1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:20 . Memory (MB): peak = 1417.586 ; gain = 0.000 ; free physical = 61204 ; free virtual = 63885
[Sat Mar 13 00:37:46 2021] Waiting for pr_region_2_auto_rs_1_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_auto_rs_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_auto_rs_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_auto_rs_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.258 ; gain = 20.000 ; free physical = 58133 ; free virtual = 60762
INFO: [Synth 8-638] synthesizing module 'pr_region_2_auto_rs_1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_1/synth/pr_region_2_auto_rs_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_auto_rs_1' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_1/synth/pr_region_2_auto_rs_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.758 ; gain = 60.500 ; free physical = 57971 ; free virtual = 60600
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.758 ; gain = 60.500 ; free physical = 58034 ; free virtual = 60663
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1902.719 ; gain = 1.000 ; free physical = 54377 ; free virtual = 57010
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.719 ; gain = 681.461 ; free physical = 53447 ; free virtual = 56080
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.719 ; gain = 681.461 ; free physical = 53446 ; free virtual = 56079
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.719 ; gain = 681.461 ; free physical = 53437 ; free virtual = 56070
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.719 ; gain = 681.461 ; free physical = 53335 ; free virtual = 55969
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1902.719 ; gain = 681.461 ; free physical = 53209 ; free virtual = 55842
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2065.797 ; gain = 844.539 ; free physical = 50930 ; free virtual = 53563
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2075.812 ; gain = 854.555 ; free physical = 50924 ; free virtual = 53558
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.828 ; gain = 866.570 ; free physical = 50903 ; free virtual = 53537
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.828 ; gain = 866.570 ; free physical = 50852 ; free virtual = 53486
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.828 ; gain = 866.570 ; free physical = 50847 ; free virtual = 53480
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.828 ; gain = 866.570 ; free physical = 50841 ; free virtual = 53474
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.828 ; gain = 866.570 ; free physical = 50846 ; free virtual = 53480
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.828 ; gain = 866.570 ; free physical = 50851 ; free virtual = 53484
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.828 ; gain = 866.570 ; free physical = 50843 ; free virtual = 53476

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |     2|
|3     |LUT3 |    76|
|4     |LUT4 |     7|
|5     |FDRE |   349|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.828 ; gain = 866.570 ; free physical = 50842 ; free virtual = 53475
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2145.016 ; gain = 982.188 ; free physical = 51990 ; free virtual = 54623
[Sat Mar 13 00:37:46 2021] pr_region_2_auto_rs_1_synth_1 finished
[Sat Mar 13 00:37:46 2021] Waiting for pr_region_2_auto_rs_w_1_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_auto_rs_w_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_auto_rs_w_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_auto_rs_w_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.262 ; gain = 21.000 ; free physical = 58055 ; free virtual = 60683
INFO: [Synth 8-638] synthesizing module 'pr_region_2_auto_rs_w_1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_w_1/synth/pr_region_2_auto_rs_w_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_auto_rs_w_1' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_w_1/synth/pr_region_2_auto_rs_w_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.762 ; gain = 61.500 ; free physical = 58041 ; free virtual = 60670
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.762 ; gain = 61.500 ; free physical = 58013 ; free virtual = 60643
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1902.723 ; gain = 0.000 ; free physical = 54423 ; free virtual = 57056
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.723 ; gain = 682.461 ; free physical = 53439 ; free virtual = 56072
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.723 ; gain = 682.461 ; free physical = 53438 ; free virtual = 56071
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.723 ; gain = 682.461 ; free physical = 53438 ; free virtual = 56071
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.723 ; gain = 682.461 ; free physical = 53363 ; free virtual = 55996
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1902.723 ; gain = 682.461 ; free physical = 53260 ; free virtual = 55892
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2065.801 ; gain = 845.539 ; free physical = 51038 ; free virtual = 53671
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2076.816 ; gain = 856.555 ; free physical = 51015 ; free virtual = 53649
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50964 ; free virtual = 53597
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50859 ; free virtual = 53492
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50866 ; free virtual = 53499
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50886 ; free virtual = 53519
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50885 ; free virtual = 53519
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50872 ; free virtual = 53505
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50868 ; free virtual = 53501

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |   145|
|4     |LUT5 |     2|
|5     |FDRE |   294|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2087.832 ; gain = 867.570 ; free physical = 50866 ; free virtual = 53499
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2146.480 ; gain = 984.648 ; free physical = 51154 ; free virtual = 53788
[Sat Mar 13 00:37:46 2021] pr_region_2_auto_rs_w_1_synth_1 finished
[Sat Mar 13 00:37:46 2021] Waiting for pr_region_2_auto_us_0_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_auto_us_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_auto_us_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_auto_us_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.250 ; gain = 29.000 ; free physical = 58017 ; free virtual = 60647
INFO: [Synth 8-638] synthesizing module 'pr_region_2_auto_us_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_0/synth/pr_region_2_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_top' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_axi_upsizer' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_w_upsizer' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_w_upsizer' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_a_upsizer' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_a_upsizer' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_r_upsizer' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_r_upsizer' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (7#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_a_upsizer__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_a_upsizer__parameterized0' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_axi_upsizer' (9#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_top' (10#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_auto_us_0' (11#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_0/synth/pr_region_2_auto_us_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 1375.750 ; gain = 157.500 ; free physical = 57716 ; free virtual = 60359
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1375.750 ; gain = 157.500 ; free physical = 57717 ; free virtual = 60359
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1922.078 ; gain = 0.000 ; free physical = 56496 ; free virtual = 59150
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1922.078 ; gain = 703.828 ; free physical = 57577 ; free virtual = 60232
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1922.078 ; gain = 703.828 ; free physical = 57577 ; free virtual = 60232
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1922.078 ; gain = 703.828 ; free physical = 57579 ; free virtual = 60233
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1922.078 ; gain = 703.828 ; free physical = 57509 ; free virtual = 60163
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:32 . Memory (MB): peak = 1922.078 ; gain = 703.828 ; free physical = 58552 ; free virtual = 61214
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 2101.156 ; gain = 882.906 ; free physical = 59035 ; free virtual = 61708
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:50 . Memory (MB): peak = 2182.555 ; gain = 964.305 ; free physical = 58929 ; free virtual = 61602
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58920 ; free virtual = 61593
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58921 ; free virtual = 61594
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58921 ; free virtual = 61594
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58948 ; free virtual = 61621
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58940 ; free virtual = 61613
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58935 ; free virtual = 61608
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58934 ; free virtual = 61607

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY8  |     4|
|2     |LUT1    |     8|
|3     |LUT2    |    32|
|4     |LUT3    |   175|
|5     |LUT4    |   123|
|6     |LUT5    |   330|
|7     |LUT6    |   234|
|8     |SRLC32E |    66|
|9     |FDRE    |   995|
|10    |FDSE    |     4|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2190.562 ; gain = 972.312 ; free physical = 58934 ; free virtual = 61607
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:55 . Memory (MB): peak = 2231.211 ; gain = 1071.391 ; free physical = 59016 ; free virtual = 61691
[Sat Mar 13 00:37:46 2021] pr_region_2_auto_us_0_synth_1 finished
[Sat Mar 13 00:37:46 2021] Waiting for pr_region_2_auto_rs_0_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_auto_rs_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_auto_rs_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_auto_rs_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pr_region_2_auto_rs_0, cache-ID = fac82d1187763670.
[Sat Mar 13 00:37:46 2021] pr_region_2_auto_rs_0_synth_1 finished
[Sat Mar 13 00:37:46 2021] Waiting for pr_region_2_auto_rs_w_0_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_auto_rs_w_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_auto_rs_w_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_auto_rs_w_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pr_region_2_auto_rs_w_0, cache-ID = 8f0d108729cbd09b.
[Sat Mar 13 00:37:46 2021] pr_region_2_auto_rs_w_0_synth_1 finished
[Sat Mar 13 00:37:46 2021] Waiting for pr_region_2_s00_regslice_0_synth_1 to finish...

*** Running vivado
    with args -log pr_region_2_s00_regslice_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pr_region_2_s00_regslice_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pr_region_2_s00_regslice_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.258 ; gain = 21.000 ; free physical = 58522 ; free virtual = 61163
INFO: [Synth 8-638] synthesizing module 'pr_region_2_s00_regslice_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_s00_regslice_0/synth/pr_region_2_s00_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_s00_regslice_0' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_s00_regslice_0/synth/pr_region_2_s00_regslice_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.758 ; gain = 61.500 ; free physical = 58491 ; free virtual = 61132
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1281.758 ; gain = 61.500 ; free physical = 58461 ; free virtual = 61103
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1901.727 ; gain = 0.000 ; free physical = 57581 ; free virtual = 60222
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1901.727 ; gain = 681.469 ; free physical = 57705 ; free virtual = 60347
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1901.727 ; gain = 681.469 ; free physical = 57704 ; free virtual = 60346
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1901.727 ; gain = 681.469 ; free physical = 57702 ; free virtual = 60344
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1901.727 ; gain = 681.469 ; free physical = 57673 ; free virtual = 60315
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1901.727 ; gain = 681.469 ; free physical = 57648 ; free virtual = 60291
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2065.805 ; gain = 845.547 ; free physical = 57549 ; free virtual = 60204
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2075.820 ; gain = 855.562 ; free physical = 57550 ; free virtual = 60204
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2085.836 ; gain = 865.578 ; free physical = 57553 ; free virtual = 60207
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2085.836 ; gain = 865.578 ; free physical = 57548 ; free virtual = 60203
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2085.836 ; gain = 865.578 ; free physical = 57548 ; free virtual = 60202
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2085.836 ; gain = 865.578 ; free physical = 57548 ; free virtual = 60202
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2085.836 ; gain = 865.578 ; free physical = 57548 ; free virtual = 60202
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2085.836 ; gain = 865.578 ; free physical = 57548 ; free virtual = 60202
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2085.836 ; gain = 865.578 ; free physical = 57548 ; free virtual = 60202

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     8|
|2     |LUT3 |     5|
|3     |LUT4 |     5|
|4     |FDRE |   128|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2085.836 ; gain = 865.578 ; free physical = 57548 ; free virtual = 60202
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2112.008 ; gain = 950.180 ; free physical = 57538 ; free virtual = 60193
[Sat Mar 13 00:37:46 2021] pr_region_2_s00_regslice_0_synth_1 finished
## synth_design -top pr_region_2_wrapper -mode out_of_context
Command: synth_design -top pr_region_2_wrapper -mode out_of_context
Starting synth_design
Using part: xcvu095-ffvc1517-2-e
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -378 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27651 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1487.590 ; gain = 61.992 ; free physical = 61126 ; free virtual = 63806
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pr_region_2_wrapper' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'pr_region_2' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:677]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_axi_interconnect_0_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:1500]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_X1UWNA' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:412]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_X1UWNA' (1#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:412]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1SL1HZS' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:544]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1SL1HZS' (2#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:544]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_171H8LY' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:2812]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_s00_regslice_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_s00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_s00_regslice_0' (3#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_s00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_171H8LY' (4#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:2812]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_xbar_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_xbar_0' (5#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'pr_region_2_xbar_0' requires 40 connections, but only 38 given [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:1909]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_axi_interconnect_0_0' (6#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:1500]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_axi_interconnect_1_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:1950]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1MFGHXK' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:12]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_m00_regslice_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_m00_regslice_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_m00_regslice_0' (7#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_m00_regslice_0_stub.v:6]
WARNING: [Synth 8-350] instance 'm00_regslice' of module 'pr_region_2_m00_regslice_0' requires 80 connections, but only 78 given [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:331]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1MFGHXK' (8#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_HD3YL4' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:3022]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_auto_rs_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_auto_rs_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_auto_rs_0' (9#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_auto_rs_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_auto_rs_w_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_auto_rs_w_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_auto_rs_w_0' (10#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_auto_rs_w_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'pr_region_2_auto_rs_w_0' requires 72 connections, but only 70 given [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:3452]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_auto_us_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_auto_us_0' (11#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_HD3YL4' (12#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:3022]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_18R8Q4M' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:3598]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_auto_rs_1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_auto_rs_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_auto_rs_1' (13#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_auto_rs_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_auto_rs_w_1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_auto_rs_w_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_auto_rs_w_1' (14#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_auto_rs_w_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'pr_region_2_auto_rs_w_1' requires 72 connections, but only 70 given [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:4028]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_auto_us_1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_auto_us_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_auto_us_1' (15#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_auto_us_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_18R8Q4M' (16#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:3598]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_xbar_1' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_xbar_1' (17#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_xbar_1_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'pr_region_2_xbar_1' requires 78 connections, but only 76 given [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:2733]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_axi_interconnect_1_0' (18#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:1950]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_conv_layer_0_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_conv_layer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_conv_layer_0_0' (19#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_conv_layer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'conv_layer_0' of module 'pr_region_2_conv_layer_0_0' requires 55 connections, but only 54 given [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:1260]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_fc_layer_0_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_fc_layer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_fc_layer_0_0' (20#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_fc_layer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'fc_layer_0' of module 'pr_region_2_fc_layer_0_0' requires 55 connections, but only 54 given [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:1315]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_pcl_axifull_bridge_0_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_pcl_axifull_bridge_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_pcl_axifull_bridge_0_0' (21#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_pcl_axifull_bridge_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_pcl_axilite_bridge_0_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_pcl_axilite_bridge_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_pcl_axilite_bridge_0_0' (22#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_pcl_axilite_bridge_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'pcl_axilite_bridge_0' of module 'pr_region_2_pcl_axilite_bridge_0_0' requires 44 connections, but only 42 given [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:1447]
INFO: [Synth 8-638] synthesizing module 'pr_region_2_proc_sys_reset_0_0' [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_proc_sys_reset_0_0' (23#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/realtime/pr_region_2_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'pr_region_2_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:1490]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2' (24#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2.v:677]
INFO: [Synth 8-256] done synthesizing module 'pr_region_2_wrapper' (25#1) [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/hdl/pr_region_2_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_18R8Q4M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_18R8Q4M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_18R8Q4M has unconnected port S_AXI_arlock[1]
WARNING: [Synth 8-3331] design s01_couplers_imp_18R8Q4M has unconnected port S_AXI_awlock[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_HD3YL4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_HD3YL4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_HD3YL4 has unconnected port S_AXI_arlock[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_HD3YL4 has unconnected port S_AXI_awlock[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1MFGHXK has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1MFGHXK has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1MFGHXK has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1MFGHXK has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1MFGHXK has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1MFGHXK has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1MFGHXK has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1MFGHXK has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1MFGHXK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1MFGHXK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_171H8LY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_171H8LY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL1HZS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL1HZS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL1HZS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1SL1HZS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_X1UWNA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_X1UWNA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_X1UWNA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_X1UWNA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.090 ; gain = 103.492 ; free physical = 61129 ; free virtual = 63810
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.090 ; gain = 103.492 ; free physical = 61133 ; free virtual = 63813
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu095-ffvc1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp31/pr_region_2_conv_layer_0_0_in_context.xdc] for cell 'pr_region_2_i/conv_layer_0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp31/pr_region_2_conv_layer_0_0_in_context.xdc] for cell 'pr_region_2_i/conv_layer_0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp33/pr_region_2_fc_layer_0_0_in_context.xdc] for cell 'pr_region_2_i/fc_layer_0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp33/pr_region_2_fc_layer_0_0_in_context.xdc] for cell 'pr_region_2_i/fc_layer_0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp35/pr_region_2_pcl_axifull_bridge_0_0_in_context.xdc] for cell 'pr_region_2_i/pcl_axifull_bridge_0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp35/pr_region_2_pcl_axifull_bridge_0_0_in_context.xdc] for cell 'pr_region_2_i/pcl_axifull_bridge_0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp37/pr_region_2_pcl_axilite_bridge_0_0_in_context.xdc] for cell 'pr_region_2_i/pcl_axilite_bridge_0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp37/pr_region_2_pcl_axilite_bridge_0_0_in_context.xdc] for cell 'pr_region_2_i/pcl_axilite_bridge_0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp39/pr_region_2_proc_sys_reset_0_0_in_context.xdc] for cell 'pr_region_2_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp39/pr_region_2_proc_sys_reset_0_0_in_context.xdc] for cell 'pr_region_2_i/proc_sys_reset_0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp41/pr_region_2_xbar_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp41/pr_region_2_xbar_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/xbar'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp43/pr_region_2_xbar_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp43/pr_region_2_xbar_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp45/pr_region_2_m00_regslice_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp45/pr_region_2_m00_regslice_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/m00_couplers/m00_regslice'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp47/pr_region_2_auto_us_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_us'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp47/pr_region_2_auto_us_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_us'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp49/pr_region_2_auto_rs_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp49/pr_region_2_auto_rs_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp51/pr_region_2_auto_rs_w_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs_w'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp51/pr_region_2_auto_rs_w_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs_w'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp53/pr_region_2_auto_us_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_us'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp53/pr_region_2_auto_us_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_us'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp55/pr_region_2_auto_rs_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp55/pr_region_2_auto_rs_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp57/pr_region_2_auto_rs_w_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs_w'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp57/pr_region_2_auto_rs_w_1_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs_w'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp59/pr_region_2_s00_regslice_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp59/pr_region_2_s00_regslice_0_in_context.xdc] for cell 'pr_region_2_i/axi_interconnect_0/s00_couplers/s00_regslice'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2095.348 ; gain = 0.000 ; free physical = 60662 ; free virtual = 63342
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2095.348 ; gain = 669.750 ; free physical = 60715 ; free virtual = 63396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffvc1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2095.348 ; gain = 669.750 ; free physical = 60715 ; free virtual = 63396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pr_region_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/conv_layer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/fc_layer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/pcl_axifull_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/pcl_axilite_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pr_region_2_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2095.348 ; gain = 669.750 ; free physical = 60717 ; free virtual = 63398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2095.348 ; gain = 669.750 ; free physical = 60720 ; free virtual = 63400
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_AXI_bid[4]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_AXI_bid[3]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_AXI_bid[2]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_AXI_bid[1]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_AXI_rid[4]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_AXI_rid[3]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_AXI_rid[2]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port M00_AXI_rid[1]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S00_AXI_arlock[1]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S00_AXI_awlock[1]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S01_AXI_arlock[1]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_1_0 has unconnected port S01_AXI_awlock[1]
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design pr_region_2_axi_interconnect_0_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2095.348 ; gain = 669.750 ; free physical = 60701 ; free virtual = 63382
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2267.426 ; gain = 841.828 ; free physical = 60380 ; free virtual = 63061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2268.426 ; gain = 842.828 ; free physical = 60380 ; free virtual = 63060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2282.441 ; gain = 856.844 ; free physical = 60377 ; free virtual = 63058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.441 ; gain = 856.844 ; free physical = 60377 ; free virtual = 63058
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.441 ; gain = 856.844 ; free physical = 60377 ; free virtual = 63058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.441 ; gain = 856.844 ; free physical = 60377 ; free virtual = 63058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.441 ; gain = 856.844 ; free physical = 60377 ; free virtual = 63058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.441 ; gain = 856.844 ; free physical = 60377 ; free virtual = 63058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.441 ; gain = 856.844 ; free physical = 60377 ; free virtual = 63058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |pr_region_2_xbar_0                 |         1|
|2     |pr_region_2_s00_regslice_0         |         1|
|3     |pr_region_2_xbar_1                 |         1|
|4     |pr_region_2_m00_regslice_0         |         1|
|5     |pr_region_2_auto_rs_0              |         1|
|6     |pr_region_2_auto_rs_w_0            |         1|
|7     |pr_region_2_auto_us_0              |         1|
|8     |pr_region_2_auto_rs_1              |         1|
|9     |pr_region_2_auto_rs_w_1            |         1|
|10    |pr_region_2_auto_us_1              |         1|
|11    |pr_region_2_conv_layer_0_0         |         1|
|12    |pr_region_2_fc_layer_0_0           |         1|
|13    |pr_region_2_pcl_axifull_bridge_0_0 |         1|
|14    |pr_region_2_pcl_axilite_bridge_0_0 |         1|
|15    |pr_region_2_proc_sys_reset_0_0     |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |pr_region_2_auto_rs_0              |     1|
|2     |pr_region_2_auto_rs_1              |     1|
|3     |pr_region_2_auto_rs_w_0            |     1|
|4     |pr_region_2_auto_rs_w_1            |     1|
|5     |pr_region_2_auto_us_0              |     1|
|6     |pr_region_2_auto_us_1              |     1|
|7     |pr_region_2_conv_layer_0_0         |     1|
|8     |pr_region_2_fc_layer_0_0           |     1|
|9     |pr_region_2_m00_regslice_0         |     1|
|10    |pr_region_2_pcl_axifull_bridge_0_0 |     1|
|11    |pr_region_2_pcl_axilite_bridge_0_0 |     1|
|12    |pr_region_2_proc_sys_reset_0_0     |     1|
|13    |pr_region_2_s00_regslice_0         |     1|
|14    |pr_region_2_xbar_0                 |     1|
|15    |pr_region_2_xbar_1                 |     1|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+-----------------------+---------------------------------+------+
|      |Instance               |Module                           |Cells |
+------+-----------------------+---------------------------------+------+
|1     |top                    |                                 |  4846|
|2     |  pr_region_2_i        |pr_region_2                      |  4846|
|3     |    axi_interconnect_0 |pr_region_2_axi_interconnect_0_0 |   337|
|4     |      s00_couplers     |s00_couplers_imp_171H8LY         |   126|
|5     |    axi_interconnect_1 |pr_region_2_axi_interconnect_1_0 |  3340|
|6     |      m00_couplers     |m00_couplers_imp_1MFGHXK         |   478|
|7     |      s00_couplers     |s00_couplers_imp_HD3YL4          |  1122|
|8     |      s01_couplers     |s01_couplers_imp_18R8Q4M         |  1122|
+------+-----------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.441 ; gain = 856.844 ; free physical = 60377 ; free virtual = 63057
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2282.441 ; gain = 290.586 ; free physical = 60399 ; free virtual = 63080
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.449 ; gain = 856.844 ; free physical = 60401 ; free virtual = 63082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_conv_layer_0_0/pr_region_2_conv_layer_0_0.dcp' for cell 'pr_region_2_i/conv_layer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_fc_layer_0_0/pr_region_2_fc_layer_0_0.dcp' for cell 'pr_region_2_i/fc_layer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_pcl_axifull_bridge_0_0/pr_region_2_pcl_axifull_bridge_0_0.dcp' for cell 'pr_region_2_i/pcl_axifull_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_pcl_axilite_bridge_0_0/pr_region_2_pcl_axilite_bridge_0_0.dcp' for cell 'pr_region_2_i/pcl_axilite_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_proc_sys_reset_0_0/pr_region_2_proc_sys_reset_0_0.dcp' for cell 'pr_region_2_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_xbar_0/pr_region_2_xbar_0.dcp' for cell 'pr_region_2_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_s00_regslice_0/pr_region_2_s00_regslice_0.dcp' for cell 'pr_region_2_i/axi_interconnect_0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_xbar_1/pr_region_2_xbar_1.dcp' for cell 'pr_region_2_i/axi_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_m00_regslice_0/pr_region_2_m00_regslice_0.dcp' for cell 'pr_region_2_i/axi_interconnect_1/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_0/pr_region_2_auto_rs_0.dcp' for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_w_0/pr_region_2_auto_rs_w_0.dcp' for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_rs_w'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_0/pr_region_2_auto_us_0.dcp' for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_1/pr_region_2_auto_rs_1.dcp' for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_rs_w_1/pr_region_2_auto_rs_w_1.dcp' for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_rs_w'
INFO: [Project 1-454] Reading design checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_1/pr_region_2_auto_us_1.dcp' for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_us'
INFO: [Netlist 29-17] Analyzing 507 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_proc_sys_reset_0_0/pr_region_2_proc_sys_reset_0_0_board.xdc] for cell 'pr_region_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_proc_sys_reset_0_0/pr_region_2_proc_sys_reset_0_0_board.xdc] for cell 'pr_region_2_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_proc_sys_reset_0_0/pr_region_2_proc_sys_reset_0_0.xdc] for cell 'pr_region_2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_proc_sys_reset_0_0/pr_region_2_proc_sys_reset_0_0.xdc] for cell 'pr_region_2_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_1/pr_region_2_auto_us_1_clocks.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_1/pr_region_2_auto_us_1_clocks.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s01_couplers/auto_us/inst'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_0/pr_region_2_auto_us_0_clocks.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj/pr_region.srcs/sources_1/bd/pr_region_2/ip/pr_region_2_auto_us_0/pr_region_2_auto_us_0_clocks.xdc] for cell 'pr_region_2_i/axi_interconnect_1/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 42 instances

77 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2424.012 ; gain = 1006.426 ; free physical = 60303 ; free virtual = 62984
## write_checkpoint -force 8v3_shell/$projName.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2655.031 ; gain = 231.020 ; free physical = 60204 ; free virtual = 62889
## source 8v3_shell/gen_pr2.tcl
### set static_dcp [lindex $argv 0]
### open_checkpoint 8v3_shell/${static_dcp}
Command: open_checkpoint 8v3_shell/static_routed_v3.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2656.031 ; gain = 1.000 ; free physical = 60203 ; free virtual = 62889
INFO: [Netlist 29-17] Analyzing 2686 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [/home/savi/tarafdar/default/ECE1373_assignment2/.Xil/Vivado-4066-agent-8/4066/out/static_region_ddr4_0_0_phy.0/dcp/static_region_ddr4_0_0_phy_65030.edf:419094]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [/home/savi/tarafdar/default/ECE1373_assignment2/.Xil/Vivado-4066-agent-8/4066/out/static_region_ddr4_0_0_phy.0/dcp/static_region_ddr4_0_0_phy_65030.edf:419095]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp124/static_region_wrapper_board.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp124/static_region_wrapper_board.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp124/static_region_wrapper_early.xdc]
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp124/static_region_wrapper_early.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp124/static_region_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/savi/tarafdar/default/ECE1373_assignment2/.Xil/Vivado-4066-agent-8/dbg_hub_CV.0/out/xsdbm.xdc:11]
INFO: [Timing 38-2] Deriving generated clocks [/home/savi/tarafdar/default/ECE1373_assignment2/.Xil/Vivado-4066-agent-8/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3692.684 ; gain = 312.285 ; free physical = 59052 ; free virtual = 61982
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp124/static_region_wrapper.xdc]
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp124/static_region_wrapper_late.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERVIVED_RANGE which may be different then the GRID_RANGE.
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp124/static_region_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3892.027 ; gain = 94.094 ; free physical = 58855 ; free virtual = 61785
Restored from archive | CPU: 13.060000 secs | Memory: 154.797783 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3892.027 ; gain = 94.094 ; free physical = 58846 ; free virtual = 61775
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2017.2/data/ip'.
INFO: [Project 1-486] Could not resolve non-primitive black box cell 'pr_region_imp_1SZ67EF_bb' instantiated as 'static_region_i/pr_region' [/home/savi/tarafdar/default/ECE1373_assignment2/8v3_shell/mig_shell_ila_proj/mig_shell.srcs/sources_1/bd/static_region/hdl/static_region.v:2442]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1706 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 496 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_M_DATA, DSP_MULTIPLIER, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (INBUF, IBUFCTRL): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, OBUFT, OBUFT, INV): 8 instances
  IOBUFE3 => IOBUFE3 (INBUF, OBUFT_DCIEN, IBUFCTRL): 72 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUF, OBUF, INV): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 70 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 204 instances
  RAM32M16 => RAM32M16 (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 757 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 40 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:01:28 ; elapsed = 00:01:13 . Memory (MB): peak = 3987.199 ; gain = 1332.168 ; free physical = 59047 ; free virtual = 61732
### read_checkpoint -cell static_region_i/pr_region 8v3_shell/$projName.dcp
Command: read_checkpoint -cell static_region_i/pr_region 8v3_shell/pr_region_test_proj.dcp
WARNING: [filemgmt 56-12] File '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp130/pr_region_2_wrapper.edf' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Netlist 29-17] Analyzing 507 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp130/pr_region_2_wrapper_board.xdc] for cell 'static_region_i/pr_region'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp130/pr_region_2_wrapper_board.xdc] for cell 'static_region_i/pr_region'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp130/pr_region_2_wrapper_early.xdc] for cell 'static_region_i/pr_region'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp130/pr_region_2_wrapper_early.xdc] for cell 'static_region_i/pr_region'
Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp130/pr_region_2_wrapper_late.xdc] for cell 'static_region_i/pr_region'
Finished Parsing XDC File [/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/.Xil/Vivado-25767-ece1373-2021-1/dcp130/pr_region_2_wrapper_late.xdc] for cell 'static_region_i/pr_region'
read_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 3987.199 ; gain = 0.000 ; free physical = 59148 ; free virtual = 61835
### opt_design -directive Explore
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -378 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1223] The version limit for your license is '2019.12' and will expire in -438 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4051.230 ; gain = 64.027 ; free physical = 59143 ; free virtual = 61830

Starting Logic Optimization Task
INFO: [Mig 66-82] Memory netlist is in sync with memory I/O ports assignments.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 30 inverter(s) to 4120 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dacc187e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 4195.215 ; gain = 143.984 ; free physical = 59018 ; free virtual = 61706
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 740 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 9 load pin(s).
Phase 2 Constant propagation | Checksum: 130970f02

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 4195.215 ; gain = 143.984 ; free physical = 58992 ; free virtual = 61680
INFO: [Opt 31-389] Phase Constant propagation created 273 cells and removed 812 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10ce8664d

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 4195.215 ; gain = 143.984 ; free physical = 58997 ; free virtual = 61684
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 208 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10ce8664d

Time (s): cpu = 00:01:18 ; elapsed = 00:00:55 . Memory (MB): peak = 4195.215 ; gain = 143.984 ; free physical = 58999 ; free virtual = 61686
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10ce8664d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 4195.215 ; gain = 143.984 ; free physical = 58999 ; free virtual = 61686
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4195.215 ; gain = 0.000 ; free physical = 58998 ; free virtual = 61685
Ending Logic Optimization Task | Checksum: 1ade1ddda

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 4195.215 ; gain = 143.984 ; free physical = 58999 ; free virtual = 61687
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:30 . Memory (MB): peak = 4195.215 ; gain = 208.016 ; free physical = 58999 ; free virtual = 61687
### place_design -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -378 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4322.902 ; gain = 0.000 ; free physical = 58876 ; free virtual = 61563
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b9a5262c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4322.902 ; gain = 0.000 ; free physical = 58874 ; free virtual = 61561
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: static_region_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4358.898 ; gain = 0.000 ; free physical = 58868 ; free virtual = 61555

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ca1e38ae

Time (s): cpu = 00:02:49 ; elapsed = 00:02:13 . Memory (MB): peak = 5068.340 ; gain = 745.438 ; free physical = 58228 ; free virtual = 60915

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: aac7fea9

Time (s): cpu = 00:04:39 ; elapsed = 00:03:07 . Memory (MB): peak = 5525.477 ; gain = 1202.574 ; free physical = 57875 ; free virtual = 60563

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: aac7fea9

Time (s): cpu = 00:04:41 ; elapsed = 00:03:08 . Memory (MB): peak = 5525.477 ; gain = 1202.574 ; free physical = 57873 ; free virtual = 60560
Phase 1 Placer Initialization | Checksum: aac7fea9

Time (s): cpu = 00:04:43 ; elapsed = 00:03:10 . Memory (MB): peak = 5525.477 ; gain = 1202.574 ; free physical = 57860 ; free virtual = 60547

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f1c34ddf

Time (s): cpu = 00:09:07 ; elapsed = 00:05:38 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57750 ; free virtual = 60438

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f1c34ddf

Time (s): cpu = 00:09:09 ; elapsed = 00:05:41 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57748 ; free virtual = 60436

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1abf3b642

Time (s): cpu = 00:09:17 ; elapsed = 00:05:46 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57745 ; free virtual = 60432

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14df64203

Time (s): cpu = 00:09:20 ; elapsed = 00:05:49 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57743 ; free virtual = 60431

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14df64203

Time (s): cpu = 00:09:21 ; elapsed = 00:05:50 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57744 ; free virtual = 60431

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1849cc3f2

Time (s): cpu = 00:09:34 ; elapsed = 00:06:02 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57743 ; free virtual = 60430

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 1849cc3f2

Time (s): cpu = 00:09:36 ; elapsed = 00:06:03 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57730 ; free virtual = 60417

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1e26ac230

Time (s): cpu = 00:09:39 ; elapsed = 00:06:06 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57742 ; free virtual = 60430

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 15b294ba1

Time (s): cpu = 00:10:00 ; elapsed = 00:06:21 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57693 ; free virtual = 60380

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 1012570e8

Time (s): cpu = 00:10:02 ; elapsed = 00:06:24 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57718 ; free virtual = 60406

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 1012570e8

Time (s): cpu = 00:10:04 ; elapsed = 00:06:25 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57721 ; free virtual = 60409

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 1012570e8

Time (s): cpu = 00:10:37 ; elapsed = 00:06:41 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57713 ; free virtual = 60401
Phase 3 Detail Placement | Checksum: 1012570e8

Time (s): cpu = 00:10:39 ; elapsed = 00:06:42 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57714 ; free virtual = 60402

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15f4ae0fe

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-40] Processed net static_region_i/pr_region/pr_region_2_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 2008 loads.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 1 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 165b440ea

Time (s): cpu = 00:12:38 ; elapsed = 00:07:24 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57844 ; free virtual = 60531
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.021. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a9fc5dc7

Time (s): cpu = 00:13:52 ; elapsed = 00:08:28 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57818 ; free virtual = 60506
Phase 4.1 Post Commit Optimization | Checksum: 1a9fc5dc7

Time (s): cpu = 00:13:54 ; elapsed = 00:08:29 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57831 ; free virtual = 60519

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a9fc5dc7

Time (s): cpu = 00:13:57 ; elapsed = 00:08:32 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57849 ; free virtual = 60537

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22b68420e

Time (s): cpu = 00:14:22 ; elapsed = 00:08:55 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57858 ; free virtual = 60545

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 26415ba7d

Time (s): cpu = 00:14:27 ; elapsed = 00:08:59 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57862 ; free virtual = 60550
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26415ba7d

Time (s): cpu = 00:14:32 ; elapsed = 00:09:04 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 57853 ; free virtual = 60540
Ending Placer Task | Checksum: 1f30b304c

Time (s): cpu = 00:14:32 ; elapsed = 00:09:05 . Memory (MB): peak = 5613.520 ; gain = 1290.617 ; free physical = 58206 ; free virtual = 60894
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:15:14 ; elapsed = 00:09:35 . Memory (MB): peak = 5613.520 ; gain = 1418.305 ; free physical = 58206 ; free virtual = 60894
### phys_opt_design -directive Explore
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -378 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58153 ; free virtual = 60841

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1fcd60ff7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58059 ; free virtual = 60746
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.079 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60738

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58037 ; free virtual = 60724

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:09 ; elapsed = 00:00:53 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:54 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:10 ; elapsed = 00:00:54 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58044 ; free virtual = 60731

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:13 ; elapsed = 00:00:57 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 16 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 16 URAM Register Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:13 ; elapsed = 00:00:57 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 17 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 17 Shift Register Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:15 ; elapsed = 00:00:59 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:15 ; elapsed = 00:00:59 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:16 ; elapsed = 00:01:00 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 22 Critical Pin Optimization | Checksum: 1fcd60ff7

Time (s): cpu = 00:01:16 ; elapsed = 00:01:00 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60737

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net static_region_i/pr_region/pr_region_2_i/proc_sys_reset_0/U0/interconnect_aresetn[0]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.079 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60738
Phase 23 Very High Fanout Optimization | Checksum: 1726869d4

Time (s): cpu = 00:01:24 ; elapsed = 00:01:05 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60738

Phase 24 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 24 Placement Based Optimization | Checksum: 1726869d4

Time (s): cpu = 00:01:24 ; elapsed = 00:01:06 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60738

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.079 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.079 | TNS=0.000 |
Phase 25 Critical Path Optimization | Checksum: 1726869d4

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60738

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 1726869d4

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58050 ; free virtual = 60738
Netlist sorting complete. Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58040 ; free virtual = 60727
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.079 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            3  |              0  |                     1  |           0  |           1  |  00:00:04  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total              |          0.000  |          0.000  |            3  |              0  |                     1  |           0  |           3  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1a8e67d92

Time (s): cpu = 00:02:11 ; elapsed = 00:01:36 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58069 ; free virtual = 60757
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:06 ; elapsed = 00:02:17 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 58188 ; free virtual = 60875
### route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -378 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d8ed853e ConstDB: 0 ShapeSum: 759dda50 RouteDB: 2f4928eb

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c2baeee0

Time (s): cpu = 00:02:05 ; elapsed = 00:01:04 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 57818 ; free virtual = 60506

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11e8d211d

Time (s): cpu = 00:02:17 ; elapsed = 00:01:16 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 57829 ; free virtual = 60516

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11e8d211d

Time (s): cpu = 00:02:18 ; elapsed = 00:01:17 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 57677 ; free virtual = 60365

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11e8d211d

Time (s): cpu = 00:02:18 ; elapsed = 00:01:18 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 57677 ; free virtual = 60365

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 195fe8d9f

Time (s): cpu = 00:02:32 ; elapsed = 00:01:28 . Memory (MB): peak = 5613.520 ; gain = 0.000 ; free physical = 57610 ; free virtual = 60297

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1f7a7b994

Time (s): cpu = 00:04:31 ; elapsed = 00:02:03 . Memory (MB): peak = 5637.699 ; gain = 24.180 ; free physical = 57515 ; free virtual = 60202
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.081  | TNS=0.000  | WHS=-0.138 | THS=-3.413 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 2305567f3

Time (s): cpu = 00:06:06 ; elapsed = 00:02:31 . Memory (MB): peak = 5637.699 ; gain = 24.180 ; free physical = 57491 ; free virtual = 60178
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.081  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 27396f3d7

Time (s): cpu = 00:06:07 ; elapsed = 00:02:31 . Memory (MB): peak = 5642.684 ; gain = 29.164 ; free physical = 57490 ; free virtual = 60177
Phase 2 Router Initialization | Checksum: 1c2d49052

Time (s): cpu = 00:06:07 ; elapsed = 00:02:32 . Memory (MB): peak = 5642.684 ; gain = 29.164 ; free physical = 57487 ; free virtual = 60175

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2f1886b32

Time (s): cpu = 00:06:26 ; elapsed = 00:02:38 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57456 ; free virtual = 60144

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1610
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.019 | WHS=-0.050 | THS=-0.595 |

Phase 4.1 Global Iteration 0 | Checksum: 28f194701

Time (s): cpu = 00:09:15 ; elapsed = 00:03:45 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57449 ; free virtual = 60137

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.014 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cdcfe787

Time (s): cpu = 00:10:15 ; elapsed = 00:04:18 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57467 ; free virtual = 60155

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.014 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 249d85503

Time (s): cpu = 00:10:32 ; elapsed = 00:04:24 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57469 ; free virtual = 60156
Phase 4 Rip-up And Reroute | Checksum: 249d85503

Time (s): cpu = 00:10:33 ; elapsed = 00:04:25 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57468 ; free virtual = 60156

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2af082988

Time (s): cpu = 00:11:21 ; elapsed = 00:04:42 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57460 ; free virtual = 60147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.014 | WHS=0.004  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 246f618a4

Time (s): cpu = 00:11:30 ; elapsed = 00:04:45 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57442 ; free virtual = 60129

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 246f618a4

Time (s): cpu = 00:11:31 ; elapsed = 00:04:46 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57456 ; free virtual = 60143
Phase 5 Delay and Skew Optimization | Checksum: 246f618a4

Time (s): cpu = 00:11:32 ; elapsed = 00:04:46 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57456 ; free virtual = 60144

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28b4060ec

Time (s): cpu = 00:12:21 ; elapsed = 00:05:04 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57458 ; free virtual = 60145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.014 | WHS=0.004  | THS=0.000  |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 31dfa3322

Time (s): cpu = 00:12:22 ; elapsed = 00:05:05 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57458 ; free virtual = 60145
Phase 6.1 Hold Fix Iter | Checksum: 31dfa3322

Time (s): cpu = 00:12:22 ; elapsed = 00:05:06 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57457 ; free virtual = 60145
Phase 6 Post Hold Fix | Checksum: 31dfa3322

Time (s): cpu = 00:12:23 ; elapsed = 00:05:06 . Memory (MB): peak = 5651.684 ; gain = 38.164 ; free physical = 57457 ; free virtual = 60145

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 26b46927f

Time (s): cpu = 00:14:16 ; elapsed = 00:05:36 . Memory (MB): peak = 5667.684 ; gain = 54.164 ; free physical = 57467 ; free virtual = 60155
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.014 | WHS=0.004  | THS=0.000  |

Phase 7 Timing Verification | Checksum: 26b46927f

Time (s): cpu = 00:14:17 ; elapsed = 00:05:37 . Memory (MB): peak = 5667.684 ; gain = 54.164 ; free physical = 57469 ; free virtual = 60156

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.455667 %
  Global Horizontal Routing Utilization  = 0.51158 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 85.5932%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X36Y193 -> INT_X36Y193
South Dir 1x1 Area, Max Cong = 80.5907%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.0769%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 78.8462%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0

Phase 8 Route finalize | Checksum: 1f04a1d67

Time (s): cpu = 00:14:56 ; elapsed = 00:06:04 . Memory (MB): peak = 5723.711 ; gain = 110.191 ; free physical = 57467 ; free virtual = 60155

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f04a1d67

Time (s): cpu = 00:14:57 ; elapsed = 00:06:04 . Memory (MB): peak = 5723.711 ; gain = 110.191 ; free physical = 57465 ; free virtual = 60153

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f04a1d67

Time (s): cpu = 00:15:19 ; elapsed = 00:06:26 . Memory (MB): peak = 5723.711 ; gain = 110.191 ; free physical = 57481 ; free virtual = 60168

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.38 . Memory (MB): peak = 5723.711 ; gain = 0.000 ; free physical = 57681 ; free virtual = 60369
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.058. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 7809f894

Time (s): cpu = 00:03:25 ; elapsed = 00:02:17 . Memory (MB): peak = 5723.711 ; gain = 0.000 ; free physical = 57730 ; free virtual = 60418
Phase 11 Incr Placement Change | Checksum: 1f04a1d67

Time (s): cpu = 00:18:50 ; elapsed = 00:08:48 . Memory (MB): peak = 5723.711 ; gain = 110.191 ; free physical = 57730 ; free virtual = 60418

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 198e9a4a7

Time (s): cpu = 00:20:22 ; elapsed = 00:09:27 . Memory (MB): peak = 5723.711 ; gain = 110.191 ; free physical = 57670 ; free virtual = 60358

Phase 13 Router Initialization

Phase 13.1 Fix Topology Constraints
Phase 13.1 Fix Topology Constraints | Checksum: 125cf04f7

Time (s): cpu = 00:20:34 ; elapsed = 00:09:39 . Memory (MB): peak = 5723.711 ; gain = 110.191 ; free physical = 57509 ; free virtual = 60196

Phase 13.2 Pre Route Cleanup
Phase 13.2 Pre Route Cleanup | Checksum: 1d27e2bba

Time (s): cpu = 00:20:35 ; elapsed = 00:09:39 . Memory (MB): peak = 5723.711 ; gain = 110.191 ; free physical = 57509 ; free virtual = 60196

Phase 13.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 13.3 Global Clock Net Routing | Checksum: 1c20e8871

Time (s): cpu = 00:20:49 ; elapsed = 00:09:51 . Memory (MB): peak = 5725.914 ; gain = 112.395 ; free physical = 57483 ; free virtual = 60171

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 21fbec0d0

Time (s): cpu = 00:22:07 ; elapsed = 00:10:21 . Memory (MB): peak = 5742.961 ; gain = 129.441 ; free physical = 57368 ; free virtual = 60056
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.081  | TNS=0.000  | WHS=-0.138 | THS=-3.179 |


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 2987c5810

Time (s): cpu = 00:23:36 ; elapsed = 00:10:47 . Memory (MB): peak = 5757.945 ; gain = 144.426 ; free physical = 57362 ; free virtual = 60050
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.081  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 1b174ebbc

Time (s): cpu = 00:23:37 ; elapsed = 00:10:47 . Memory (MB): peak = 5757.945 ; gain = 144.426 ; free physical = 57361 ; free virtual = 60048
Phase 13 Router Initialization | Checksum: 1b7b1edac

Time (s): cpu = 00:23:38 ; elapsed = 00:10:48 . Memory (MB): peak = 5757.945 ; gain = 144.426 ; free physical = 57344 ; free virtual = 60031

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1d6f29af2

Time (s): cpu = 00:23:52 ; elapsed = 00:10:54 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57324 ; free virtual = 60011

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.002 | TNS=-0.009 | WHS=0.004  | THS=0.000  |

Phase 15.1 Global Iteration 0 | Checksum: 220f2a79b

Time (s): cpu = 00:26:01 ; elapsed = 00:11:51 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57326 ; free virtual = 60013

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.036  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 19d75fdb2

Time (s): cpu = 00:26:41 ; elapsed = 00:12:08 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57324 ; free virtual = 60011
Phase 15 Rip-up And Reroute | Checksum: 19d75fdb2

Time (s): cpu = 00:26:41 ; elapsed = 00:12:08 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57336 ; free virtual = 60024

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 208b85b5f

Time (s): cpu = 00:27:34 ; elapsed = 00:12:26 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57340 ; free virtual = 60027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.002 | TNS=-0.009 | WHS=0.004  | THS=0.000  |

Phase 16.1 Delay CleanUp | Checksum: 1c3c615b3

Time (s): cpu = 00:27:44 ; elapsed = 00:12:28 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57337 ; free virtual = 60025

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1c3c615b3

Time (s): cpu = 00:27:44 ; elapsed = 00:12:29 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57335 ; free virtual = 60023
Phase 16 Delay and Skew Optimization | Checksum: 1c3c615b3

Time (s): cpu = 00:27:45 ; elapsed = 00:12:29 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57335 ; free virtual = 60023

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 250c8abf4

Time (s): cpu = 00:28:30 ; elapsed = 00:12:46 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57338 ; free virtual = 60026
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.002 | TNS=-0.009 | WHS=0.004  | THS=0.000  |


Phase 17.1.2 Lut RouteThru Assignment for hold
Phase 17.1.2 Lut RouteThru Assignment for hold | Checksum: 26dd81737

Time (s): cpu = 00:28:32 ; elapsed = 00:12:47 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57337 ; free virtual = 60024
Phase 17.1 Hold Fix Iter | Checksum: 26dd81737

Time (s): cpu = 00:28:32 ; elapsed = 00:12:48 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57337 ; free virtual = 60025
Phase 17 Post Hold Fix | Checksum: 26dd81737

Time (s): cpu = 00:28:33 ; elapsed = 00:12:48 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57337 ; free virtual = 60025

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 19cddce2d

Time (s): cpu = 00:30:21 ; elapsed = 00:13:15 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57336 ; free virtual = 60023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.002 | TNS=-0.009 | WHS=0.004  | THS=0.000  |

Phase 18 Timing Verification | Checksum: 19cddce2d

Time (s): cpu = 00:30:23 ; elapsed = 00:13:17 . Memory (MB): peak = 5771.945 ; gain = 158.426 ; free physical = 57338 ; free virtual = 60026

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.462334 %
  Global Horizontal Routing Utilization  = 0.513713 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 85.5932%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X36Y193 -> INT_X36Y193
South Dir 1x1 Area, Max Cong = 80.5907%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.0769%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 78.8462%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0

Phase 19 Route finalize | Checksum: f8f9809d

Time (s): cpu = 00:31:11 ; elapsed = 00:13:47 . Memory (MB): peak = 5827.973 ; gain = 214.453 ; free physical = 57326 ; free virtual = 60014

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: f8f9809d

Time (s): cpu = 00:31:11 ; elapsed = 00:13:47 . Memory (MB): peak = 5827.973 ; gain = 214.453 ; free physical = 57325 ; free virtual = 60012

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: f8f9809d

Time (s): cpu = 00:31:35 ; elapsed = 00:14:11 . Memory (MB): peak = 5827.973 ; gain = 214.453 ; free physical = 57333 ; free virtual = 60020

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.036  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 22 Post Router Timing | Checksum: 1597a56bd

Time (s): cpu = 00:33:17 ; elapsed = 00:14:37 . Memory (MB): peak = 5827.973 ; gain = 214.453 ; free physical = 57353 ; free virtual = 60040
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:34:12 ; elapsed = 00:15:22 . Memory (MB): peak = 5827.973 ; gain = 214.453 ; free physical = 57960 ; free virtual = 60647

Routing Is Done.
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:34:47 ; elapsed = 00:15:46 . Memory (MB): peak = 5827.973 ; gain = 214.453 ; free physical = 57960 ; free virtual = 60647
### write_checkpoint -force 8v3_shell/${projName}_routed.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 5827.973 ; gain = 0.000 ; free physical = 57648 ; free virtual = 60596
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/ECE1373_assignment2-2021_2017.2_baseline/8v3_shell/pr_region_test_proj_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:15 ; elapsed = 00:00:45 . Memory (MB): peak = 5827.973 ; gain = 0.000 ; free physical = 57871 ; free virtual = 60630
### write_bitstream -force 8v3_shell/$projName.bit 
Command: write_bitstream -force 8v3_shell/pr_region_test_proj.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu095-ffvc1517'
INFO: [Common 17-1223] The version limit for your license is '2020.02' and will expire in -378 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U10/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U10/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U11/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U11/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U12/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U12/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U14/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U14/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U15/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U15/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U16/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U16/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U4/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U4/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U5/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U5/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U6/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U6/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U7/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U7/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U8/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U8/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U9/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U9/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP output static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP output static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_mul_32s_eOg_U4/fc_layer_mul_32s_eOg_MulnS_0_U/tmp_product__0 output static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_mul_32s_eOg_U4/fc_layer_mul_32s_eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U10/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U10/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U10/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U10/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U10/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U10/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U11/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U11/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U11/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U11/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U11/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U11/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U12/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U12/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U12/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U12/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U12/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U12/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U13/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U14/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U14/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U14/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U14/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U14/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U14/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U15/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U15/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U15/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U15/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U15/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U15/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U16/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U16/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U16/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U16/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U16/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U16/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U4/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U4/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U4/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U4/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U4/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U4/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U5/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U5/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U5/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U5/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U5/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U5/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U6/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U6/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U6/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U6/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U6/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U6/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U7/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U7/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U7/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U7/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U7/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U7/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U8/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U8/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U8/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U8/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U8/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U8/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U9/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U9/conv_layer_mul_32eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U9/conv_layer_mul_32eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U9/conv_layer_mul_32eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U9/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_mul_32eOg_U9/conv_layer_mul_32eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_mul_32s_eOg_U4/fc_layer_mul_32s_eOg_MulnS_0_U/buff0_reg__0 multiplier stage static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_mul_32s_eOg_U4/fc_layer_mul_32s_eOg_MulnS_0_U/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_mul_32s_eOg_U4/fc_layer_mul_32s_eOg_MulnS_0_U/tmp_product multiplier stage static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_mul_32s_eOg_U4/fc_layer_mul_32s_eOg_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_mul_32s_eOg_U4/fc_layer_mul_32s_eOg_MulnS_0_U/tmp_product__0 multiplier stage static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_mul_32s_eOg_U4/fc_layer_mul_32s_eOg_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-7] DSP48E2_PregDynOpmodeZmuxP:: The DSP48E2 cell static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC RTSTAT-10] No routable loads: 141 net(s) have no routable loads. The problem bus(es) and/or net(s) are static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], static_region_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i... and (the first 15 of 132 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fadd_3bkb_U1/conv_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fadd_32nbkb_U1/fc_layer_ap_fadd_7_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/pr_region/pr_region_2_i/conv_layer_0/inst/conv_layer_fmul_3cud_U2/conv_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: static_region_i/pr_region/pr_region_2_i/fc_layer_0/inst/fc_layer_fmul_32ncud_U2/fc_layer_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 89 Warnings, 10 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_pr_region" Reconfigurable Module "static_region_i/pr_region"
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 158558112 bits.
Writing bitstream 8v3_shell/pr_region_test_proj.bit...
Process Partition "pblock_pr_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Partial bitstream contains 36427488 bits.
Writing bitstream 8v3_shell/pr_region_test_proj_pblock_pr_region_partial.bit...
Creating bitstream...
Partial bitstream contains 2712928 bits.
Writing bitstream 8v3_shell/pr_region_test_proj_pblock_pr_region_partial_clear.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
20 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:07:43 ; elapsed = 00:04:02 . Memory (MB): peak = 6008.367 ; gain = 180.395 ; free physical = 57738 ; free virtual = 60519
### report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file 8v3_shell/$projName.timing
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:01:41 ; elapsed = 00:00:25 . Memory (MB): peak = 6008.367 ; gain = 0.000 ; free physical = 57706 ; free virtual = 60493
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 13 01:15:34 2021...
