Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx9-ftg256-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -detail
-ir off -pr off -lc off -power off -o system_map.ncd system.ngd system.pcf 
Target Device  : xc6slx9
Target Package : ftg256
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Feb 24 10:54:12 2015

Interim Summary
---------------
Slice Logic Utilization:
  Number of Slice Registers:                 2,630 out of  11,440   22%
    Number used as Flip Flops:               2,630
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      6,077 out of   5,720  106% (OVERMAPPED)
    Number used as logic:                    6,069 out of   5,720  106% (OVERMAPPED)
      Number using O6 output only:           5,310
      Number using O5 output only:             103
      Number using O5 and O6:                  656
      Number used as ROM:                        0
    Number used as Memory:                       2 out of   1,440    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             2
        Number using O6 output only:             2
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:      6
      Number with same-slice register load:      0
      Number with same-slice carry load:         6
      Number with other load:                    0

Slice Logic Distribution:
  Number of MUXCYs used:                       456 out of   2,860   15%
  Number of LUT Flip Flop pairs used:        6,840
    Number with an unused Flip Flop:         4,311 out of   6,840   63%
    Number with an unused LUT:                 763 out of   6,840   11%
    Number of fully used LUT-FF pairs:       1,766 out of   6,840   25%
    Number of unique control sets:             119
    Number of slice register sites lost
      to control set restrictions:             168 out of  11,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        16 out of     186    8%
    Number of LOCed IOBs:                       15 out of      16   93%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of      32   25%
  Number of RAMB8BWERs:                         16 out of      64   25%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Design Summary
--------------
Number of errors   :   2
Number of warnings :   0

Section 1 - Errors
------------------
ERROR:Place:375 - The design does not fit in device.
    Total LUT Utilization      : 12154 out of 11440
    LUTs used as Logic         : 12150
    LUTs used as Memory        : 4
    FF Utilization             : 2630 out of 11440


ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network i_uart0_rts has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal brd_clk are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 16 IOs, 15 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away
 116 Block(s) redundant

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		Mcount_reset_dly_cnt_cy<1>_rt
LUT1 		Mcount_reset_dly_cnt_cy<2>_rt
LUT1 		Mcount_reset_dly_cnt_cy<3>_rt
LUT1 		Mcount_reset_dly_cnt_cy<4>_rt
LUT1 		Mcount_reset_dly_cnt_cy<5>_rt
LUT1 		Mcount_reset_dly_cnt_cy<6>_rt
LUT1 		u_amber/u_fetch/u_cache/Mcount_init_count_cy<7>_rt
LUT1 		u_amber/u_fetch/u_cache/Mcount_init_count_cy<6>_rt
LUT1 		u_amber/u_fetch/u_cache/Mcount_init_count_cy<5>_rt
LUT1 		u_amber/u_fetch/u_cache/Mcount_init_count_cy<4>_rt
LUT1 		u_amber/u_fetch/u_cache/Mcount_init_count_cy<3>_rt
LUT1 		u_amber/u_fetch/u_cache/Mcount_init_count_cy<2>_rt
LUT1 		u_amber/u_fetch/u_cache/Mcount_init_count_cy<1>_rt
LUT1 		u_amber/u_execute/Msub_pc_minus4_Madd_cy<2>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<25>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<24>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<23>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<22>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<21>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<20>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<19>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<18>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<17>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<16>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<15>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<14>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<13>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<12>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<11>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<10>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<9>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<8>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<7>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<6>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<5>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<4>_rt
LUT1 		u_amber/u_execute/Madd_rn_plus4_cy<3>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<25>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<24>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<23>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<22>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<21>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<20>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<19>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<18>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<17>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<16>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<15>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<14>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<13>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<12>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<11>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<10>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<9>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<8>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<7>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<6>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<5>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<4>_rt
LUT1 		u_amber/u_execute/Madd_pc_plus4_cy<3>_rt
LUT1 		u_amber/u_execute/u_multiply/Madd_multiplier_bar_cy<31>_rt
LUT1 		u_amber/u_execute/u_multiply/Madd_multiplier_bar_cy<30>_rt
LUT1 		u_amber/u_execute/u_multiply/Madd_multiplier_bar_cy<29>_rt
LUT1 		u_amber/u_execute/u_multiply/Madd_multiplier_bar_cy<28>_rt
LUT1 		u_amber/u_execute/u_multiply/Madd_multiplier_bar_cy<27>_rt
LUT1 		u_amber/u_execute/u_multiply/Madd_multiplier_bar_cy<26>_rt
LUT1 		u_amber/u_execute/u_multiply/Madd_multiplier_bar_cy<1>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<20>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<19>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<18>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<17>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<16>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<15>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<14>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<13>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<12>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<11>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<10>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<9>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<8>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<7>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<6>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<5>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<4>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<3>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<2>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_cy<1>_rt
LUT1 		u_uart0/Mcount_rx_bit_pulse_count_cy<8>_rt
LUT1 		u_uart0/Mcount_rx_bit_pulse_count_cy<7>_rt
LUT1 		u_uart0/Mcount_rx_bit_pulse_count_cy<6>_rt
LUT1 		u_uart0/Mcount_rx_bit_pulse_count_cy<5>_rt
LUT1 		u_uart0/Mcount_rx_bit_pulse_count_cy<4>_rt
LUT1 		u_uart0/Mcount_rx_bit_pulse_count_cy<3>_rt
LUT1 		u_uart0/Mcount_rx_bit_pulse_count_cy<2>_rt
LUT1 		u_uart0/Mcount_rx_bit_pulse_count_cy<1>_rt
LUT1 		u_uart0/Mcount_tx_bit_pulse_count_cy<8>_rt
LUT1 		u_uart0/Mcount_tx_bit_pulse_count_cy<7>_rt
LUT1 		u_uart0/Mcount_tx_bit_pulse_count_cy<6>_rt
LUT1 		u_uart0/Mcount_tx_bit_pulse_count_cy<5>_rt
LUT1 		u_uart0/Mcount_tx_bit_pulse_count_cy<4>_rt
LUT1 		u_uart0/Mcount_tx_bit_pulse_count_cy<3>_rt
LUT1 		u_uart0/Mcount_tx_bit_pulse_count_cy<2>_rt
LUT1 		u_uart0/Mcount_tx_bit_pulse_count_cy<1>_rt
LUT1 		Mcount_reset_dly_cnt_xor<7>_rt
LUT1 		u_amber/u_fetch/u_cache/Mcount_init_count_xor<8>_rt
LUT1 		u_uart0/Mcount_rx_int_timer_xor<21>_rt
LUT1 		u_uart0/Mcount_rx_bit_pulse_count_xor<9>_rt
LUT1 		u_uart0/Mcount_tx_bit_pulse_count_xor<9>_rt
INV 		u_amber/u_execute/u_register_bank/o_rn<0>_inv1_INV_0
INV 		u_amber/u_execute/u_register_bank/o_rn<1>_inv1_INV_0
INV 		u_amber/u_execute/u_register_bank/o_rn<26>_inv1_INV_0
INV 		u_amber/u_execute/u_register_bank/o_rn<27>_inv1_INV_0
INV 		u_amber/u_execute/u_register_bank/o_rn<28>_inv1_INV_0
INV 		u_amber/u_execute/u_register_bank/o_rn<29>_inv1_INV_0
INV 		u_amber/u_execute/u_register_bank/o_rn<30>_inv1_INV_0
INV 		u_amber/u_execute/u_register_bank/o_rn<31>_inv1_INV_0

Section 12 - Configuration String Details
-----------------------------------------

Section 13 - Control Set Information
------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal  | Reset Signal                              | Set Signal | Enable Signal                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| brd_clk_BUFGP |                                           |            |                                                                | 152              | 155            |
| brd_clk_BUFGP |                                           |            | GLOBAL_LOGIC1                                                  | 1                | 2              |
| brd_clk_BUFGP |                                           |            | u_amber/u_coprocessor/_n0114_inv111_1_cepot                    | 34               | 35             |
| brd_clk_BUFGP |                                           |            | u_amber/u_coprocessor/_n0114_inv111_cepot                      | 63               | 64             |
| brd_clk_BUFGP |                                           |            | u_amber/u_coprocessor/i_fetch_stall_inv                        | 199              | 207            |
| brd_clk_BUFGP |                                           |            | u_amber/u_decode/_n2221_inv_cepot                              | 21               | 33             |
| brd_clk_BUFGP |                                           |            | u_amber/u_decode/_n2244_inv1_cepot                             | 18               | 33             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/base_address_update1_cepot                   | 16               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/copro_write_data_update                      | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/copro_write_data_update1_cepot               | 21               | 24             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/exclusive_update1_cepot                      | 68               | 69             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/status_bits_flags_update                     | 4                | 4              |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0375_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0378_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0381_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0384_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0387_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0390_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0393_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0396_inv1_cepot            | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0399_inv1_cepot            | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0402_inv1_cepot            | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0405_inv1_cepot            | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0408_inv1_cepot            | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0411_inv1_cepot            | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0414_inv1_cepot            | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0417_inv1_cepot            | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0420_inv1_cepot            | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0423_inv1_cepot            | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0426_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0429_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0432_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0435_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0438_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0441_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0444_inv1_cepot            | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0447_inv1_cepot            | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0450_inv1_cepot            | 12               | 24             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/u_register_bank/_n0453_inv1_cepot            | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/write_data_update                            | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_amber/u_execute/write_data_update1_cepot                     | 25               | 28             |
| brd_clk_BUFGP |                                           |            | u_amber/u_fetch/cache_wb_req                                   | 30               | 30             |
| brd_clk_BUFGP |                                           |            | u_amber/u_fetch/u_cache/_n0625_inv_cepot                       | 2                | 4              |
| brd_clk_BUFGP |                                           |            | u_amber/u_fetch/u_cache/_n0634_inv                             | 64               | 64             |
| brd_clk_BUFGP |                                           |            | u_amber/u_fetch/u_cache/ex_read_hit                            | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_amber/u_fetch/u_cache/i_wb_stall_inv                         | 128              | 128            |
| brd_clk_BUFGP |                                           |            | u_amber/u_fetch/u_cache/n0313                                  | 4                | 4              |
| brd_clk_BUFGP |                                           |            | u_amber/u_fetch/u_wishbone/_n0560_inv                          | 30               | 40             |
| brd_clk_BUFGP |                                           |            | u_amber/u_fetch/u_wishbone/_n0714_inv                          | 4                | 4              |
| brd_clk_BUFGP |                                           |            | u_amber/u_fetch/u_wishbone/start_access                        | 32               | 32             |
| brd_clk_BUFGP |                                           |            | u_amber/u_fetch/u_wishbone/wb_wait_core_write_request_AND_83_o | 34               | 34             |
| brd_clk_BUFGP |                                           |            | u_interrupt_controller/wb_start_read                           | 31               | 32             |
| brd_clk_BUFGP |                                           |            | u_interrupt_controller/wb_start_write                          | 130              | 130            |
| brd_clk_BUFGP |                                           |            | u_timer_module/_n0273_inv                                      | 4                | 4              |
| brd_clk_BUFGP |                                           |            | u_timer_module/_n0277_inv                                      | 4                | 4              |
| brd_clk_BUFGP |                                           |            | u_timer_module/_n0281_inv                                      | 4                | 4              |
| brd_clk_BUFGP |                                           |            | u_timer_module/wb_start_read                                   | 16               | 17             |
| brd_clk_BUFGP |                                           |            | u_timer_module/wb_start_write_i_wb_adr[15]_AND_406_o           | 16               | 16             |
| brd_clk_BUFGP |                                           |            | u_timer_module/wb_start_write_i_wb_adr[15]_AND_431_o           | 16               | 16             |
| brd_clk_BUFGP |                                           |            | u_timer_module/wb_start_write_i_wb_adr[15]_AND_432_o           | 16               | 16             |
| brd_clk_BUFGP |                                           |            | u_uart0/_n1665_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n1735_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n1791_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n1847_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n1903_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n1959_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2015_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2071_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2127_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2183_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2239_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2295_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2351_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2407_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2463_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2519_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2576_inv                                             | 3                | 5              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2582_inv                                             | 4                | 5              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2582_inv3                                            | 4                | 5              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2588_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2637_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2693_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2749_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2805_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2861_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2917_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n2973_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3029_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3085_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3141_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3197_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3253_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3309_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3365_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3421_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3736_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3740_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3744_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3748_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/_n3752_inv                                             | 8                | 8              |
| brd_clk_BUFGP |                                           |            | u_uart0/wb_start_read                                          | 7                | 9              |
| brd_clk_BUFGP | _n0055                                    |            | reset_dly_cnt[7]_PWR_1_o_LessThan_6_o                          | 2                | 8              |
| brd_clk_BUFGP | u_amber/cache_flush                       |            |                                                                | 3                | 3              |
| brd_clk_BUFGP | u_amber/cache_flush                       |            | u_amber/u_fetch/u_cache/_n0644_inv                             | 3                | 9              |
| brd_clk_BUFGP | u_amber/cache_flush                       |            | u_amber/u_fetch/u_cache/_n0686_inv                             | 3                | 3              |
| brd_clk_BUFGP | u_amber/u_decode/_n1972                   |            | u_amber/u_coprocessor/i_fetch_stall_inv                        | 2                | 2              |
| brd_clk_BUFGP | u_amber/u_decode/_n1986                   |            | u_amber/u_coprocessor/i_fetch_stall_inv                        | 2                | 2              |
| brd_clk_BUFGP | u_amber/u_decode/control_state__n20181    |            | u_amber/u_coprocessor/i_fetch_stall_inv                        | 3                | 3              |
| brd_clk_BUFGP | u_amber/u_execute/u_multiply/_n0159       |            | u_amber/u_execute/exclusive_update1_cepot                      | 4                | 6              |
| brd_clk_BUFGP | u_amber/u_fetch/u_cache/ex_read_hit_clear |            | u_amber/u_fetch/u_cache/_n0647_inv                             | 4                | 4              |
| brd_clk_BUFGP | u_timer_module/_n0255                     |            | u_timer_module/_n0300_inv                                      | 24               | 24             |
| brd_clk_BUFGP | u_timer_module/_n0262                     |            | u_timer_module/_n0314_inv                                      | 24               | 24             |
| brd_clk_BUFGP | u_timer_module/_n0269                     |            | u_timer_module/_n0328_inv                                      | 24               | 24             |
| brd_clk_BUFGP | u_uart0/GND_22_o_GND_22_o_equal_97_o      |            |                                                                | 3                | 10             |
| brd_clk_BUFGP | u_uart0/Reset_OR_DriverANDClockEnable     |            | u_uart0/_n3755_inv                                             | 6                | 22             |
| brd_clk_BUFGP | u_uart0/restart_rx_bit_count              |            |                                                                | 3                | 10             |
| brd_clk_BUFGP | u_uart0/uart_lcrh_reg<4>_inv1             |            | u_uart0/_n3760_inv                                             | 4                | 5              |
| brd_clk_BUFGP | u_uart0/uart_lcrh_reg<4>_inv1             |            | u_uart0/tx_fifo_pop_not_empty                                  | 3                | 4              |
| brd_clk_BUFGP | u_uart0/uart_lcrh_reg<4>_inv1             |            | u_uart0/tx_fifo_push_not_full                                  | 3                | 4              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
