library ieee;
use ieee.std_logic_1164.all;

entity mux_select_input is
	port(
			in0  			: in std_logic;
			in1			: in std_logic;
			enable      : out std_logic
		 );
end mux_select_input;

architecture arq1 of mux_select_input is
begin
	--arquitetura
end arq1;