
LAB3_New.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c0c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002d18  08002d18  00012d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d3c  08002d3c  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  08002d3c  08002d3c  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d3c  08002d3c  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d3c  08002d3c  00012d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d40  08002d40  00012d40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  08002d44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  2000003c  08002d80  0002003c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08002d80  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000095c2  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b99  00000000  00000000  00029627  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  0002b1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000988  00000000  00000000  0002bc60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017053  00000000  00000000  0002c5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c132  00000000  00000000  0004363b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825b7  00000000  00000000  0004f76d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1d24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002954  00000000  00000000  000d1d78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000003c 	.word	0x2000003c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d00 	.word	0x08002d00

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000040 	.word	0x20000040
 8000148:	08002d00 	.word	0x08002d00

0800014c <isButtonPressed>:
int KeyReg0[NUM_BUTTON] = {NORMAL_STATE};
int KeyReg1[NUM_BUTTON] = {NORMAL_STATE};
int KeyReg2[NUM_BUTTON] = {NORMAL_STATE};
int KeyReg3[NUM_BUTTON] = {NORMAL_STATE};

int isButtonPressed(int num){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag[num] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[num] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000058 	.word	0x20000058

08000180 <subPressKey>:

void subPressKey(int num){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	button_flag[num]=1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subPressKey+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000058 	.word	0x20000058

080001a0 <getKeyInput>:

void getKeyInput(){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for(int i=0; i<NUM_BUTTON;i++){
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e087      	b.n	80002bc <getKeyInput+0x11c>

		KeyReg0[i] = KeyReg1[i];
 80001ac:	4a48      	ldr	r2, [pc, #288]	; (80002d0 <getKeyInput+0x130>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4947      	ldr	r1, [pc, #284]	; (80002d4 <getKeyInput+0x134>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 80001bc:	4a46      	ldr	r2, [pc, #280]	; (80002d8 <getKeyInput+0x138>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	4942      	ldr	r1, [pc, #264]	; (80002d0 <getKeyInput+0x130>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		if(i==0) KeyReg2[i] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d10b      	bne.n	80001ea <getKeyInput+0x4a>
 80001d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001d6:	4841      	ldr	r0, [pc, #260]	; (80002dc <getKeyInput+0x13c>)
 80001d8:	f001 fd66 	bl	8001ca8 <HAL_GPIO_ReadPin>
 80001dc:	4603      	mov	r3, r0
 80001de:	4619      	mov	r1, r3
 80001e0:	4a3d      	ldr	r2, [pc, #244]	; (80002d8 <getKeyInput+0x138>)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80001e8:	e01c      	b.n	8000224 <getKeyInput+0x84>
		else if (i==1) KeyReg2[i] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	2b01      	cmp	r3, #1
 80001ee:	d10b      	bne.n	8000208 <getKeyInput+0x68>
 80001f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80001f4:	4839      	ldr	r0, [pc, #228]	; (80002dc <getKeyInput+0x13c>)
 80001f6:	f001 fd57 	bl	8001ca8 <HAL_GPIO_ReadPin>
 80001fa:	4603      	mov	r3, r0
 80001fc:	4619      	mov	r1, r3
 80001fe:	4a36      	ldr	r2, [pc, #216]	; (80002d8 <getKeyInput+0x138>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000206:	e00d      	b.n	8000224 <getKeyInput+0x84>
		else if (i==2) KeyReg2[i] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	2b02      	cmp	r3, #2
 800020c:	d10a      	bne.n	8000224 <getKeyInput+0x84>
 800020e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000212:	4832      	ldr	r0, [pc, #200]	; (80002dc <getKeyInput+0x13c>)
 8000214:	f001 fd48 	bl	8001ca8 <HAL_GPIO_ReadPin>
 8000218:	4603      	mov	r3, r0
 800021a:	4619      	mov	r1, r3
 800021c:	4a2e      	ldr	r2, [pc, #184]	; (80002d8 <getKeyInput+0x138>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		if(KeyReg0[i] == KeyReg1[i] && KeyReg1[i] == KeyReg2[i]){
 8000224:	4a2b      	ldr	r2, [pc, #172]	; (80002d4 <getKeyInput+0x134>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800022c:	4928      	ldr	r1, [pc, #160]	; (80002d0 <getKeyInput+0x130>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000234:	429a      	cmp	r2, r3
 8000236:	d13e      	bne.n	80002b6 <getKeyInput+0x116>
 8000238:	4a25      	ldr	r2, [pc, #148]	; (80002d0 <getKeyInput+0x130>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000240:	4925      	ldr	r1, [pc, #148]	; (80002d8 <getKeyInput+0x138>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000248:	429a      	cmp	r2, r3
 800024a:	d134      	bne.n	80002b6 <getKeyInput+0x116>
			if(KeyReg3[i] != KeyReg2[i]){
 800024c:	4a24      	ldr	r2, [pc, #144]	; (80002e0 <getKeyInput+0x140>)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000254:	4920      	ldr	r1, [pc, #128]	; (80002d8 <getKeyInput+0x138>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800025c:	429a      	cmp	r2, r3
 800025e:	d02a      	beq.n	80002b6 <getKeyInput+0x116>
				KeyReg3[i] = KeyReg2[i];
 8000260:	4a1d      	ldr	r2, [pc, #116]	; (80002d8 <getKeyInput+0x138>)
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000268:	491d      	ldr	r1, [pc, #116]	; (80002e0 <getKeyInput+0x140>)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(KeyReg2[i] == PRESS_STATE ){
 8000270:	4a19      	ldr	r2, [pc, #100]	; (80002d8 <getKeyInput+0x138>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000278:	2b00      	cmp	r3, #0
 800027a:	d108      	bne.n	800028e <getKeyInput+0xee>
					time_for_press[i] = TIME_FOR_PRESS_KEY;
 800027c:	4a19      	ldr	r2, [pc, #100]	; (80002e4 <getKeyInput+0x144>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	21c8      	movs	r1, #200	; 0xc8
 8000282:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					subPressKey(i);
 8000286:	6878      	ldr	r0, [r7, #4]
 8000288:	f7ff ff7a 	bl	8000180 <subPressKey>
 800028c:	e013      	b.n	80002b6 <getKeyInput+0x116>
				}
				else{
					time_for_press[i]--;
 800028e:	4a15      	ldr	r2, [pc, #84]	; (80002e4 <getKeyInput+0x144>)
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000296:	1e5a      	subs	r2, r3, #1
 8000298:	4912      	ldr	r1, [pc, #72]	; (80002e4 <getKeyInput+0x144>)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if(time_for_press[i]==0){
 80002a0:	4a10      	ldr	r2, [pc, #64]	; (80002e4 <getKeyInput+0x144>)
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d104      	bne.n	80002b6 <getKeyInput+0x116>
						KeyReg3[i] = NORMAL_STATE;
 80002ac:	4a0c      	ldr	r2, [pc, #48]	; (80002e0 <getKeyInput+0x140>)
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	2101      	movs	r1, #1
 80002b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0; i<NUM_BUTTON;i++){
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	3301      	adds	r3, #1
 80002ba:	607b      	str	r3, [r7, #4]
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	2b02      	cmp	r3, #2
 80002c0:	f77f af74 	ble.w	80001ac <getKeyInput+0xc>
					}
				}
			}
		}
	}
}
 80002c4:	bf00      	nop
 80002c6:	bf00      	nop
 80002c8:	3708      	adds	r7, #8
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	2000000c 	.word	0x2000000c
 80002d4:	20000000 	.word	0x20000000
 80002d8:	20000018 	.word	0x20000018
 80002dc:	40010c00 	.word	0x40010c00
 80002e0:	20000024 	.word	0x20000024
 80002e4:	20000064 	.word	0x20000064

080002e8 <setTimer>:
#include "Timer_Software.h"

int timer_flag[4]={0};
int timer_counter[4]={0};

void setTimer(int index ,int duration){
 80002e8:	b480      	push	{r7}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
 80002f0:	6039      	str	r1, [r7, #0]
	timer_counter[index]=duration/TIME_CYCLE;
 80002f2:	683b      	ldr	r3, [r7, #0]
 80002f4:	4a09      	ldr	r2, [pc, #36]	; (800031c <setTimer+0x34>)
 80002f6:	fb82 1203 	smull	r1, r2, r2, r3
 80002fa:	1092      	asrs	r2, r2, #2
 80002fc:	17db      	asrs	r3, r3, #31
 80002fe:	1ad2      	subs	r2, r2, r3
 8000300:	4907      	ldr	r1, [pc, #28]	; (8000320 <setTimer+0x38>)
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index]=0;
 8000308:	4a06      	ldr	r2, [pc, #24]	; (8000324 <setTimer+0x3c>)
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	2100      	movs	r1, #0
 800030e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000312:	bf00      	nop
 8000314:	370c      	adds	r7, #12
 8000316:	46bd      	mov	sp, r7
 8000318:	bc80      	pop	{r7}
 800031a:	4770      	bx	lr
 800031c:	66666667 	.word	0x66666667
 8000320:	20000080 	.word	0x20000080
 8000324:	20000070 	.word	0x20000070

08000328 <timer_run>:
void timer_run(){
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
	for(int i=0; i<4;i++){
 800032e:	2300      	movs	r3, #0
 8000330:	607b      	str	r3, [r7, #4]
 8000332:	e017      	b.n	8000364 <timer_run+0x3c>
		if(timer_counter[i]>0){
 8000334:	4a10      	ldr	r2, [pc, #64]	; (8000378 <timer_run+0x50>)
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800033c:	2b00      	cmp	r3, #0
 800033e:	dd09      	ble.n	8000354 <timer_run+0x2c>
			timer_counter[i]--;
 8000340:	4a0d      	ldr	r2, [pc, #52]	; (8000378 <timer_run+0x50>)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000348:	1e5a      	subs	r2, r3, #1
 800034a:	490b      	ldr	r1, [pc, #44]	; (8000378 <timer_run+0x50>)
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000352:	e004      	b.n	800035e <timer_run+0x36>
		}
		else
			timer_flag[i]=1;
 8000354:	4a09      	ldr	r2, [pc, #36]	; (800037c <timer_run+0x54>)
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	2101      	movs	r1, #1
 800035a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0; i<4;i++){
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	3301      	adds	r3, #1
 8000362:	607b      	str	r3, [r7, #4]
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	2b03      	cmp	r3, #3
 8000368:	dde4      	ble.n	8000334 <timer_run+0xc>
	}
}
 800036a:	bf00      	nop
 800036c:	bf00      	nop
 800036e:	370c      	adds	r7, #12
 8000370:	46bd      	mov	sp, r7
 8000372:	bc80      	pop	{r7}
 8000374:	4770      	bx	lr
 8000376:	bf00      	nop
 8000378:	20000080 	.word	0x20000080
 800037c:	20000070 	.word	0x20000070

08000380 <Auto_run>:
 *      Author: baobu
 */

#include "fsm_auto.h"

void Auto_run(){
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
	switch(state){
 8000384:	4b55      	ldr	r3, [pc, #340]	; (80004dc <Auto_run+0x15c>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	2b04      	cmp	r3, #4
 800038a:	f200 809b 	bhi.w	80004c4 <Auto_run+0x144>
 800038e:	a201      	add	r2, pc, #4	; (adr r2, 8000394 <Auto_run+0x14>)
 8000390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000394:	080003a9 	.word	0x080003a9
 8000398:	080003e1 	.word	0x080003e1
 800039c:	08000413 	.word	0x08000413
 80003a0:	08000453 	.word	0x08000453
 80003a4:	08000485 	.word	0x08000485
		case STATE_0:
			setTimer(0,greenTime*1000);
 80003a8:	4b4d      	ldr	r3, [pc, #308]	; (80004e0 <Auto_run+0x160>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003b0:	fb02 f303 	mul.w	r3, r2, r3
 80003b4:	4619      	mov	r1, r3
 80003b6:	2000      	movs	r0, #0
 80003b8:	f7ff ff96 	bl	80002e8 <setTimer>
			ledRoad1 = redTime-1;
 80003bc:	4b49      	ldr	r3, [pc, #292]	; (80004e4 <Auto_run+0x164>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	3b01      	subs	r3, #1
 80003c2:	4a49      	ldr	r2, [pc, #292]	; (80004e8 <Auto_run+0x168>)
 80003c4:	6013      	str	r3, [r2, #0]
			ledRoad2 = greenTime-1;
 80003c6:	4b46      	ldr	r3, [pc, #280]	; (80004e0 <Auto_run+0x160>)
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	3b01      	subs	r3, #1
 80003cc:	4a47      	ldr	r2, [pc, #284]	; (80004ec <Auto_run+0x16c>)
 80003ce:	6013      	str	r3, [r2, #0]
			setRed1();
 80003d0:	f000 ff36 	bl	8001240 <setRed1>
			setGreen2();
 80003d4:	f000 ffa2 	bl	800131c <setGreen2>
			state=STATE_1;
 80003d8:	4b40      	ldr	r3, [pc, #256]	; (80004dc <Auto_run+0x15c>)
 80003da:	2201      	movs	r2, #1
 80003dc:	601a      	str	r2, [r3, #0]
			break;
 80003de:	e07a      	b.n	80004d6 <Auto_run+0x156>
		case STATE_1:
			if(timer_flag[0]==1){
 80003e0:	4b43      	ldr	r3, [pc, #268]	; (80004f0 <Auto_run+0x170>)
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	2b01      	cmp	r3, #1
 80003e6:	d16f      	bne.n	80004c8 <Auto_run+0x148>
				setTimer(0,yellowTime*1000);
 80003e8:	4b42      	ldr	r3, [pc, #264]	; (80004f4 <Auto_run+0x174>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003f0:	fb02 f303 	mul.w	r3, r2, r3
 80003f4:	4619      	mov	r1, r3
 80003f6:	2000      	movs	r0, #0
 80003f8:	f7ff ff76 	bl	80002e8 <setTimer>
				ledRoad2 = yellowTime-1;
 80003fc:	4b3d      	ldr	r3, [pc, #244]	; (80004f4 <Auto_run+0x174>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	3b01      	subs	r3, #1
 8000402:	4a3a      	ldr	r2, [pc, #232]	; (80004ec <Auto_run+0x16c>)
 8000404:	6013      	str	r3, [r2, #0]
				setYellow2();
 8000406:	f000 ff73 	bl	80012f0 <setYellow2>
				state = STATE_2;
 800040a:	4b34      	ldr	r3, [pc, #208]	; (80004dc <Auto_run+0x15c>)
 800040c:	2202      	movs	r2, #2
 800040e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000410:	e05a      	b.n	80004c8 <Auto_run+0x148>
		case STATE_2:
			if(timer_flag[0]==1){
 8000412:	4b37      	ldr	r3, [pc, #220]	; (80004f0 <Auto_run+0x170>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	2b01      	cmp	r3, #1
 8000418:	d158      	bne.n	80004cc <Auto_run+0x14c>
				setTimer(0, greenTime*1000);
 800041a:	4b31      	ldr	r3, [pc, #196]	; (80004e0 <Auto_run+0x160>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000422:	fb02 f303 	mul.w	r3, r2, r3
 8000426:	4619      	mov	r1, r3
 8000428:	2000      	movs	r0, #0
 800042a:	f7ff ff5d 	bl	80002e8 <setTimer>
				ledRoad1 = greenTime-1;
 800042e:	4b2c      	ldr	r3, [pc, #176]	; (80004e0 <Auto_run+0x160>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	3b01      	subs	r3, #1
 8000434:	4a2c      	ldr	r2, [pc, #176]	; (80004e8 <Auto_run+0x168>)
 8000436:	6013      	str	r3, [r2, #0]
				ledRoad2 = redTime-1;
 8000438:	4b2a      	ldr	r3, [pc, #168]	; (80004e4 <Auto_run+0x164>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	3b01      	subs	r3, #1
 800043e:	4a2b      	ldr	r2, [pc, #172]	; (80004ec <Auto_run+0x16c>)
 8000440:	6013      	str	r3, [r2, #0]
				setRed2();
 8000442:	f000 ff3f 	bl	80012c4 <setRed2>
				setGreen1();
 8000446:	f000 ff27 	bl	8001298 <setGreen1>
				state = STATE_3;
 800044a:	4b24      	ldr	r3, [pc, #144]	; (80004dc <Auto_run+0x15c>)
 800044c:	2203      	movs	r2, #3
 800044e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000450:	e03c      	b.n	80004cc <Auto_run+0x14c>
		case STATE_3:
			if(timer_flag[0]==1){
 8000452:	4b27      	ldr	r3, [pc, #156]	; (80004f0 <Auto_run+0x170>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	2b01      	cmp	r3, #1
 8000458:	d13a      	bne.n	80004d0 <Auto_run+0x150>
				setTimer(0, yellowTime*1000);
 800045a:	4b26      	ldr	r3, [pc, #152]	; (80004f4 <Auto_run+0x174>)
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000462:	fb02 f303 	mul.w	r3, r2, r3
 8000466:	4619      	mov	r1, r3
 8000468:	2000      	movs	r0, #0
 800046a:	f7ff ff3d 	bl	80002e8 <setTimer>
				ledRoad1 = yellowTime-1;
 800046e:	4b21      	ldr	r3, [pc, #132]	; (80004f4 <Auto_run+0x174>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	3b01      	subs	r3, #1
 8000474:	4a1c      	ldr	r2, [pc, #112]	; (80004e8 <Auto_run+0x168>)
 8000476:	6013      	str	r3, [r2, #0]
				setYellow1();
 8000478:	f000 fef8 	bl	800126c <setYellow1>
				state = STATE_4;
 800047c:	4b17      	ldr	r3, [pc, #92]	; (80004dc <Auto_run+0x15c>)
 800047e:	2204      	movs	r2, #4
 8000480:	601a      	str	r2, [r3, #0]
			}
			break;
 8000482:	e025      	b.n	80004d0 <Auto_run+0x150>
		case STATE_4:
			if(timer_flag[0]==1){
 8000484:	4b1a      	ldr	r3, [pc, #104]	; (80004f0 <Auto_run+0x170>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	2b01      	cmp	r3, #1
 800048a:	d123      	bne.n	80004d4 <Auto_run+0x154>
				setTimer(0,greenTime*1000);
 800048c:	4b14      	ldr	r3, [pc, #80]	; (80004e0 <Auto_run+0x160>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000494:	fb02 f303 	mul.w	r3, r2, r3
 8000498:	4619      	mov	r1, r3
 800049a:	2000      	movs	r0, #0
 800049c:	f7ff ff24 	bl	80002e8 <setTimer>
				ledRoad1 = redTime-1;
 80004a0:	4b10      	ldr	r3, [pc, #64]	; (80004e4 <Auto_run+0x164>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	3b01      	subs	r3, #1
 80004a6:	4a10      	ldr	r2, [pc, #64]	; (80004e8 <Auto_run+0x168>)
 80004a8:	6013      	str	r3, [r2, #0]
				ledRoad2 = greenTime-1;
 80004aa:	4b0d      	ldr	r3, [pc, #52]	; (80004e0 <Auto_run+0x160>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	3b01      	subs	r3, #1
 80004b0:	4a0e      	ldr	r2, [pc, #56]	; (80004ec <Auto_run+0x16c>)
 80004b2:	6013      	str	r3, [r2, #0]
				setRed1();
 80004b4:	f000 fec4 	bl	8001240 <setRed1>
				setGreen2();
 80004b8:	f000 ff30 	bl	800131c <setGreen2>
				state=STATE_1;
 80004bc:	4b07      	ldr	r3, [pc, #28]	; (80004dc <Auto_run+0x15c>)
 80004be:	2201      	movs	r2, #1
 80004c0:	601a      	str	r2, [r3, #0]
			}
			break;
 80004c2:	e007      	b.n	80004d4 <Auto_run+0x154>
		default:
			break;
 80004c4:	bf00      	nop
 80004c6:	e006      	b.n	80004d6 <Auto_run+0x156>
			break;
 80004c8:	bf00      	nop
 80004ca:	e004      	b.n	80004d6 <Auto_run+0x156>
			break;
 80004cc:	bf00      	nop
 80004ce:	e002      	b.n	80004d6 <Auto_run+0x156>
			break;
 80004d0:	bf00      	nop
 80004d2:	e000      	b.n	80004d6 <Auto_run+0x156>
			break;
 80004d4:	bf00      	nop
	}
}
 80004d6:	bf00      	nop
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	20000090 	.word	0x20000090
 80004e0:	200000ac 	.word	0x200000ac
 80004e4:	200000a8 	.word	0x200000a8
 80004e8:	200000b0 	.word	0x200000b0
 80004ec:	200000a4 	.word	0x200000a4
 80004f0:	20000070 	.word	0x20000070
 80004f4:	200000a0 	.word	0x200000a0

080004f8 <modeRun>:
#include "fsm_manual.h"

int tempValue;
int led_counter;

void modeRun(){
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
	switch(mode){
 80004fc:	4baf      	ldr	r3, [pc, #700]	; (80007bc <modeRun+0x2c4>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	2b04      	cmp	r3, #4
 8000502:	f200 81bb 	bhi.w	800087c <modeRun+0x384>
 8000506:	a201      	add	r2, pc, #4	; (adr r2, 800050c <modeRun+0x14>)
 8000508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800050c:	08000521 	.word	0x08000521
 8000510:	08000541 	.word	0x08000541
 8000514:	080005b5 	.word	0x080005b5
 8000518:	08000697 	.word	0x08000697
 800051c:	08000779 	.word	0x08000779
		case INIT:
			led_counter=2;
 8000520:	4ba7      	ldr	r3, [pc, #668]	; (80007c0 <modeRun+0x2c8>)
 8000522:	2202      	movs	r2, #2
 8000524:	601a      	str	r2, [r3, #0]
			setTimer(1, 500);
 8000526:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800052a:	2001      	movs	r0, #1
 800052c:	f7ff fedc 	bl	80002e8 <setTimer>
			seg1();
 8000530:	f000 fdf8 	bl	8001124 <seg1>
			Auto_run();
 8000534:	f7ff ff24 	bl	8000380 <Auto_run>
			mode = MODE1;
 8000538:	4ba0      	ldr	r3, [pc, #640]	; (80007bc <modeRun+0x2c4>)
 800053a:	2201      	movs	r2, #1
 800053c:	601a      	str	r2, [r3, #0]
			break;
 800053e:	e1a6      	b.n	800088e <modeRun+0x396>
		case MODE1:
			Auto_run();
 8000540:	f7ff ff1e 	bl	8000380 <Auto_run>
			if(timer_flag[1]==1){
 8000544:	4b9f      	ldr	r3, [pc, #636]	; (80007c4 <modeRun+0x2cc>)
 8000546:	685b      	ldr	r3, [r3, #4]
 8000548:	2b01      	cmp	r3, #1
 800054a:	d11f      	bne.n	800058c <modeRun+0x94>
				setTimer(1,500);
 800054c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000550:	2001      	movs	r0, #1
 8000552:	f7ff fec9 	bl	80002e8 <setTimer>
				if(led_counter==2){
 8000556:	4b9a      	ldr	r3, [pc, #616]	; (80007c0 <modeRun+0x2c8>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	2b02      	cmp	r3, #2
 800055c:	d10f      	bne.n	800057e <modeRun+0x86>
					seg2();
 800055e:	f000 fdf5 	bl	800114c <seg2>
					ledRoad1--;
 8000562:	4b99      	ldr	r3, [pc, #612]	; (80007c8 <modeRun+0x2d0>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	3b01      	subs	r3, #1
 8000568:	4a97      	ldr	r2, [pc, #604]	; (80007c8 <modeRun+0x2d0>)
 800056a:	6013      	str	r3, [r2, #0]
					ledRoad2--;
 800056c:	4b97      	ldr	r3, [pc, #604]	; (80007cc <modeRun+0x2d4>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	3b01      	subs	r3, #1
 8000572:	4a96      	ldr	r2, [pc, #600]	; (80007cc <modeRun+0x2d4>)
 8000574:	6013      	str	r3, [r2, #0]
					led_counter=0;
 8000576:	4b92      	ldr	r3, [pc, #584]	; (80007c0 <modeRun+0x2c8>)
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	e001      	b.n	8000582 <modeRun+0x8a>
				}
				else seg1();
 800057e:	f000 fdd1 	bl	8001124 <seg1>
				led_counter++;
 8000582:	4b8f      	ldr	r3, [pc, #572]	; (80007c0 <modeRun+0x2c8>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	3301      	adds	r3, #1
 8000588:	4a8d      	ldr	r2, [pc, #564]	; (80007c0 <modeRun+0x2c8>)
 800058a:	6013      	str	r3, [r2, #0]
			}
			if(isButtonPressed(BUTTON_1_PRESS)==1){
 800058c:	2000      	movs	r0, #0
 800058e:	f7ff fddd 	bl	800014c <isButtonPressed>
 8000592:	4603      	mov	r3, r0
 8000594:	2b01      	cmp	r3, #1
 8000596:	f040 8173 	bne.w	8000880 <modeRun+0x388>
				setTimer(2,10000);
 800059a:	f242 7110 	movw	r1, #10000	; 0x2710
 800059e:	2002      	movs	r0, #2
 80005a0:	f7ff fea2 	bl	80002e8 <setTimer>
				tempValue = redTime;
 80005a4:	4b8a      	ldr	r3, [pc, #552]	; (80007d0 <modeRun+0x2d8>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a8a      	ldr	r2, [pc, #552]	; (80007d4 <modeRun+0x2dc>)
 80005aa:	6013      	str	r3, [r2, #0]
				mode = MODE2;
 80005ac:	4b83      	ldr	r3, [pc, #524]	; (80007bc <modeRun+0x2c4>)
 80005ae:	2202      	movs	r2, #2
 80005b0:	601a      	str	r2, [r3, #0]
			}
			break;
 80005b2:	e165      	b.n	8000880 <modeRun+0x388>
		case MODE2:
			if(timer_flag[2]==1){
 80005b4:	4b83      	ldr	r3, [pc, #524]	; (80007c4 <modeRun+0x2cc>)
 80005b6:	689b      	ldr	r3, [r3, #8]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d102      	bne.n	80005c2 <modeRun+0xca>
				mode=MODE1;
 80005bc:	4b7f      	ldr	r3, [pc, #508]	; (80007bc <modeRun+0x2c4>)
 80005be:	2201      	movs	r2, #1
 80005c0:	601a      	str	r2, [r3, #0]
			}
			if(timer_flag[1]==1){
 80005c2:	4b80      	ldr	r3, [pc, #512]	; (80007c4 <modeRun+0x2cc>)
 80005c4:	685b      	ldr	r3, [r3, #4]
 80005c6:	2b01      	cmp	r3, #1
 80005c8:	d12b      	bne.n	8000622 <modeRun+0x12a>
				blinkRed_Led();
 80005ca:	f000 fdd3 	bl	8001174 <blinkRed_Led>
				if(led_counter==2){
 80005ce:	4b7c      	ldr	r3, [pc, #496]	; (80007c0 <modeRun+0x2c8>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2b02      	cmp	r3, #2
 80005d4:	d10f      	bne.n	80005f6 <modeRun+0xfe>
					update7SEG_Value1(SEG1_VALUE, tempValue);
 80005d6:	4b7f      	ldr	r3, [pc, #508]	; (80007d4 <modeRun+0x2dc>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4619      	mov	r1, r3
 80005dc:	2000      	movs	r0, #0
 80005de:	f000 fd11 	bl	8001004 <update7SEG_Value1>
					update7SEG_Value2(SEG3_VALUE, mode);
 80005e2:	4b76      	ldr	r3, [pc, #472]	; (80007bc <modeRun+0x2c4>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4619      	mov	r1, r3
 80005e8:	2002      	movs	r0, #2
 80005ea:	f000 fd53 	bl	8001094 <update7SEG_Value2>
					led_counter=0;
 80005ee:	4b74      	ldr	r3, [pc, #464]	; (80007c0 <modeRun+0x2c8>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	e00b      	b.n	800060e <modeRun+0x116>
				}
				else {
					update7SEG_Value1(SEG2_VALUE, tempValue);
 80005f6:	4b77      	ldr	r3, [pc, #476]	; (80007d4 <modeRun+0x2dc>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4619      	mov	r1, r3
 80005fc:	2001      	movs	r0, #1
 80005fe:	f000 fd01 	bl	8001004 <update7SEG_Value1>
					update7SEG_Value2(SEG4_VALUE, mode);
 8000602:	4b6e      	ldr	r3, [pc, #440]	; (80007bc <modeRun+0x2c4>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4619      	mov	r1, r3
 8000608:	2003      	movs	r0, #3
 800060a:	f000 fd43 	bl	8001094 <update7SEG_Value2>
				}
				led_counter++;
 800060e:	4b6c      	ldr	r3, [pc, #432]	; (80007c0 <modeRun+0x2c8>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	3301      	adds	r3, #1
 8000614:	4a6a      	ldr	r2, [pc, #424]	; (80007c0 <modeRun+0x2c8>)
 8000616:	6013      	str	r3, [r2, #0]
				setTimer(1, 500);
 8000618:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800061c:	2001      	movs	r0, #1
 800061e:	f7ff fe63 	bl	80002e8 <setTimer>
			}
			if(isButtonPressed(BUTTON_1_PRESS)==1){
 8000622:	2000      	movs	r0, #0
 8000624:	f7ff fd92 	bl	800014c <isButtonPressed>
 8000628:	4603      	mov	r3, r0
 800062a:	2b01      	cmp	r3, #1
 800062c:	d10b      	bne.n	8000646 <modeRun+0x14e>
				setTimer(2,10000);
 800062e:	f242 7110 	movw	r1, #10000	; 0x2710
 8000632:	2002      	movs	r0, #2
 8000634:	f7ff fe58 	bl	80002e8 <setTimer>
				tempValue = yellowTime;
 8000638:	4b67      	ldr	r3, [pc, #412]	; (80007d8 <modeRun+0x2e0>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4a65      	ldr	r2, [pc, #404]	; (80007d4 <modeRun+0x2dc>)
 800063e:	6013      	str	r3, [r2, #0]
				mode = MODE3;
 8000640:	4b5e      	ldr	r3, [pc, #376]	; (80007bc <modeRun+0x2c4>)
 8000642:	2203      	movs	r2, #3
 8000644:	601a      	str	r2, [r3, #0]
			}
			if(isButtonPressed(BUTTON_2_PRESS)==1){
 8000646:	2001      	movs	r0, #1
 8000648:	f7ff fd80 	bl	800014c <isButtonPressed>
 800064c:	4603      	mov	r3, r0
 800064e:	2b01      	cmp	r3, #1
 8000650:	d110      	bne.n	8000674 <modeRun+0x17c>
				setTimer(2,10000);
 8000652:	f242 7110 	movw	r1, #10000	; 0x2710
 8000656:	2002      	movs	r0, #2
 8000658:	f7ff fe46 	bl	80002e8 <setTimer>
				if(tempValue>99){
 800065c:	4b5d      	ldr	r3, [pc, #372]	; (80007d4 <modeRun+0x2dc>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	2b63      	cmp	r3, #99	; 0x63
 8000662:	dd02      	ble.n	800066a <modeRun+0x172>
					tempValue=1;
 8000664:	4b5b      	ldr	r3, [pc, #364]	; (80007d4 <modeRun+0x2dc>)
 8000666:	2201      	movs	r2, #1
 8000668:	601a      	str	r2, [r3, #0]
				}
				tempValue++;
 800066a:	4b5a      	ldr	r3, [pc, #360]	; (80007d4 <modeRun+0x2dc>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	3301      	adds	r3, #1
 8000670:	4a58      	ldr	r2, [pc, #352]	; (80007d4 <modeRun+0x2dc>)
 8000672:	6013      	str	r3, [r2, #0]
			}
			if(isButtonPressed(BUTTON_3_PRESS)==1){
 8000674:	2002      	movs	r0, #2
 8000676:	f7ff fd69 	bl	800014c <isButtonPressed>
 800067a:	4603      	mov	r3, r0
 800067c:	2b01      	cmp	r3, #1
 800067e:	f040 8101 	bne.w	8000884 <modeRun+0x38c>
				setTimer(2,10000);
 8000682:	f242 7110 	movw	r1, #10000	; 0x2710
 8000686:	2002      	movs	r0, #2
 8000688:	f7ff fe2e 	bl	80002e8 <setTimer>
				redTime=tempValue;
 800068c:	4b51      	ldr	r3, [pc, #324]	; (80007d4 <modeRun+0x2dc>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a4f      	ldr	r2, [pc, #316]	; (80007d0 <modeRun+0x2d8>)
 8000692:	6013      	str	r3, [r2, #0]
			}
			break;
 8000694:	e0f6      	b.n	8000884 <modeRun+0x38c>
		case MODE3:
			if(timer_flag[2]==1){
 8000696:	4b4b      	ldr	r3, [pc, #300]	; (80007c4 <modeRun+0x2cc>)
 8000698:	689b      	ldr	r3, [r3, #8]
 800069a:	2b01      	cmp	r3, #1
 800069c:	d102      	bne.n	80006a4 <modeRun+0x1ac>
				mode=MODE1;
 800069e:	4b47      	ldr	r3, [pc, #284]	; (80007bc <modeRun+0x2c4>)
 80006a0:	2201      	movs	r2, #1
 80006a2:	601a      	str	r2, [r3, #0]
			}
			if(timer_flag[1]==1){
 80006a4:	4b47      	ldr	r3, [pc, #284]	; (80007c4 <modeRun+0x2cc>)
 80006a6:	685b      	ldr	r3, [r3, #4]
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d12b      	bne.n	8000704 <modeRun+0x20c>
				blinkYellow_Led();
 80006ac:	f000 fd84 	bl	80011b8 <blinkYellow_Led>
				if(led_counter==2){
 80006b0:	4b43      	ldr	r3, [pc, #268]	; (80007c0 <modeRun+0x2c8>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	2b02      	cmp	r3, #2
 80006b6:	d10f      	bne.n	80006d8 <modeRun+0x1e0>
					update7SEG_Value1(SEG1_VALUE, tempValue);
 80006b8:	4b46      	ldr	r3, [pc, #280]	; (80007d4 <modeRun+0x2dc>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4619      	mov	r1, r3
 80006be:	2000      	movs	r0, #0
 80006c0:	f000 fca0 	bl	8001004 <update7SEG_Value1>
					update7SEG_Value2(SEG3_VALUE, mode);
 80006c4:	4b3d      	ldr	r3, [pc, #244]	; (80007bc <modeRun+0x2c4>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4619      	mov	r1, r3
 80006ca:	2002      	movs	r0, #2
 80006cc:	f000 fce2 	bl	8001094 <update7SEG_Value2>
					led_counter=0;
 80006d0:	4b3b      	ldr	r3, [pc, #236]	; (80007c0 <modeRun+0x2c8>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	e00b      	b.n	80006f0 <modeRun+0x1f8>
				}
				else {
					update7SEG_Value1(SEG2_VALUE, tempValue);
 80006d8:	4b3e      	ldr	r3, [pc, #248]	; (80007d4 <modeRun+0x2dc>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4619      	mov	r1, r3
 80006de:	2001      	movs	r0, #1
 80006e0:	f000 fc90 	bl	8001004 <update7SEG_Value1>
					update7SEG_Value2(SEG4_VALUE, mode);
 80006e4:	4b35      	ldr	r3, [pc, #212]	; (80007bc <modeRun+0x2c4>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4619      	mov	r1, r3
 80006ea:	2003      	movs	r0, #3
 80006ec:	f000 fcd2 	bl	8001094 <update7SEG_Value2>
				}
				led_counter++;
 80006f0:	4b33      	ldr	r3, [pc, #204]	; (80007c0 <modeRun+0x2c8>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	3301      	adds	r3, #1
 80006f6:	4a32      	ldr	r2, [pc, #200]	; (80007c0 <modeRun+0x2c8>)
 80006f8:	6013      	str	r3, [r2, #0]
				setTimer(1, 500);
 80006fa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80006fe:	2001      	movs	r0, #1
 8000700:	f7ff fdf2 	bl	80002e8 <setTimer>
			}
			if(isButtonPressed(BUTTON_1_PRESS)==1){
 8000704:	2000      	movs	r0, #0
 8000706:	f7ff fd21 	bl	800014c <isButtonPressed>
 800070a:	4603      	mov	r3, r0
 800070c:	2b01      	cmp	r3, #1
 800070e:	d10b      	bne.n	8000728 <modeRun+0x230>
				setTimer(2,10000);
 8000710:	f242 7110 	movw	r1, #10000	; 0x2710
 8000714:	2002      	movs	r0, #2
 8000716:	f7ff fde7 	bl	80002e8 <setTimer>
				tempValue = greenTime;
 800071a:	4b30      	ldr	r3, [pc, #192]	; (80007dc <modeRun+0x2e4>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4a2d      	ldr	r2, [pc, #180]	; (80007d4 <modeRun+0x2dc>)
 8000720:	6013      	str	r3, [r2, #0]
				mode = MODE4;
 8000722:	4b26      	ldr	r3, [pc, #152]	; (80007bc <modeRun+0x2c4>)
 8000724:	2204      	movs	r2, #4
 8000726:	601a      	str	r2, [r3, #0]
			}
			if(isButtonPressed(BUTTON_2_PRESS)==1){
 8000728:	2001      	movs	r0, #1
 800072a:	f7ff fd0f 	bl	800014c <isButtonPressed>
 800072e:	4603      	mov	r3, r0
 8000730:	2b01      	cmp	r3, #1
 8000732:	d110      	bne.n	8000756 <modeRun+0x25e>
				setTimer(2,10000);
 8000734:	f242 7110 	movw	r1, #10000	; 0x2710
 8000738:	2002      	movs	r0, #2
 800073a:	f7ff fdd5 	bl	80002e8 <setTimer>
				if(tempValue>99){
 800073e:	4b25      	ldr	r3, [pc, #148]	; (80007d4 <modeRun+0x2dc>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	2b63      	cmp	r3, #99	; 0x63
 8000744:	dd02      	ble.n	800074c <modeRun+0x254>
					tempValue=1;
 8000746:	4b23      	ldr	r3, [pc, #140]	; (80007d4 <modeRun+0x2dc>)
 8000748:	2201      	movs	r2, #1
 800074a:	601a      	str	r2, [r3, #0]
				}
				tempValue++;
 800074c:	4b21      	ldr	r3, [pc, #132]	; (80007d4 <modeRun+0x2dc>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	3301      	adds	r3, #1
 8000752:	4a20      	ldr	r2, [pc, #128]	; (80007d4 <modeRun+0x2dc>)
 8000754:	6013      	str	r3, [r2, #0]
			}
			if(isButtonPressed(BUTTON_3_PRESS)==1){
 8000756:	2002      	movs	r0, #2
 8000758:	f7ff fcf8 	bl	800014c <isButtonPressed>
 800075c:	4603      	mov	r3, r0
 800075e:	2b01      	cmp	r3, #1
 8000760:	f040 8092 	bne.w	8000888 <modeRun+0x390>
				setTimer(2,10000);
 8000764:	f242 7110 	movw	r1, #10000	; 0x2710
 8000768:	2002      	movs	r0, #2
 800076a:	f7ff fdbd 	bl	80002e8 <setTimer>
				yellowTime=tempValue;
 800076e:	4b19      	ldr	r3, [pc, #100]	; (80007d4 <modeRun+0x2dc>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a19      	ldr	r2, [pc, #100]	; (80007d8 <modeRun+0x2e0>)
 8000774:	6013      	str	r3, [r2, #0]
			}
			break;
 8000776:	e087      	b.n	8000888 <modeRun+0x390>
		case MODE4:
			if(timer_flag[2]==1){
 8000778:	4b12      	ldr	r3, [pc, #72]	; (80007c4 <modeRun+0x2cc>)
 800077a:	689b      	ldr	r3, [r3, #8]
 800077c:	2b01      	cmp	r3, #1
 800077e:	d102      	bne.n	8000786 <modeRun+0x28e>
				mode=MODE1;
 8000780:	4b0e      	ldr	r3, [pc, #56]	; (80007bc <modeRun+0x2c4>)
 8000782:	2201      	movs	r2, #1
 8000784:	601a      	str	r2, [r3, #0]
			}
			if(timer_flag[1]==1){
 8000786:	4b0f      	ldr	r3, [pc, #60]	; (80007c4 <modeRun+0x2cc>)
 8000788:	685b      	ldr	r3, [r3, #4]
 800078a:	2b01      	cmp	r3, #1
 800078c:	d13e      	bne.n	800080c <modeRun+0x314>
				blinkGreen_Led();
 800078e:	f000 fd35 	bl	80011fc <blinkGreen_Led>
				if(led_counter==2){
 8000792:	4b0b      	ldr	r3, [pc, #44]	; (80007c0 <modeRun+0x2c8>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	2b02      	cmp	r3, #2
 8000798:	d122      	bne.n	80007e0 <modeRun+0x2e8>
					update7SEG_Value1(SEG1_VALUE, tempValue);
 800079a:	4b0e      	ldr	r3, [pc, #56]	; (80007d4 <modeRun+0x2dc>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4619      	mov	r1, r3
 80007a0:	2000      	movs	r0, #0
 80007a2:	f000 fc2f 	bl	8001004 <update7SEG_Value1>
					update7SEG_Value2(SEG3_VALUE, mode);
 80007a6:	4b05      	ldr	r3, [pc, #20]	; (80007bc <modeRun+0x2c4>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4619      	mov	r1, r3
 80007ac:	2002      	movs	r0, #2
 80007ae:	f000 fc71 	bl	8001094 <update7SEG_Value2>
					led_counter=0;
 80007b2:	4b03      	ldr	r3, [pc, #12]	; (80007c0 <modeRun+0x2c8>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	e01e      	b.n	80007f8 <modeRun+0x300>
 80007ba:	bf00      	nop
 80007bc:	20000094 	.word	0x20000094
 80007c0:	20000098 	.word	0x20000098
 80007c4:	20000070 	.word	0x20000070
 80007c8:	200000b0 	.word	0x200000b0
 80007cc:	200000a4 	.word	0x200000a4
 80007d0:	200000a8 	.word	0x200000a8
 80007d4:	2000009c 	.word	0x2000009c
 80007d8:	200000a0 	.word	0x200000a0
 80007dc:	200000ac 	.word	0x200000ac
				}
				else {
					update7SEG_Value1(SEG2_VALUE, tempValue);
 80007e0:	4b2c      	ldr	r3, [pc, #176]	; (8000894 <modeRun+0x39c>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4619      	mov	r1, r3
 80007e6:	2001      	movs	r0, #1
 80007e8:	f000 fc0c 	bl	8001004 <update7SEG_Value1>
					update7SEG_Value2(SEG4_VALUE, mode);
 80007ec:	4b2a      	ldr	r3, [pc, #168]	; (8000898 <modeRun+0x3a0>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4619      	mov	r1, r3
 80007f2:	2003      	movs	r0, #3
 80007f4:	f000 fc4e 	bl	8001094 <update7SEG_Value2>
				}
				led_counter++;
 80007f8:	4b28      	ldr	r3, [pc, #160]	; (800089c <modeRun+0x3a4>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	3301      	adds	r3, #1
 80007fe:	4a27      	ldr	r2, [pc, #156]	; (800089c <modeRun+0x3a4>)
 8000800:	6013      	str	r3, [r2, #0]
				setTimer(1, 500);
 8000802:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000806:	2001      	movs	r0, #1
 8000808:	f7ff fd6e 	bl	80002e8 <setTimer>
			}
			if(isButtonPressed(BUTTON_1_PRESS)==1){
 800080c:	2000      	movs	r0, #0
 800080e:	f7ff fc9d 	bl	800014c <isButtonPressed>
 8000812:	4603      	mov	r3, r0
 8000814:	2b01      	cmp	r3, #1
 8000816:	d10a      	bne.n	800082e <modeRun+0x336>
				setTimer(2,10000);
 8000818:	f242 7110 	movw	r1, #10000	; 0x2710
 800081c:	2002      	movs	r0, #2
 800081e:	f7ff fd63 	bl	80002e8 <setTimer>
				state = STATE_0;
 8000822:	4b1f      	ldr	r3, [pc, #124]	; (80008a0 <modeRun+0x3a8>)
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
				mode = MODE1;
 8000828:	4b1b      	ldr	r3, [pc, #108]	; (8000898 <modeRun+0x3a0>)
 800082a:	2201      	movs	r2, #1
 800082c:	601a      	str	r2, [r3, #0]
			}
			if(isButtonPressed(BUTTON_2_PRESS)==1){
 800082e:	2001      	movs	r0, #1
 8000830:	f7ff fc8c 	bl	800014c <isButtonPressed>
 8000834:	4603      	mov	r3, r0
 8000836:	2b01      	cmp	r3, #1
 8000838:	d110      	bne.n	800085c <modeRun+0x364>
				setTimer(2,10000);
 800083a:	f242 7110 	movw	r1, #10000	; 0x2710
 800083e:	2002      	movs	r0, #2
 8000840:	f7ff fd52 	bl	80002e8 <setTimer>
				if(tempValue>99){
 8000844:	4b13      	ldr	r3, [pc, #76]	; (8000894 <modeRun+0x39c>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	2b63      	cmp	r3, #99	; 0x63
 800084a:	dd02      	ble.n	8000852 <modeRun+0x35a>
					tempValue=1;
 800084c:	4b11      	ldr	r3, [pc, #68]	; (8000894 <modeRun+0x39c>)
 800084e:	2201      	movs	r2, #1
 8000850:	601a      	str	r2, [r3, #0]
				}
				tempValue++;
 8000852:	4b10      	ldr	r3, [pc, #64]	; (8000894 <modeRun+0x39c>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	3301      	adds	r3, #1
 8000858:	4a0e      	ldr	r2, [pc, #56]	; (8000894 <modeRun+0x39c>)
 800085a:	6013      	str	r3, [r2, #0]
			}
			if(isButtonPressed(BUTTON_3_PRESS)==1){
 800085c:	2002      	movs	r0, #2
 800085e:	f7ff fc75 	bl	800014c <isButtonPressed>
 8000862:	4603      	mov	r3, r0
 8000864:	2b01      	cmp	r3, #1
 8000866:	d111      	bne.n	800088c <modeRun+0x394>
				setTimer(2,10000);
 8000868:	f242 7110 	movw	r1, #10000	; 0x2710
 800086c:	2002      	movs	r0, #2
 800086e:	f7ff fd3b 	bl	80002e8 <setTimer>
				greenTime=tempValue;
 8000872:	4b08      	ldr	r3, [pc, #32]	; (8000894 <modeRun+0x39c>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	4a0b      	ldr	r2, [pc, #44]	; (80008a4 <modeRun+0x3ac>)
 8000878:	6013      	str	r3, [r2, #0]
			}
			break;
 800087a:	e007      	b.n	800088c <modeRun+0x394>
		default:
			break;
 800087c:	bf00      	nop
 800087e:	e006      	b.n	800088e <modeRun+0x396>
			break;
 8000880:	bf00      	nop
 8000882:	e004      	b.n	800088e <modeRun+0x396>
			break;
 8000884:	bf00      	nop
 8000886:	e002      	b.n	800088e <modeRun+0x396>
			break;
 8000888:	bf00      	nop
 800088a:	e000      	b.n	800088e <modeRun+0x396>
			break;
 800088c:	bf00      	nop
	}

}
 800088e:	bf00      	nop
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	2000009c 	.word	0x2000009c
 8000898:	20000094 	.word	0x20000094
 800089c:	20000098 	.word	0x20000098
 80008a0:	20000090 	.word	0x20000090
 80008a4:	200000ac 	.word	0x200000ac

080008a8 <initValue>:
int greenTime;

int ledRoad1;
int ledRoad2;

void initValue(){
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
	redTime = RED_TIME;
 80008ac:	4b0b      	ldr	r3, [pc, #44]	; (80008dc <initValue+0x34>)
 80008ae:	2205      	movs	r2, #5
 80008b0:	601a      	str	r2, [r3, #0]
	yellowTime = YELLOW_TIME;
 80008b2:	4b0b      	ldr	r3, [pc, #44]	; (80008e0 <initValue+0x38>)
 80008b4:	2202      	movs	r2, #2
 80008b6:	601a      	str	r2, [r3, #0]
	greenTime = GREEN_TIME;
 80008b8:	4b0a      	ldr	r3, [pc, #40]	; (80008e4 <initValue+0x3c>)
 80008ba:	2203      	movs	r2, #3
 80008bc:	601a      	str	r2, [r3, #0]

	ledRoad1 = redTime-1;
 80008be:	4b07      	ldr	r3, [pc, #28]	; (80008dc <initValue+0x34>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	4a08      	ldr	r2, [pc, #32]	; (80008e8 <initValue+0x40>)
 80008c6:	6013      	str	r3, [r2, #0]
	ledRoad2 = greenTime-1;
 80008c8:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <initValue+0x3c>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	3b01      	subs	r3, #1
 80008ce:	4a07      	ldr	r2, [pc, #28]	; (80008ec <initValue+0x44>)
 80008d0:	6013      	str	r3, [r2, #0]
}
 80008d2:	bf00      	nop
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bc80      	pop	{r7}
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	200000a8 	.word	0x200000a8
 80008e0:	200000a0 	.word	0x200000a0
 80008e4:	200000ac 	.word	0x200000ac
 80008e8:	200000b0 	.word	0x200000b0
 80008ec:	200000a4 	.word	0x200000a4

080008f0 <display7SEG>:
 *      Author: baobu
 */

#include "led_display.h"

void display7SEG(int counter){
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2b09      	cmp	r3, #9
 80008fc:	f200 81c8 	bhi.w	8000c90 <display7SEG+0x3a0>
 8000900:	a201      	add	r2, pc, #4	; (adr r2, 8000908 <display7SEG+0x18>)
 8000902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000906:	bf00      	nop
 8000908:	08000931 	.word	0x08000931
 800090c:	08000987 	.word	0x08000987
 8000910:	080009dd 	.word	0x080009dd
 8000914:	08000a33 	.word	0x08000a33
 8000918:	08000a89 	.word	0x08000a89
 800091c:	08000adf 	.word	0x08000adf
 8000920:	08000b35 	.word	0x08000b35
 8000924:	08000b8b 	.word	0x08000b8b
 8000928:	08000be1 	.word	0x08000be1
 800092c:	08000c37 	.word	0x08000c37
	switch(counter){
		case 0:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000930:	2200      	movs	r2, #0
 8000932:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000936:	48d5      	ldr	r0, [pc, #852]	; (8000c8c <display7SEG+0x39c>)
 8000938:	f001 f9cd 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 800093c:	2200      	movs	r2, #0
 800093e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000942:	48d2      	ldr	r0, [pc, #840]	; (8000c8c <display7SEG+0x39c>)
 8000944:	f001 f9c7 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000948:	2200      	movs	r2, #0
 800094a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800094e:	48cf      	ldr	r0, [pc, #828]	; (8000c8c <display7SEG+0x39c>)
 8000950:	f001 f9c1 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000954:	2200      	movs	r2, #0
 8000956:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800095a:	48cc      	ldr	r0, [pc, #816]	; (8000c8c <display7SEG+0x39c>)
 800095c:	f001 f9bb 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000966:	48c9      	ldr	r0, [pc, #804]	; (8000c8c <display7SEG+0x39c>)
 8000968:	f001 f9b5 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 800096c:	2200      	movs	r2, #0
 800096e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000972:	48c6      	ldr	r0, [pc, #792]	; (8000c8c <display7SEG+0x39c>)
 8000974:	f001 f9af 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
 8000978:	2201      	movs	r2, #1
 800097a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800097e:	48c3      	ldr	r0, [pc, #780]	; (8000c8c <display7SEG+0x39c>)
 8000980:	f001 f9a9 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000984:	e185      	b.n	8000c92 <display7SEG+0x3a2>
		case 1:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, SET);
 8000986:	2201      	movs	r2, #1
 8000988:	f44f 7100 	mov.w	r1, #512	; 0x200
 800098c:	48bf      	ldr	r0, [pc, #764]	; (8000c8c <display7SEG+0x39c>)
 800098e:	f001 f9a2 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000998:	48bc      	ldr	r0, [pc, #752]	; (8000c8c <display7SEG+0x39c>)
 800099a:	f001 f99c 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 800099e:	2200      	movs	r2, #0
 80009a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009a4:	48b9      	ldr	r0, [pc, #740]	; (8000c8c <display7SEG+0x39c>)
 80009a6:	f001 f996 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
 80009aa:	2201      	movs	r2, #1
 80009ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009b0:	48b6      	ldr	r0, [pc, #728]	; (8000c8c <display7SEG+0x39c>)
 80009b2:	f001 f990 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 80009b6:	2201      	movs	r2, #1
 80009b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009bc:	48b3      	ldr	r0, [pc, #716]	; (8000c8c <display7SEG+0x39c>)
 80009be:	f001 f98a 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 80009c2:	2201      	movs	r2, #1
 80009c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009c8:	48b0      	ldr	r0, [pc, #704]	; (8000c8c <display7SEG+0x39c>)
 80009ca:	f001 f984 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
 80009ce:	2201      	movs	r2, #1
 80009d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009d4:	48ad      	ldr	r0, [pc, #692]	; (8000c8c <display7SEG+0x39c>)
 80009d6:	f001 f97e 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 80009da:	e15a      	b.n	8000c92 <display7SEG+0x3a2>
		case 2:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 80009dc:	2200      	movs	r2, #0
 80009de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009e2:	48aa      	ldr	r0, [pc, #680]	; (8000c8c <display7SEG+0x39c>)
 80009e4:	f001 f977 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 80009e8:	2200      	movs	r2, #0
 80009ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009ee:	48a7      	ldr	r0, [pc, #668]	; (8000c8c <display7SEG+0x39c>)
 80009f0:	f001 f971 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, SET);
 80009f4:	2201      	movs	r2, #1
 80009f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009fa:	48a4      	ldr	r0, [pc, #656]	; (8000c8c <display7SEG+0x39c>)
 80009fc:	f001 f96b 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000a00:	2200      	movs	r2, #0
 8000a02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a06:	48a1      	ldr	r0, [pc, #644]	; (8000c8c <display7SEG+0x39c>)
 8000a08:	f001 f965 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a12:	489e      	ldr	r0, [pc, #632]	; (8000c8c <display7SEG+0x39c>)
 8000a14:	f001 f95f 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a1e:	489b      	ldr	r0, [pc, #620]	; (8000c8c <display7SEG+0x39c>)
 8000a20:	f001 f959 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000a24:	2200      	movs	r2, #0
 8000a26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a2a:	4898      	ldr	r0, [pc, #608]	; (8000c8c <display7SEG+0x39c>)
 8000a2c:	f001 f953 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000a30:	e12f      	b.n	8000c92 <display7SEG+0x3a2>
		case 3:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000a32:	2200      	movs	r2, #0
 8000a34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a38:	4894      	ldr	r0, [pc, #592]	; (8000c8c <display7SEG+0x39c>)
 8000a3a:	f001 f94c 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a44:	4891      	ldr	r0, [pc, #580]	; (8000c8c <display7SEG+0x39c>)
 8000a46:	f001 f946 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a50:	488e      	ldr	r0, [pc, #568]	; (8000c8c <display7SEG+0x39c>)
 8000a52:	f001 f940 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a5c:	488b      	ldr	r0, [pc, #556]	; (8000c8c <display7SEG+0x39c>)
 8000a5e:	f001 f93a 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8000a62:	2201      	movs	r2, #1
 8000a64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a68:	4888      	ldr	r0, [pc, #544]	; (8000c8c <display7SEG+0x39c>)
 8000a6a:	f001 f934 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 8000a6e:	2201      	movs	r2, #1
 8000a70:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a74:	4885      	ldr	r0, [pc, #532]	; (8000c8c <display7SEG+0x39c>)
 8000a76:	f001 f92e 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a80:	4882      	ldr	r0, [pc, #520]	; (8000c8c <display7SEG+0x39c>)
 8000a82:	f001 f928 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000a86:	e104      	b.n	8000c92 <display7SEG+0x3a2>
		case 4:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, SET);
 8000a88:	2201      	movs	r2, #1
 8000a8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a8e:	487f      	ldr	r0, [pc, #508]	; (8000c8c <display7SEG+0x39c>)
 8000a90:	f001 f921 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000a94:	2200      	movs	r2, #0
 8000a96:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a9a:	487c      	ldr	r0, [pc, #496]	; (8000c8c <display7SEG+0x39c>)
 8000a9c:	f001 f91b 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000aa6:	4879      	ldr	r0, [pc, #484]	; (8000c8c <display7SEG+0x39c>)
 8000aa8:	f001 f915 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
 8000aac:	2201      	movs	r2, #1
 8000aae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ab2:	4876      	ldr	r0, [pc, #472]	; (8000c8c <display7SEG+0x39c>)
 8000ab4:	f001 f90f 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8000ab8:	2201      	movs	r2, #1
 8000aba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000abe:	4873      	ldr	r0, [pc, #460]	; (8000c8c <display7SEG+0x39c>)
 8000ac0:	f001 f909 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000aca:	4870      	ldr	r0, [pc, #448]	; (8000c8c <display7SEG+0x39c>)
 8000acc:	f001 f903 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ad6:	486d      	ldr	r0, [pc, #436]	; (8000c8c <display7SEG+0x39c>)
 8000ad8:	f001 f8fd 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000adc:	e0d9      	b.n	8000c92 <display7SEG+0x3a2>
		case 5:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ae4:	4869      	ldr	r0, [pc, #420]	; (8000c8c <display7SEG+0x39c>)
 8000ae6:	f001 f8f6 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, SET);
 8000aea:	2201      	movs	r2, #1
 8000aec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000af0:	4866      	ldr	r0, [pc, #408]	; (8000c8c <display7SEG+0x39c>)
 8000af2:	f001 f8f0 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000af6:	2200      	movs	r2, #0
 8000af8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000afc:	4863      	ldr	r0, [pc, #396]	; (8000c8c <display7SEG+0x39c>)
 8000afe:	f001 f8ea 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000b02:	2200      	movs	r2, #0
 8000b04:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b08:	4860      	ldr	r0, [pc, #384]	; (8000c8c <display7SEG+0x39c>)
 8000b0a:	f001 f8e4 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8000b0e:	2201      	movs	r2, #1
 8000b10:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b14:	485d      	ldr	r0, [pc, #372]	; (8000c8c <display7SEG+0x39c>)
 8000b16:	f001 f8de 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b20:	485a      	ldr	r0, [pc, #360]	; (8000c8c <display7SEG+0x39c>)
 8000b22:	f001 f8d8 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b2c:	4857      	ldr	r0, [pc, #348]	; (8000c8c <display7SEG+0x39c>)
 8000b2e:	f001 f8d2 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000b32:	e0ae      	b.n	8000c92 <display7SEG+0x3a2>
		case 6:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000b34:	2200      	movs	r2, #0
 8000b36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b3a:	4854      	ldr	r0, [pc, #336]	; (8000c8c <display7SEG+0x39c>)
 8000b3c:	f001 f8cb 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, SET);
 8000b40:	2201      	movs	r2, #1
 8000b42:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b46:	4851      	ldr	r0, [pc, #324]	; (8000c8c <display7SEG+0x39c>)
 8000b48:	f001 f8c5 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b52:	484e      	ldr	r0, [pc, #312]	; (8000c8c <display7SEG+0x39c>)
 8000b54:	f001 f8bf 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b5e:	484b      	ldr	r0, [pc, #300]	; (8000c8c <display7SEG+0x39c>)
 8000b60:	f001 f8b9 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b6a:	4848      	ldr	r0, [pc, #288]	; (8000c8c <display7SEG+0x39c>)
 8000b6c:	f001 f8b3 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b76:	4845      	ldr	r0, [pc, #276]	; (8000c8c <display7SEG+0x39c>)
 8000b78:	f001 f8ad 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b82:	4842      	ldr	r0, [pc, #264]	; (8000c8c <display7SEG+0x39c>)
 8000b84:	f001 f8a7 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000b88:	e083      	b.n	8000c92 <display7SEG+0x3a2>
		case 7:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b90:	483e      	ldr	r0, [pc, #248]	; (8000c8c <display7SEG+0x39c>)
 8000b92:	f001 f8a0 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000b96:	2200      	movs	r2, #0
 8000b98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b9c:	483b      	ldr	r0, [pc, #236]	; (8000c8c <display7SEG+0x39c>)
 8000b9e:	f001 f89a 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ba8:	4838      	ldr	r0, [pc, #224]	; (8000c8c <display7SEG+0x39c>)
 8000baa:	f001 f894 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
 8000bae:	2201      	movs	r2, #1
 8000bb0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bb4:	4835      	ldr	r0, [pc, #212]	; (8000c8c <display7SEG+0x39c>)
 8000bb6:	f001 f88e 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8000bba:	2201      	movs	r2, #1
 8000bbc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bc0:	4832      	ldr	r0, [pc, #200]	; (8000c8c <display7SEG+0x39c>)
 8000bc2:	f001 f888 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bcc:	482f      	ldr	r0, [pc, #188]	; (8000c8c <display7SEG+0x39c>)
 8000bce:	f001 f882 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bd8:	482c      	ldr	r0, [pc, #176]	; (8000c8c <display7SEG+0x39c>)
 8000bda:	f001 f87c 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000bde:	e058      	b.n	8000c92 <display7SEG+0x3a2>
		case 8:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000be0:	2200      	movs	r2, #0
 8000be2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000be6:	4829      	ldr	r0, [pc, #164]	; (8000c8c <display7SEG+0x39c>)
 8000be8:	f001 f875 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000bec:	2200      	movs	r2, #0
 8000bee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bf2:	4826      	ldr	r0, [pc, #152]	; (8000c8c <display7SEG+0x39c>)
 8000bf4:	f001 f86f 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bfe:	4823      	ldr	r0, [pc, #140]	; (8000c8c <display7SEG+0x39c>)
 8000c00:	f001 f869 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000c04:	2200      	movs	r2, #0
 8000c06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c0a:	4820      	ldr	r0, [pc, #128]	; (8000c8c <display7SEG+0x39c>)
 8000c0c:	f001 f863 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 8000c10:	2200      	movs	r2, #0
 8000c12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c16:	481d      	ldr	r0, [pc, #116]	; (8000c8c <display7SEG+0x39c>)
 8000c18:	f001 f85d 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c22:	481a      	ldr	r0, [pc, #104]	; (8000c8c <display7SEG+0x39c>)
 8000c24:	f001 f857 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c2e:	4817      	ldr	r0, [pc, #92]	; (8000c8c <display7SEG+0x39c>)
 8000c30:	f001 f851 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000c34:	e02d      	b.n	8000c92 <display7SEG+0x3a2>
		case 9:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000c36:	2200      	movs	r2, #0
 8000c38:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c3c:	4813      	ldr	r0, [pc, #76]	; (8000c8c <display7SEG+0x39c>)
 8000c3e:	f001 f84a 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000c42:	2200      	movs	r2, #0
 8000c44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c48:	4810      	ldr	r0, [pc, #64]	; (8000c8c <display7SEG+0x39c>)
 8000c4a:	f001 f844 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c54:	480d      	ldr	r0, [pc, #52]	; (8000c8c <display7SEG+0x39c>)
 8000c56:	f001 f83e 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c60:	480a      	ldr	r0, [pc, #40]	; (8000c8c <display7SEG+0x39c>)
 8000c62:	f001 f838 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8000c66:	2201      	movs	r2, #1
 8000c68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c6c:	4807      	ldr	r0, [pc, #28]	; (8000c8c <display7SEG+0x39c>)
 8000c6e:	f001 f832 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c78:	4804      	ldr	r0, [pc, #16]	; (8000c8c <display7SEG+0x39c>)
 8000c7a:	f001 f82c 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c84:	4801      	ldr	r0, [pc, #4]	; (8000c8c <display7SEG+0x39c>)
 8000c86:	f001 f826 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000c8a:	e002      	b.n	8000c92 <display7SEG+0x3a2>
 8000c8c:	40010800 	.word	0x40010800
		default:
			break;
 8000c90:	bf00      	nop
	}
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop

08000c9c <display7SEG1>:
void display7SEG1(int counter){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, RESET);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	48bf      	ldr	r0, [pc, #764]	; (8000fa8 <display7SEG1+0x30c>)
 8000caa:	f001 f814 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2102      	movs	r1, #2
 8000cb2:	48bd      	ldr	r0, [pc, #756]	; (8000fa8 <display7SEG1+0x30c>)
 8000cb4:	f001 f80f 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2104      	movs	r1, #4
 8000cbc:	48ba      	ldr	r0, [pc, #744]	; (8000fa8 <display7SEG1+0x30c>)
 8000cbe:	f001 f80a 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2108      	movs	r1, #8
 8000cc6:	48b8      	ldr	r0, [pc, #736]	; (8000fa8 <display7SEG1+0x30c>)
 8000cc8:	f001 f805 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, RESET);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2110      	movs	r1, #16
 8000cd0:	48b5      	ldr	r0, [pc, #724]	; (8000fa8 <display7SEG1+0x30c>)
 8000cd2:	f001 f800 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, RESET);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	2120      	movs	r1, #32
 8000cda:	48b3      	ldr	r0, [pc, #716]	; (8000fa8 <display7SEG1+0x30c>)
 8000cdc:	f000 fffb 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, RESET);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	2140      	movs	r1, #64	; 0x40
 8000ce4:	48b0      	ldr	r0, [pc, #704]	; (8000fa8 <display7SEG1+0x30c>)
 8000ce6:	f000 fff6 	bl	8001cd6 <HAL_GPIO_WritePin>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2b09      	cmp	r3, #9
 8000cee:	f200 8181 	bhi.w	8000ff4 <display7SEG1+0x358>
 8000cf2:	a201      	add	r2, pc, #4	; (adr r2, 8000cf8 <display7SEG1+0x5c>)
 8000cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cf8:	08000d21 	.word	0x08000d21
 8000cfc:	08000d69 	.word	0x08000d69
 8000d00:	08000db1 	.word	0x08000db1
 8000d04:	08000df9 	.word	0x08000df9
 8000d08:	08000e41 	.word	0x08000e41
 8000d0c:	08000e89 	.word	0x08000e89
 8000d10:	08000ed1 	.word	0x08000ed1
 8000d14:	08000f19 	.word	0x08000f19
 8000d18:	08000f61 	.word	0x08000f61
 8000d1c:	08000fad 	.word	0x08000fad
	switch(counter){
		case 0:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, RESET);
 8000d20:	2200      	movs	r2, #0
 8000d22:	2101      	movs	r1, #1
 8000d24:	48a0      	ldr	r0, [pc, #640]	; (8000fa8 <display7SEG1+0x30c>)
 8000d26:	f000 ffd6 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, RESET);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2102      	movs	r1, #2
 8000d2e:	489e      	ldr	r0, [pc, #632]	; (8000fa8 <display7SEG1+0x30c>)
 8000d30:	f000 ffd1 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, RESET);
 8000d34:	2200      	movs	r2, #0
 8000d36:	2104      	movs	r1, #4
 8000d38:	489b      	ldr	r0, [pc, #620]	; (8000fa8 <display7SEG1+0x30c>)
 8000d3a:	f000 ffcc 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, RESET);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2108      	movs	r1, #8
 8000d42:	4899      	ldr	r0, [pc, #612]	; (8000fa8 <display7SEG1+0x30c>)
 8000d44:	f000 ffc7 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, RESET);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2110      	movs	r1, #16
 8000d4c:	4896      	ldr	r0, [pc, #600]	; (8000fa8 <display7SEG1+0x30c>)
 8000d4e:	f000 ffc2 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, RESET);
 8000d52:	2200      	movs	r2, #0
 8000d54:	2120      	movs	r1, #32
 8000d56:	4894      	ldr	r0, [pc, #592]	; (8000fa8 <display7SEG1+0x30c>)
 8000d58:	f000 ffbd 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, SET);
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	2140      	movs	r1, #64	; 0x40
 8000d60:	4891      	ldr	r0, [pc, #580]	; (8000fa8 <display7SEG1+0x30c>)
 8000d62:	f000 ffb8 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000d66:	e146      	b.n	8000ff6 <display7SEG1+0x35a>
		case 1:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, SET);
 8000d68:	2201      	movs	r2, #1
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	488e      	ldr	r0, [pc, #568]	; (8000fa8 <display7SEG1+0x30c>)
 8000d6e:	f000 ffb2 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, RESET);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2102      	movs	r1, #2
 8000d76:	488c      	ldr	r0, [pc, #560]	; (8000fa8 <display7SEG1+0x30c>)
 8000d78:	f000 ffad 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, RESET);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2104      	movs	r1, #4
 8000d80:	4889      	ldr	r0, [pc, #548]	; (8000fa8 <display7SEG1+0x30c>)
 8000d82:	f000 ffa8 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, SET);
 8000d86:	2201      	movs	r2, #1
 8000d88:	2108      	movs	r1, #8
 8000d8a:	4887      	ldr	r0, [pc, #540]	; (8000fa8 <display7SEG1+0x30c>)
 8000d8c:	f000 ffa3 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, SET);
 8000d90:	2201      	movs	r2, #1
 8000d92:	2110      	movs	r1, #16
 8000d94:	4884      	ldr	r0, [pc, #528]	; (8000fa8 <display7SEG1+0x30c>)
 8000d96:	f000 ff9e 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, SET);
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	2120      	movs	r1, #32
 8000d9e:	4882      	ldr	r0, [pc, #520]	; (8000fa8 <display7SEG1+0x30c>)
 8000da0:	f000 ff99 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, SET);
 8000da4:	2201      	movs	r2, #1
 8000da6:	2140      	movs	r1, #64	; 0x40
 8000da8:	487f      	ldr	r0, [pc, #508]	; (8000fa8 <display7SEG1+0x30c>)
 8000daa:	f000 ff94 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000dae:	e122      	b.n	8000ff6 <display7SEG1+0x35a>
		case 2:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, RESET);
 8000db0:	2200      	movs	r2, #0
 8000db2:	2101      	movs	r1, #1
 8000db4:	487c      	ldr	r0, [pc, #496]	; (8000fa8 <display7SEG1+0x30c>)
 8000db6:	f000 ff8e 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, RESET);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	2102      	movs	r1, #2
 8000dbe:	487a      	ldr	r0, [pc, #488]	; (8000fa8 <display7SEG1+0x30c>)
 8000dc0:	f000 ff89 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, SET);
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	2104      	movs	r1, #4
 8000dc8:	4877      	ldr	r0, [pc, #476]	; (8000fa8 <display7SEG1+0x30c>)
 8000dca:	f000 ff84 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, RESET);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	2108      	movs	r1, #8
 8000dd2:	4875      	ldr	r0, [pc, #468]	; (8000fa8 <display7SEG1+0x30c>)
 8000dd4:	f000 ff7f 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, RESET);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	2110      	movs	r1, #16
 8000ddc:	4872      	ldr	r0, [pc, #456]	; (8000fa8 <display7SEG1+0x30c>)
 8000dde:	f000 ff7a 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, SET);
 8000de2:	2201      	movs	r2, #1
 8000de4:	2120      	movs	r1, #32
 8000de6:	4870      	ldr	r0, [pc, #448]	; (8000fa8 <display7SEG1+0x30c>)
 8000de8:	f000 ff75 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, RESET);
 8000dec:	2200      	movs	r2, #0
 8000dee:	2140      	movs	r1, #64	; 0x40
 8000df0:	486d      	ldr	r0, [pc, #436]	; (8000fa8 <display7SEG1+0x30c>)
 8000df2:	f000 ff70 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000df6:	e0fe      	b.n	8000ff6 <display7SEG1+0x35a>
		case 3:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, RESET);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	486a      	ldr	r0, [pc, #424]	; (8000fa8 <display7SEG1+0x30c>)
 8000dfe:	f000 ff6a 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, RESET);
 8000e02:	2200      	movs	r2, #0
 8000e04:	2102      	movs	r1, #2
 8000e06:	4868      	ldr	r0, [pc, #416]	; (8000fa8 <display7SEG1+0x30c>)
 8000e08:	f000 ff65 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, RESET);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2104      	movs	r1, #4
 8000e10:	4865      	ldr	r0, [pc, #404]	; (8000fa8 <display7SEG1+0x30c>)
 8000e12:	f000 ff60 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, RESET);
 8000e16:	2200      	movs	r2, #0
 8000e18:	2108      	movs	r1, #8
 8000e1a:	4863      	ldr	r0, [pc, #396]	; (8000fa8 <display7SEG1+0x30c>)
 8000e1c:	f000 ff5b 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, SET);
 8000e20:	2201      	movs	r2, #1
 8000e22:	2110      	movs	r1, #16
 8000e24:	4860      	ldr	r0, [pc, #384]	; (8000fa8 <display7SEG1+0x30c>)
 8000e26:	f000 ff56 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, SET);
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	2120      	movs	r1, #32
 8000e2e:	485e      	ldr	r0, [pc, #376]	; (8000fa8 <display7SEG1+0x30c>)
 8000e30:	f000 ff51 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, RESET);
 8000e34:	2200      	movs	r2, #0
 8000e36:	2140      	movs	r1, #64	; 0x40
 8000e38:	485b      	ldr	r0, [pc, #364]	; (8000fa8 <display7SEG1+0x30c>)
 8000e3a:	f000 ff4c 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000e3e:	e0da      	b.n	8000ff6 <display7SEG1+0x35a>
		case 4:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, SET);
 8000e40:	2201      	movs	r2, #1
 8000e42:	2101      	movs	r1, #1
 8000e44:	4858      	ldr	r0, [pc, #352]	; (8000fa8 <display7SEG1+0x30c>)
 8000e46:	f000 ff46 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, RESET);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2102      	movs	r1, #2
 8000e4e:	4856      	ldr	r0, [pc, #344]	; (8000fa8 <display7SEG1+0x30c>)
 8000e50:	f000 ff41 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, RESET);
 8000e54:	2200      	movs	r2, #0
 8000e56:	2104      	movs	r1, #4
 8000e58:	4853      	ldr	r0, [pc, #332]	; (8000fa8 <display7SEG1+0x30c>)
 8000e5a:	f000 ff3c 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, SET);
 8000e5e:	2201      	movs	r2, #1
 8000e60:	2108      	movs	r1, #8
 8000e62:	4851      	ldr	r0, [pc, #324]	; (8000fa8 <display7SEG1+0x30c>)
 8000e64:	f000 ff37 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, SET);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2110      	movs	r1, #16
 8000e6c:	484e      	ldr	r0, [pc, #312]	; (8000fa8 <display7SEG1+0x30c>)
 8000e6e:	f000 ff32 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, RESET);
 8000e72:	2200      	movs	r2, #0
 8000e74:	2120      	movs	r1, #32
 8000e76:	484c      	ldr	r0, [pc, #304]	; (8000fa8 <display7SEG1+0x30c>)
 8000e78:	f000 ff2d 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, RESET);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	2140      	movs	r1, #64	; 0x40
 8000e80:	4849      	ldr	r0, [pc, #292]	; (8000fa8 <display7SEG1+0x30c>)
 8000e82:	f000 ff28 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000e86:	e0b6      	b.n	8000ff6 <display7SEG1+0x35a>
		case 5:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, RESET);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	2101      	movs	r1, #1
 8000e8c:	4846      	ldr	r0, [pc, #280]	; (8000fa8 <display7SEG1+0x30c>)
 8000e8e:	f000 ff22 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, SET);
 8000e92:	2201      	movs	r2, #1
 8000e94:	2102      	movs	r1, #2
 8000e96:	4844      	ldr	r0, [pc, #272]	; (8000fa8 <display7SEG1+0x30c>)
 8000e98:	f000 ff1d 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2104      	movs	r1, #4
 8000ea0:	4841      	ldr	r0, [pc, #260]	; (8000fa8 <display7SEG1+0x30c>)
 8000ea2:	f000 ff18 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2108      	movs	r1, #8
 8000eaa:	483f      	ldr	r0, [pc, #252]	; (8000fa8 <display7SEG1+0x30c>)
 8000eac:	f000 ff13 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, SET);
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	2110      	movs	r1, #16
 8000eb4:	483c      	ldr	r0, [pc, #240]	; (8000fa8 <display7SEG1+0x30c>)
 8000eb6:	f000 ff0e 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, RESET);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2120      	movs	r1, #32
 8000ebe:	483a      	ldr	r0, [pc, #232]	; (8000fa8 <display7SEG1+0x30c>)
 8000ec0:	f000 ff09 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, RESET);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2140      	movs	r1, #64	; 0x40
 8000ec8:	4837      	ldr	r0, [pc, #220]	; (8000fa8 <display7SEG1+0x30c>)
 8000eca:	f000 ff04 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000ece:	e092      	b.n	8000ff6 <display7SEG1+0x35a>
		case 6:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, RESET);
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	4834      	ldr	r0, [pc, #208]	; (8000fa8 <display7SEG1+0x30c>)
 8000ed6:	f000 fefe 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, SET);
 8000eda:	2201      	movs	r2, #1
 8000edc:	2102      	movs	r1, #2
 8000ede:	4832      	ldr	r0, [pc, #200]	; (8000fa8 <display7SEG1+0x30c>)
 8000ee0:	f000 fef9 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, RESET);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2104      	movs	r1, #4
 8000ee8:	482f      	ldr	r0, [pc, #188]	; (8000fa8 <display7SEG1+0x30c>)
 8000eea:	f000 fef4 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, RESET);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2108      	movs	r1, #8
 8000ef2:	482d      	ldr	r0, [pc, #180]	; (8000fa8 <display7SEG1+0x30c>)
 8000ef4:	f000 feef 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, RESET);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2110      	movs	r1, #16
 8000efc:	482a      	ldr	r0, [pc, #168]	; (8000fa8 <display7SEG1+0x30c>)
 8000efe:	f000 feea 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, RESET);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2120      	movs	r1, #32
 8000f06:	4828      	ldr	r0, [pc, #160]	; (8000fa8 <display7SEG1+0x30c>)
 8000f08:	f000 fee5 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2140      	movs	r1, #64	; 0x40
 8000f10:	4825      	ldr	r0, [pc, #148]	; (8000fa8 <display7SEG1+0x30c>)
 8000f12:	f000 fee0 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000f16:	e06e      	b.n	8000ff6 <display7SEG1+0x35a>
		case 7:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	4822      	ldr	r0, [pc, #136]	; (8000fa8 <display7SEG1+0x30c>)
 8000f1e:	f000 feda 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, RESET);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2102      	movs	r1, #2
 8000f26:	4820      	ldr	r0, [pc, #128]	; (8000fa8 <display7SEG1+0x30c>)
 8000f28:	f000 fed5 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, RESET);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2104      	movs	r1, #4
 8000f30:	481d      	ldr	r0, [pc, #116]	; (8000fa8 <display7SEG1+0x30c>)
 8000f32:	f000 fed0 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, SET);
 8000f36:	2201      	movs	r2, #1
 8000f38:	2108      	movs	r1, #8
 8000f3a:	481b      	ldr	r0, [pc, #108]	; (8000fa8 <display7SEG1+0x30c>)
 8000f3c:	f000 fecb 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, SET);
 8000f40:	2201      	movs	r2, #1
 8000f42:	2110      	movs	r1, #16
 8000f44:	4818      	ldr	r0, [pc, #96]	; (8000fa8 <display7SEG1+0x30c>)
 8000f46:	f000 fec6 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, SET);
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	2120      	movs	r1, #32
 8000f4e:	4816      	ldr	r0, [pc, #88]	; (8000fa8 <display7SEG1+0x30c>)
 8000f50:	f000 fec1 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, SET);
 8000f54:	2201      	movs	r2, #1
 8000f56:	2140      	movs	r1, #64	; 0x40
 8000f58:	4813      	ldr	r0, [pc, #76]	; (8000fa8 <display7SEG1+0x30c>)
 8000f5a:	f000 febc 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000f5e:	e04a      	b.n	8000ff6 <display7SEG1+0x35a>
		case 8:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, RESET);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2101      	movs	r1, #1
 8000f64:	4810      	ldr	r0, [pc, #64]	; (8000fa8 <display7SEG1+0x30c>)
 8000f66:	f000 feb6 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2102      	movs	r1, #2
 8000f6e:	480e      	ldr	r0, [pc, #56]	; (8000fa8 <display7SEG1+0x30c>)
 8000f70:	f000 feb1 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, RESET);
 8000f74:	2200      	movs	r2, #0
 8000f76:	2104      	movs	r1, #4
 8000f78:	480b      	ldr	r0, [pc, #44]	; (8000fa8 <display7SEG1+0x30c>)
 8000f7a:	f000 feac 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, RESET);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	2108      	movs	r1, #8
 8000f82:	4809      	ldr	r0, [pc, #36]	; (8000fa8 <display7SEG1+0x30c>)
 8000f84:	f000 fea7 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, RESET);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2110      	movs	r1, #16
 8000f8c:	4806      	ldr	r0, [pc, #24]	; (8000fa8 <display7SEG1+0x30c>)
 8000f8e:	f000 fea2 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, RESET);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2120      	movs	r1, #32
 8000f96:	4804      	ldr	r0, [pc, #16]	; (8000fa8 <display7SEG1+0x30c>)
 8000f98:	f000 fe9d 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, RESET);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2140      	movs	r1, #64	; 0x40
 8000fa0:	4801      	ldr	r0, [pc, #4]	; (8000fa8 <display7SEG1+0x30c>)
 8000fa2:	f000 fe98 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000fa6:	e026      	b.n	8000ff6 <display7SEG1+0x35a>
 8000fa8:	40010c00 	.word	0x40010c00
		case 9:
			HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, RESET);
 8000fac:	2200      	movs	r2, #0
 8000fae:	2101      	movs	r1, #1
 8000fb0:	4813      	ldr	r0, [pc, #76]	; (8001000 <display7SEG1+0x364>)
 8000fb2:	f000 fe90 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, RESET);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2102      	movs	r1, #2
 8000fba:	4811      	ldr	r0, [pc, #68]	; (8001000 <display7SEG1+0x364>)
 8000fbc:	f000 fe8b 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, RESET);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2104      	movs	r1, #4
 8000fc4:	480e      	ldr	r0, [pc, #56]	; (8001000 <display7SEG1+0x364>)
 8000fc6:	f000 fe86 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, RESET);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2108      	movs	r1, #8
 8000fce:	480c      	ldr	r0, [pc, #48]	; (8001000 <display7SEG1+0x364>)
 8000fd0:	f000 fe81 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, SET);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	2110      	movs	r1, #16
 8000fd8:	4809      	ldr	r0, [pc, #36]	; (8001000 <display7SEG1+0x364>)
 8000fda:	f000 fe7c 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2120      	movs	r1, #32
 8000fe2:	4807      	ldr	r0, [pc, #28]	; (8001000 <display7SEG1+0x364>)
 8000fe4:	f000 fe77 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, RESET);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2140      	movs	r1, #64	; 0x40
 8000fec:	4804      	ldr	r0, [pc, #16]	; (8001000 <display7SEG1+0x364>)
 8000fee:	f000 fe72 	bl	8001cd6 <HAL_GPIO_WritePin>
			break;
 8000ff2:	e000      	b.n	8000ff6 <display7SEG1+0x35a>
		default:
			break;
 8000ff4:	bf00      	nop
	}
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40010c00 	.word	0x40010c00

08001004 <update7SEG_Value1>:
void update7SEG_Value1 (int index, int data){
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]
	switch (index){
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d003      	beq.n	800101c <update7SEG_Value1+0x18>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2b01      	cmp	r3, #1
 8001018:	d017      	beq.n	800104a <update7SEG_Value1+0x46>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
			display7SEG(data%10);
			break;

		default:
			break;
 800101a:	e032      	b.n	8001082 <update7SEG_Value1+0x7e>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 800101c:	2200      	movs	r2, #0
 800101e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001022:	481a      	ldr	r0, [pc, #104]	; (800108c <update7SEG_Value1+0x88>)
 8001024:	f000 fe57 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001028:	2201      	movs	r2, #1
 800102a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800102e:	4817      	ldr	r0, [pc, #92]	; (800108c <update7SEG_Value1+0x88>)
 8001030:	f000 fe51 	bl	8001cd6 <HAL_GPIO_WritePin>
			display7SEG(data/10);
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	4a16      	ldr	r2, [pc, #88]	; (8001090 <update7SEG_Value1+0x8c>)
 8001038:	fb82 1203 	smull	r1, r2, r2, r3
 800103c:	1092      	asrs	r2, r2, #2
 800103e:	17db      	asrs	r3, r3, #31
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fc54 	bl	80008f0 <display7SEG>
			break;
 8001048:	e01b      	b.n	8001082 <update7SEG_Value1+0x7e>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 800104a:	2201      	movs	r2, #1
 800104c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001050:	480e      	ldr	r0, [pc, #56]	; (800108c <update7SEG_Value1+0x88>)
 8001052:	f000 fe40 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8001056:	2200      	movs	r2, #0
 8001058:	f44f 7100 	mov.w	r1, #512	; 0x200
 800105c:	480b      	ldr	r0, [pc, #44]	; (800108c <update7SEG_Value1+0x88>)
 800105e:	f000 fe3a 	bl	8001cd6 <HAL_GPIO_WritePin>
			display7SEG(data%10);
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	4b0a      	ldr	r3, [pc, #40]	; (8001090 <update7SEG_Value1+0x8c>)
 8001066:	fb83 1302 	smull	r1, r3, r3, r2
 800106a:	1099      	asrs	r1, r3, #2
 800106c:	17d3      	asrs	r3, r2, #31
 800106e:	1ac9      	subs	r1, r1, r3
 8001070:	460b      	mov	r3, r1
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	440b      	add	r3, r1
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	1ad1      	subs	r1, r2, r3
 800107a:	4608      	mov	r0, r1
 800107c:	f7ff fc38 	bl	80008f0 <display7SEG>
			break;
 8001080:	bf00      	nop
	}
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40010c00 	.word	0x40010c00
 8001090:	66666667 	.word	0x66666667

08001094 <update7SEG_Value2>:
void update7SEG_Value2 (int index, int data){
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
	switch(index){
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b02      	cmp	r3, #2
 80010a2:	d003      	beq.n	80010ac <update7SEG_Value2+0x18>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b03      	cmp	r3, #3
 80010a8:	d017      	beq.n	80010da <update7SEG_Value2+0x46>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
			display7SEG1(data%10);
			break;
		default:
			break;
 80010aa:	e032      	b.n	8001112 <update7SEG_Value2+0x7e>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80010ac:	2200      	movs	r2, #0
 80010ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010b2:	481a      	ldr	r0, [pc, #104]	; (800111c <update7SEG_Value2+0x88>)
 80010b4:	f000 fe0f 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80010b8:	2201      	movs	r2, #1
 80010ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010be:	4817      	ldr	r0, [pc, #92]	; (800111c <update7SEG_Value2+0x88>)
 80010c0:	f000 fe09 	bl	8001cd6 <HAL_GPIO_WritePin>
			display7SEG1(data/10);
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	4a16      	ldr	r2, [pc, #88]	; (8001120 <update7SEG_Value2+0x8c>)
 80010c8:	fb82 1203 	smull	r1, r2, r2, r3
 80010cc:	1092      	asrs	r2, r2, #2
 80010ce:	17db      	asrs	r3, r3, #31
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fde2 	bl	8000c9c <display7SEG1>
			break;
 80010d8:	e01b      	b.n	8001112 <update7SEG_Value2+0x7e>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80010da:	2201      	movs	r2, #1
 80010dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010e0:	480e      	ldr	r0, [pc, #56]	; (800111c <update7SEG_Value2+0x88>)
 80010e2:	f000 fdf8 	bl	8001cd6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80010e6:	2200      	movs	r2, #0
 80010e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010ec:	480b      	ldr	r0, [pc, #44]	; (800111c <update7SEG_Value2+0x88>)
 80010ee:	f000 fdf2 	bl	8001cd6 <HAL_GPIO_WritePin>
			display7SEG1(data%10);
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	4b0a      	ldr	r3, [pc, #40]	; (8001120 <update7SEG_Value2+0x8c>)
 80010f6:	fb83 1302 	smull	r1, r3, r3, r2
 80010fa:	1099      	asrs	r1, r3, #2
 80010fc:	17d3      	asrs	r3, r2, #31
 80010fe:	1ac9      	subs	r1, r1, r3
 8001100:	460b      	mov	r3, r1
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	440b      	add	r3, r1
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	1ad1      	subs	r1, r2, r3
 800110a:	4608      	mov	r0, r1
 800110c:	f7ff fdc6 	bl	8000c9c <display7SEG1>
			break;
 8001110:	bf00      	nop
	}
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40010c00 	.word	0x40010c00
 8001120:	66666667 	.word	0x66666667

08001124 <seg1>:
void seg1(){
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
	update7SEG_Value1(SEG1_VALUE, ledRoad1);
 8001128:	4b06      	ldr	r3, [pc, #24]	; (8001144 <seg1+0x20>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4619      	mov	r1, r3
 800112e:	2000      	movs	r0, #0
 8001130:	f7ff ff68 	bl	8001004 <update7SEG_Value1>
	update7SEG_Value2(SEG3_VALUE, ledRoad2);
 8001134:	4b04      	ldr	r3, [pc, #16]	; (8001148 <seg1+0x24>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4619      	mov	r1, r3
 800113a:	2002      	movs	r0, #2
 800113c:	f7ff ffaa 	bl	8001094 <update7SEG_Value2>
}
 8001140:	bf00      	nop
 8001142:	bd80      	pop	{r7, pc}
 8001144:	200000b0 	.word	0x200000b0
 8001148:	200000a4 	.word	0x200000a4

0800114c <seg2>:
void seg2(){
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
	update7SEG_Value1(SEG2_VALUE, ledRoad1);
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <seg2+0x20>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4619      	mov	r1, r3
 8001156:	2001      	movs	r0, #1
 8001158:	f7ff ff54 	bl	8001004 <update7SEG_Value1>
	update7SEG_Value2(SEG4_VALUE, ledRoad2);
 800115c:	4b04      	ldr	r3, [pc, #16]	; (8001170 <seg2+0x24>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4619      	mov	r1, r3
 8001162:	2003      	movs	r0, #3
 8001164:	f7ff ff96 	bl	8001094 <update7SEG_Value2>
}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}
 800116c:	200000b0 	.word	0x200000b0
 8001170:	200000a4 	.word	0x200000a4

08001174 <blinkRed_Led>:
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, 1);
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, 1);
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, 1);
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, 1);
}
void blinkRed_Led(){
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(RED1_GPIO_Port, RED1_Pin);
 8001178:	2101      	movs	r1, #1
 800117a:	480e      	ldr	r0, [pc, #56]	; (80011b4 <blinkRed_Led+0x40>)
 800117c:	f000 fdc3 	bl	8001d06 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(RED2_GPIO_Port, RED2_Pin);
 8001180:	2108      	movs	r1, #8
 8001182:	480c      	ldr	r0, [pc, #48]	; (80011b4 <blinkRed_Led+0x40>)
 8001184:	f000 fdbf 	bl	8001d06 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, 0);
 8001188:	2200      	movs	r2, #0
 800118a:	2102      	movs	r1, #2
 800118c:	4809      	ldr	r0, [pc, #36]	; (80011b4 <blinkRed_Led+0x40>)
 800118e:	f000 fda2 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, 0);
 8001192:	2200      	movs	r2, #0
 8001194:	2104      	movs	r1, #4
 8001196:	4807      	ldr	r0, [pc, #28]	; (80011b4 <blinkRed_Led+0x40>)
 8001198:	f000 fd9d 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, 0);
 800119c:	2200      	movs	r2, #0
 800119e:	2110      	movs	r1, #16
 80011a0:	4804      	ldr	r0, [pc, #16]	; (80011b4 <blinkRed_Led+0x40>)
 80011a2:	f000 fd98 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2120      	movs	r1, #32
 80011aa:	4802      	ldr	r0, [pc, #8]	; (80011b4 <blinkRed_Led+0x40>)
 80011ac:	f000 fd93 	bl	8001cd6 <HAL_GPIO_WritePin>
}
 80011b0:	bf00      	nop
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	40010800 	.word	0x40010800

080011b8 <blinkYellow_Led>:
void blinkYellow_Led(){
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(YELLOW1_GPIO_Port, YELLOW1_Pin);
 80011bc:	2102      	movs	r1, #2
 80011be:	480e      	ldr	r0, [pc, #56]	; (80011f8 <blinkYellow_Led+0x40>)
 80011c0:	f000 fda1 	bl	8001d06 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(YELLOW2_GPIO_Port, YELLOW2_Pin);
 80011c4:	2110      	movs	r1, #16
 80011c6:	480c      	ldr	r0, [pc, #48]	; (80011f8 <blinkYellow_Led+0x40>)
 80011c8:	f000 fd9d 	bl	8001d06 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, 0);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2101      	movs	r1, #1
 80011d0:	4809      	ldr	r0, [pc, #36]	; (80011f8 <blinkYellow_Led+0x40>)
 80011d2:	f000 fd80 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, 0);
 80011d6:	2200      	movs	r2, #0
 80011d8:	2104      	movs	r1, #4
 80011da:	4807      	ldr	r0, [pc, #28]	; (80011f8 <blinkYellow_Led+0x40>)
 80011dc:	f000 fd7b 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, 0);
 80011e0:	2200      	movs	r2, #0
 80011e2:	2108      	movs	r1, #8
 80011e4:	4804      	ldr	r0, [pc, #16]	; (80011f8 <blinkYellow_Led+0x40>)
 80011e6:	f000 fd76 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, 0);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2120      	movs	r1, #32
 80011ee:	4802      	ldr	r0, [pc, #8]	; (80011f8 <blinkYellow_Led+0x40>)
 80011f0:	f000 fd71 	bl	8001cd6 <HAL_GPIO_WritePin>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40010800 	.word	0x40010800

080011fc <blinkGreen_Led>:
void blinkGreen_Led(){
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GREEN1_GPIO_Port, GREEN1_Pin);
 8001200:	2104      	movs	r1, #4
 8001202:	480e      	ldr	r0, [pc, #56]	; (800123c <blinkGreen_Led+0x40>)
 8001204:	f000 fd7f 	bl	8001d06 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GREEN2_GPIO_Port, GREEN2_Pin);
 8001208:	2120      	movs	r1, #32
 800120a:	480c      	ldr	r0, [pc, #48]	; (800123c <blinkGreen_Led+0x40>)
 800120c:	f000 fd7b 	bl	8001d06 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, 0);
 8001210:	2200      	movs	r2, #0
 8001212:	2101      	movs	r1, #1
 8001214:	4809      	ldr	r0, [pc, #36]	; (800123c <blinkGreen_Led+0x40>)
 8001216:	f000 fd5e 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2102      	movs	r1, #2
 800121e:	4807      	ldr	r0, [pc, #28]	; (800123c <blinkGreen_Led+0x40>)
 8001220:	f000 fd59 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, 0);
 8001224:	2200      	movs	r2, #0
 8001226:	2108      	movs	r1, #8
 8001228:	4804      	ldr	r0, [pc, #16]	; (800123c <blinkGreen_Led+0x40>)
 800122a:	f000 fd54 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, 0);
 800122e:	2200      	movs	r2, #0
 8001230:	2110      	movs	r1, #16
 8001232:	4802      	ldr	r0, [pc, #8]	; (800123c <blinkGreen_Led+0x40>)
 8001234:	f000 fd4f 	bl	8001cd6 <HAL_GPIO_WritePin>
}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40010800 	.word	0x40010800

08001240 <setRed1>:

void setRed1(){
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, 1);
 8001244:	2201      	movs	r2, #1
 8001246:	2101      	movs	r1, #1
 8001248:	4807      	ldr	r0, [pc, #28]	; (8001268 <setRed1+0x28>)
 800124a:	f000 fd44 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, 0);
 800124e:	2200      	movs	r2, #0
 8001250:	2102      	movs	r1, #2
 8001252:	4805      	ldr	r0, [pc, #20]	; (8001268 <setRed1+0x28>)
 8001254:	f000 fd3f 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, 0);
 8001258:	2200      	movs	r2, #0
 800125a:	2104      	movs	r1, #4
 800125c:	4802      	ldr	r0, [pc, #8]	; (8001268 <setRed1+0x28>)
 800125e:	f000 fd3a 	bl	8001cd6 <HAL_GPIO_WritePin>
}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40010800 	.word	0x40010800

0800126c <setYellow1>:
void setYellow1(){
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, 0);
 8001270:	2200      	movs	r2, #0
 8001272:	2101      	movs	r1, #1
 8001274:	4807      	ldr	r0, [pc, #28]	; (8001294 <setYellow1+0x28>)
 8001276:	f000 fd2e 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, 1);
 800127a:	2201      	movs	r2, #1
 800127c:	2102      	movs	r1, #2
 800127e:	4805      	ldr	r0, [pc, #20]	; (8001294 <setYellow1+0x28>)
 8001280:	f000 fd29 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, 0);
 8001284:	2200      	movs	r2, #0
 8001286:	2104      	movs	r1, #4
 8001288:	4802      	ldr	r0, [pc, #8]	; (8001294 <setYellow1+0x28>)
 800128a:	f000 fd24 	bl	8001cd6 <HAL_GPIO_WritePin>
}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	40010800 	.word	0x40010800

08001298 <setGreen1>:
void setGreen1(){
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED1_GPIO_Port, RED1_Pin, 0);
 800129c:	2200      	movs	r2, #0
 800129e:	2101      	movs	r1, #1
 80012a0:	4807      	ldr	r0, [pc, #28]	; (80012c0 <setGreen1+0x28>)
 80012a2:	f000 fd18 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW1_GPIO_Port, YELLOW1_Pin, 0);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2102      	movs	r1, #2
 80012aa:	4805      	ldr	r0, [pc, #20]	; (80012c0 <setGreen1+0x28>)
 80012ac:	f000 fd13 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN1_GPIO_Port, GREEN1_Pin, 1);
 80012b0:	2201      	movs	r2, #1
 80012b2:	2104      	movs	r1, #4
 80012b4:	4802      	ldr	r0, [pc, #8]	; (80012c0 <setGreen1+0x28>)
 80012b6:	f000 fd0e 	bl	8001cd6 <HAL_GPIO_WritePin>
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40010800 	.word	0x40010800

080012c4 <setRed2>:

void setRed2(){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, 1);
 80012c8:	2201      	movs	r2, #1
 80012ca:	2108      	movs	r1, #8
 80012cc:	4807      	ldr	r0, [pc, #28]	; (80012ec <setRed2+0x28>)
 80012ce:	f000 fd02 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, 0);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2110      	movs	r1, #16
 80012d6:	4805      	ldr	r0, [pc, #20]	; (80012ec <setRed2+0x28>)
 80012d8:	f000 fcfd 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, 0);
 80012dc:	2200      	movs	r2, #0
 80012de:	2120      	movs	r1, #32
 80012e0:	4802      	ldr	r0, [pc, #8]	; (80012ec <setRed2+0x28>)
 80012e2:	f000 fcf8 	bl	8001cd6 <HAL_GPIO_WritePin>
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40010800 	.word	0x40010800

080012f0 <setYellow2>:
void setYellow2(){
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, 0);
 80012f4:	2200      	movs	r2, #0
 80012f6:	2108      	movs	r1, #8
 80012f8:	4807      	ldr	r0, [pc, #28]	; (8001318 <setYellow2+0x28>)
 80012fa:	f000 fcec 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, 1);
 80012fe:	2201      	movs	r2, #1
 8001300:	2110      	movs	r1, #16
 8001302:	4805      	ldr	r0, [pc, #20]	; (8001318 <setYellow2+0x28>)
 8001304:	f000 fce7 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, 0);
 8001308:	2200      	movs	r2, #0
 800130a:	2120      	movs	r1, #32
 800130c:	4802      	ldr	r0, [pc, #8]	; (8001318 <setYellow2+0x28>)
 800130e:	f000 fce2 	bl	8001cd6 <HAL_GPIO_WritePin>
}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40010800 	.word	0x40010800

0800131c <setGreen2>:
void setGreen2(){
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED2_GPIO_Port, RED2_Pin, 0);
 8001320:	2200      	movs	r2, #0
 8001322:	2108      	movs	r1, #8
 8001324:	4807      	ldr	r0, [pc, #28]	; (8001344 <setGreen2+0x28>)
 8001326:	f000 fcd6 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW2_GPIO_Port, YELLOW2_Pin, 0);
 800132a:	2200      	movs	r2, #0
 800132c:	2110      	movs	r1, #16
 800132e:	4805      	ldr	r0, [pc, #20]	; (8001344 <setGreen2+0x28>)
 8001330:	f000 fcd1 	bl	8001cd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN2_GPIO_Port, GREEN2_Pin, 1);
 8001334:	2201      	movs	r2, #1
 8001336:	2120      	movs	r1, #32
 8001338:	4802      	ldr	r0, [pc, #8]	; (8001344 <setGreen2+0x28>)
 800133a:	f000 fccc 	bl	8001cd6 <HAL_GPIO_WritePin>
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40010800 	.word	0x40010800

08001348 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800134c:	f000 f9c2 	bl	80016d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001350:	f000 f80e 	bl	8001370 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001354:	f000 f894 	bl	8001480 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001358:	f000 f846 	bl	80013e8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800135c:	4803      	ldr	r0, [pc, #12]	; (800136c <main+0x24>)
 800135e:	f001 f917 	bl	8002590 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  initValue();
 8001362:	f7ff faa1 	bl	80008a8 <initValue>
  while (1)
  {
    /* USER CODE END WHILE */
	  modeRun();
 8001366:	f7ff f8c7 	bl	80004f8 <modeRun>
 800136a:	e7fc      	b.n	8001366 <main+0x1e>
 800136c:	200000b4 	.word	0x200000b4

08001370 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b090      	sub	sp, #64	; 0x40
 8001374:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001376:	f107 0318 	add.w	r3, r7, #24
 800137a:	2228      	movs	r2, #40	; 0x28
 800137c:	2100      	movs	r1, #0
 800137e:	4618      	mov	r0, r3
 8001380:	f001 fcb6 	bl	8002cf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]
 8001390:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001392:	2302      	movs	r3, #2
 8001394:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001396:	2301      	movs	r3, #1
 8001398:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800139a:	2310      	movs	r3, #16
 800139c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800139e:	2300      	movs	r3, #0
 80013a0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a2:	f107 0318 	add.w	r3, r7, #24
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 fcc6 	bl	8001d38 <HAL_RCC_OscConfig>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80013b2:	f000 f8d5 	bl	8001560 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013b6:	230f      	movs	r3, #15
 80013b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013ba:	2300      	movs	r3, #0
 80013bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013be:	2300      	movs	r3, #0
 80013c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013c2:	2300      	movs	r3, #0
 80013c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	2100      	movs	r1, #0
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 ff32 	bl	8002238 <HAL_RCC_ClockConfig>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80013da:	f000 f8c1 	bl	8001560 <Error_Handler>
  }
}
 80013de:	bf00      	nop
 80013e0:	3740      	adds	r7, #64	; 0x40
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
	...

080013e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ee:	f107 0308 	add.w	r3, r7, #8
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013fc:	463b      	mov	r3, r7
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001404:	4b1d      	ldr	r3, [pc, #116]	; (800147c <MX_TIM2_Init+0x94>)
 8001406:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800140a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800140c:	4b1b      	ldr	r3, [pc, #108]	; (800147c <MX_TIM2_Init+0x94>)
 800140e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001412:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001414:	4b19      	ldr	r3, [pc, #100]	; (800147c <MX_TIM2_Init+0x94>)
 8001416:	2200      	movs	r2, #0
 8001418:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800141a:	4b18      	ldr	r3, [pc, #96]	; (800147c <MX_TIM2_Init+0x94>)
 800141c:	2209      	movs	r2, #9
 800141e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001420:	4b16      	ldr	r3, [pc, #88]	; (800147c <MX_TIM2_Init+0x94>)
 8001422:	2200      	movs	r2, #0
 8001424:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001426:	4b15      	ldr	r3, [pc, #84]	; (800147c <MX_TIM2_Init+0x94>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800142c:	4813      	ldr	r0, [pc, #76]	; (800147c <MX_TIM2_Init+0x94>)
 800142e:	f001 f85f 	bl	80024f0 <HAL_TIM_Base_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001438:	f000 f892 	bl	8001560 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800143c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001440:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	4619      	mov	r1, r3
 8001448:	480c      	ldr	r0, [pc, #48]	; (800147c <MX_TIM2_Init+0x94>)
 800144a:	f001 f9dd 	bl	8002808 <HAL_TIM_ConfigClockSource>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001454:	f000 f884 	bl	8001560 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001458:	2300      	movs	r3, #0
 800145a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800145c:	2300      	movs	r3, #0
 800145e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001460:	463b      	mov	r3, r7
 8001462:	4619      	mov	r1, r3
 8001464:	4805      	ldr	r0, [pc, #20]	; (800147c <MX_TIM2_Init+0x94>)
 8001466:	f001 fbb5 	bl	8002bd4 <HAL_TIMEx_MasterConfigSynchronization>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001470:	f000 f876 	bl	8001560 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001474:	bf00      	nop
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	200000b4 	.word	0x200000b4

08001480 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001486:	f107 0308 	add.w	r3, r7, #8
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
 8001492:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001494:	4b29      	ldr	r3, [pc, #164]	; (800153c <MX_GPIO_Init+0xbc>)
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	4a28      	ldr	r2, [pc, #160]	; (800153c <MX_GPIO_Init+0xbc>)
 800149a:	f043 0304 	orr.w	r3, r3, #4
 800149e:	6193      	str	r3, [r2, #24]
 80014a0:	4b26      	ldr	r3, [pc, #152]	; (800153c <MX_GPIO_Init+0xbc>)
 80014a2:	699b      	ldr	r3, [r3, #24]
 80014a4:	f003 0304 	and.w	r3, r3, #4
 80014a8:	607b      	str	r3, [r7, #4]
 80014aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ac:	4b23      	ldr	r3, [pc, #140]	; (800153c <MX_GPIO_Init+0xbc>)
 80014ae:	699b      	ldr	r3, [r3, #24]
 80014b0:	4a22      	ldr	r2, [pc, #136]	; (800153c <MX_GPIO_Init+0xbc>)
 80014b2:	f043 0308 	orr.w	r3, r3, #8
 80014b6:	6193      	str	r3, [r2, #24]
 80014b8:	4b20      	ldr	r3, [pc, #128]	; (800153c <MX_GPIO_Init+0xbc>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	f003 0308 	and.w	r3, r3, #8
 80014c0:	603b      	str	r3, [r7, #0]
 80014c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 80014c4:	2200      	movs	r2, #0
 80014c6:	f64f 613f 	movw	r1, #65087	; 0xfe3f
 80014ca:	481d      	ldr	r0, [pc, #116]	; (8001540 <MX_GPIO_Init+0xc0>)
 80014cc:	f000 fc03 	bl	8001cd6 <HAL_GPIO_WritePin>
                          |YELLOW2_Pin|GREEN2_Pin|a_Pin|b_Pin
                          |c_Pin|d_Pin|e_Pin|f_Pin
                          |g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a1_Pin|b1_Pin|c1_Pin|EN2_Pin
 80014d0:	2200      	movs	r2, #0
 80014d2:	f640 717f 	movw	r1, #3967	; 0xf7f
 80014d6:	481b      	ldr	r0, [pc, #108]	; (8001544 <MX_GPIO_Init+0xc4>)
 80014d8:	f000 fbfd 	bl	8001cd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RED1_Pin YELLOW1_Pin GREEN1_Pin RED2_Pin
                           YELLOW2_Pin GREEN2_Pin a_Pin b_Pin
                           c_Pin d_Pin e_Pin f_Pin
                           g_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 80014dc:	f64f 633f 	movw	r3, #65087	; 0xfe3f
 80014e0:	60bb      	str	r3, [r7, #8]
                          |YELLOW2_Pin|GREEN2_Pin|a_Pin|b_Pin
                          |c_Pin|d_Pin|e_Pin|f_Pin
                          |g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e2:	2301      	movs	r3, #1
 80014e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ea:	2302      	movs	r3, #2
 80014ec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ee:	f107 0308 	add.w	r3, r7, #8
 80014f2:	4619      	mov	r1, r3
 80014f4:	4812      	ldr	r0, [pc, #72]	; (8001540 <MX_GPIO_Init+0xc0>)
 80014f6:	f000 fa5d 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : a1_Pin b1_Pin c1_Pin EN2_Pin
                           EN3_Pin d1_Pin e1_Pin f1_Pin
                           g1_Pin EN0_Pin EN1_Pin */
  GPIO_InitStruct.Pin = a1_Pin|b1_Pin|c1_Pin|EN2_Pin
 80014fa:	f640 737f 	movw	r3, #3967	; 0xf7f
 80014fe:	60bb      	str	r3, [r7, #8]
                          |EN3_Pin|d1_Pin|e1_Pin|f1_Pin
                          |g1_Pin|EN0_Pin|EN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001500:	2301      	movs	r3, #1
 8001502:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	2300      	movs	r3, #0
 8001506:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001508:	2302      	movs	r3, #2
 800150a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150c:	f107 0308 	add.w	r3, r7, #8
 8001510:	4619      	mov	r1, r3
 8001512:	480c      	ldr	r0, [pc, #48]	; (8001544 <MX_GPIO_Init+0xc4>)
 8001514:	f000 fa4e 	bl	80019b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 8001518:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800151c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001522:	2301      	movs	r3, #1
 8001524:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001526:	f107 0308 	add.w	r3, r7, #8
 800152a:	4619      	mov	r1, r3
 800152c:	4805      	ldr	r0, [pc, #20]	; (8001544 <MX_GPIO_Init+0xc4>)
 800152e:	f000 fa41 	bl	80019b4 <HAL_GPIO_Init>

}
 8001532:	bf00      	nop
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40021000 	.word	0x40021000
 8001540:	40010800 	.word	0x40010800
 8001544:	40010c00 	.word	0x40010c00

08001548 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
	timer_run();
 8001550:	f7fe feea 	bl	8000328 <timer_run>
	getKeyInput();
 8001554:	f7fe fe24 	bl	80001a0 <getKeyInput>
}
 8001558:	bf00      	nop
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001564:	b672      	cpsid	i
}
 8001566:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001568:	e7fe      	b.n	8001568 <Error_Handler+0x8>
	...

0800156c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800156c:	b480      	push	{r7}
 800156e:	b085      	sub	sp, #20
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001572:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <HAL_MspInit+0x5c>)
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	4a14      	ldr	r2, [pc, #80]	; (80015c8 <HAL_MspInit+0x5c>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6193      	str	r3, [r2, #24]
 800157e:	4b12      	ldr	r3, [pc, #72]	; (80015c8 <HAL_MspInit+0x5c>)
 8001580:	699b      	ldr	r3, [r3, #24]
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800158a:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <HAL_MspInit+0x5c>)
 800158c:	69db      	ldr	r3, [r3, #28]
 800158e:	4a0e      	ldr	r2, [pc, #56]	; (80015c8 <HAL_MspInit+0x5c>)
 8001590:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001594:	61d3      	str	r3, [r2, #28]
 8001596:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <HAL_MspInit+0x5c>)
 8001598:	69db      	ldr	r3, [r3, #28]
 800159a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80015a2:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <HAL_MspInit+0x60>)
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	4a04      	ldr	r2, [pc, #16]	; (80015cc <HAL_MspInit+0x60>)
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015be:	bf00      	nop
 80015c0:	3714      	adds	r7, #20
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr
 80015c8:	40021000 	.word	0x40021000
 80015cc:	40010000 	.word	0x40010000

080015d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015e0:	d113      	bne.n	800160a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015e2:	4b0c      	ldr	r3, [pc, #48]	; (8001614 <HAL_TIM_Base_MspInit+0x44>)
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	4a0b      	ldr	r2, [pc, #44]	; (8001614 <HAL_TIM_Base_MspInit+0x44>)
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	61d3      	str	r3, [r2, #28]
 80015ee:	4b09      	ldr	r3, [pc, #36]	; (8001614 <HAL_TIM_Base_MspInit+0x44>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2100      	movs	r1, #0
 80015fe:	201c      	movs	r0, #28
 8001600:	f000 f9a1 	bl	8001946 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001604:	201c      	movs	r0, #28
 8001606:	f000 f9ba 	bl	800197e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800160a:	bf00      	nop
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40021000 	.word	0x40021000

08001618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800161c:	e7fe      	b.n	800161c <NMI_Handler+0x4>

0800161e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001622:	e7fe      	b.n	8001622 <HardFault_Handler+0x4>

08001624 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001628:	e7fe      	b.n	8001628 <MemManage_Handler+0x4>

0800162a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800162e:	e7fe      	b.n	800162e <BusFault_Handler+0x4>

08001630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001634:	e7fe      	b.n	8001634 <UsageFault_Handler+0x4>

08001636 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001636:	b480      	push	{r7}
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr

08001642 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	46bd      	mov	sp, r7
 800164a:	bc80      	pop	{r7}
 800164c:	4770      	bx	lr

0800164e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800164e:	b480      	push	{r7}
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001652:	bf00      	nop
 8001654:	46bd      	mov	sp, r7
 8001656:	bc80      	pop	{r7}
 8001658:	4770      	bx	lr

0800165a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800165e:	f000 f87f 	bl	8001760 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
	...

08001668 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800166c:	4802      	ldr	r0, [pc, #8]	; (8001678 <TIM2_IRQHandler+0x10>)
 800166e:	f000 ffdb 	bl	8002628 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	200000b4 	.word	0x200000b4

0800167c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001680:	bf00      	nop
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr

08001688 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001688:	f7ff fff8 	bl	800167c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800168c:	480b      	ldr	r0, [pc, #44]	; (80016bc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800168e:	490c      	ldr	r1, [pc, #48]	; (80016c0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001690:	4a0c      	ldr	r2, [pc, #48]	; (80016c4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001692:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001694:	e002      	b.n	800169c <LoopCopyDataInit>

08001696 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001696:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001698:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800169a:	3304      	adds	r3, #4

0800169c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800169c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800169e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016a0:	d3f9      	bcc.n	8001696 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016a2:	4a09      	ldr	r2, [pc, #36]	; (80016c8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80016a4:	4c09      	ldr	r4, [pc, #36]	; (80016cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016a8:	e001      	b.n	80016ae <LoopFillZerobss>

080016aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016ac:	3204      	adds	r2, #4

080016ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016b0:	d3fb      	bcc.n	80016aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016b2:	f001 faf9 	bl	8002ca8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016b6:	f7ff fe47 	bl	8001348 <main>
  bx lr
 80016ba:	4770      	bx	lr
  ldr r0, =_sdata
 80016bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016c0:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 80016c4:	08002d44 	.word	0x08002d44
  ldr r2, =_sbss
 80016c8:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 80016cc:	20000100 	.word	0x20000100

080016d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016d0:	e7fe      	b.n	80016d0 <ADC1_2_IRQHandler>
	...

080016d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016d8:	4b08      	ldr	r3, [pc, #32]	; (80016fc <HAL_Init+0x28>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a07      	ldr	r2, [pc, #28]	; (80016fc <HAL_Init+0x28>)
 80016de:	f043 0310 	orr.w	r3, r3, #16
 80016e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016e4:	2003      	movs	r0, #3
 80016e6:	f000 f923 	bl	8001930 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ea:	200f      	movs	r0, #15
 80016ec:	f000 f808 	bl	8001700 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016f0:	f7ff ff3c 	bl	800156c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40022000 	.word	0x40022000

08001700 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001708:	4b12      	ldr	r3, [pc, #72]	; (8001754 <HAL_InitTick+0x54>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b12      	ldr	r3, [pc, #72]	; (8001758 <HAL_InitTick+0x58>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	4619      	mov	r1, r3
 8001712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001716:	fbb3 f3f1 	udiv	r3, r3, r1
 800171a:	fbb2 f3f3 	udiv	r3, r2, r3
 800171e:	4618      	mov	r0, r3
 8001720:	f000 f93b 	bl	800199a <HAL_SYSTICK_Config>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e00e      	b.n	800174c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	2b0f      	cmp	r3, #15
 8001732:	d80a      	bhi.n	800174a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001734:	2200      	movs	r2, #0
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	f04f 30ff 	mov.w	r0, #4294967295
 800173c:	f000 f903 	bl	8001946 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001740:	4a06      	ldr	r2, [pc, #24]	; (800175c <HAL_InitTick+0x5c>)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001746:	2300      	movs	r3, #0
 8001748:	e000      	b.n	800174c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
}
 800174c:	4618      	mov	r0, r3
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20000030 	.word	0x20000030
 8001758:	20000038 	.word	0x20000038
 800175c:	20000034 	.word	0x20000034

08001760 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <HAL_IncTick+0x1c>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	461a      	mov	r2, r3
 800176a:	4b05      	ldr	r3, [pc, #20]	; (8001780 <HAL_IncTick+0x20>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4413      	add	r3, r2
 8001770:	4a03      	ldr	r2, [pc, #12]	; (8001780 <HAL_IncTick+0x20>)
 8001772:	6013      	str	r3, [r2, #0]
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	bc80      	pop	{r7}
 800177a:	4770      	bx	lr
 800177c:	20000038 	.word	0x20000038
 8001780:	200000fc 	.word	0x200000fc

08001784 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return uwTick;
 8001788:	4b02      	ldr	r3, [pc, #8]	; (8001794 <HAL_GetTick+0x10>)
 800178a:	681b      	ldr	r3, [r3, #0]
}
 800178c:	4618      	mov	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr
 8001794:	200000fc 	.word	0x200000fc

08001798 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001798:	b480      	push	{r7}
 800179a:	b085      	sub	sp, #20
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017a8:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <__NVIC_SetPriorityGrouping+0x44>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ae:	68ba      	ldr	r2, [r7, #8]
 80017b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017b4:	4013      	ands	r3, r2
 80017b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ca:	4a04      	ldr	r2, [pc, #16]	; (80017dc <__NVIC_SetPriorityGrouping+0x44>)
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	60d3      	str	r3, [r2, #12]
}
 80017d0:	bf00      	nop
 80017d2:	3714      	adds	r7, #20
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	e000ed00 	.word	0xe000ed00

080017e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017e4:	4b04      	ldr	r3, [pc, #16]	; (80017f8 <__NVIC_GetPriorityGrouping+0x18>)
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	0a1b      	lsrs	r3, r3, #8
 80017ea:	f003 0307 	and.w	r3, r3, #7
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bc80      	pop	{r7}
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	e000ed00 	.word	0xe000ed00

080017fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180a:	2b00      	cmp	r3, #0
 800180c:	db0b      	blt.n	8001826 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	f003 021f 	and.w	r2, r3, #31
 8001814:	4906      	ldr	r1, [pc, #24]	; (8001830 <__NVIC_EnableIRQ+0x34>)
 8001816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181a:	095b      	lsrs	r3, r3, #5
 800181c:	2001      	movs	r0, #1
 800181e:	fa00 f202 	lsl.w	r2, r0, r2
 8001822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001826:	bf00      	nop
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr
 8001830:	e000e100 	.word	0xe000e100

08001834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	6039      	str	r1, [r7, #0]
 800183e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001844:	2b00      	cmp	r3, #0
 8001846:	db0a      	blt.n	800185e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	b2da      	uxtb	r2, r3
 800184c:	490c      	ldr	r1, [pc, #48]	; (8001880 <__NVIC_SetPriority+0x4c>)
 800184e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001852:	0112      	lsls	r2, r2, #4
 8001854:	b2d2      	uxtb	r2, r2
 8001856:	440b      	add	r3, r1
 8001858:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800185c:	e00a      	b.n	8001874 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	b2da      	uxtb	r2, r3
 8001862:	4908      	ldr	r1, [pc, #32]	; (8001884 <__NVIC_SetPriority+0x50>)
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	f003 030f 	and.w	r3, r3, #15
 800186a:	3b04      	subs	r3, #4
 800186c:	0112      	lsls	r2, r2, #4
 800186e:	b2d2      	uxtb	r2, r2
 8001870:	440b      	add	r3, r1
 8001872:	761a      	strb	r2, [r3, #24]
}
 8001874:	bf00      	nop
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	e000e100 	.word	0xe000e100
 8001884:	e000ed00 	.word	0xe000ed00

08001888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001888:	b480      	push	{r7}
 800188a:	b089      	sub	sp, #36	; 0x24
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f003 0307 	and.w	r3, r3, #7
 800189a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	f1c3 0307 	rsb	r3, r3, #7
 80018a2:	2b04      	cmp	r3, #4
 80018a4:	bf28      	it	cs
 80018a6:	2304      	movcs	r3, #4
 80018a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	3304      	adds	r3, #4
 80018ae:	2b06      	cmp	r3, #6
 80018b0:	d902      	bls.n	80018b8 <NVIC_EncodePriority+0x30>
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	3b03      	subs	r3, #3
 80018b6:	e000      	b.n	80018ba <NVIC_EncodePriority+0x32>
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018bc:	f04f 32ff 	mov.w	r2, #4294967295
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	fa02 f303 	lsl.w	r3, r2, r3
 80018c6:	43da      	mvns	r2, r3
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	401a      	ands	r2, r3
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018d0:	f04f 31ff 	mov.w	r1, #4294967295
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	fa01 f303 	lsl.w	r3, r1, r3
 80018da:	43d9      	mvns	r1, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e0:	4313      	orrs	r3, r2
         );
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3724      	adds	r7, #36	; 0x24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	3b01      	subs	r3, #1
 80018f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018fc:	d301      	bcc.n	8001902 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018fe:	2301      	movs	r3, #1
 8001900:	e00f      	b.n	8001922 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001902:	4a0a      	ldr	r2, [pc, #40]	; (800192c <SysTick_Config+0x40>)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3b01      	subs	r3, #1
 8001908:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800190a:	210f      	movs	r1, #15
 800190c:	f04f 30ff 	mov.w	r0, #4294967295
 8001910:	f7ff ff90 	bl	8001834 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001914:	4b05      	ldr	r3, [pc, #20]	; (800192c <SysTick_Config+0x40>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800191a:	4b04      	ldr	r3, [pc, #16]	; (800192c <SysTick_Config+0x40>)
 800191c:	2207      	movs	r2, #7
 800191e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	e000e010 	.word	0xe000e010

08001930 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff ff2d 	bl	8001798 <__NVIC_SetPriorityGrouping>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001946:	b580      	push	{r7, lr}
 8001948:	b086      	sub	sp, #24
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	60b9      	str	r1, [r7, #8]
 8001950:	607a      	str	r2, [r7, #4]
 8001952:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001958:	f7ff ff42 	bl	80017e0 <__NVIC_GetPriorityGrouping>
 800195c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	68b9      	ldr	r1, [r7, #8]
 8001962:	6978      	ldr	r0, [r7, #20]
 8001964:	f7ff ff90 	bl	8001888 <NVIC_EncodePriority>
 8001968:	4602      	mov	r2, r0
 800196a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800196e:	4611      	mov	r1, r2
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ff5f 	bl	8001834 <__NVIC_SetPriority>
}
 8001976:	bf00      	nop
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
 8001984:	4603      	mov	r3, r0
 8001986:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff ff35 	bl	80017fc <__NVIC_EnableIRQ>
}
 8001992:	bf00      	nop
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b082      	sub	sp, #8
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f7ff ffa2 	bl	80018ec <SysTick_Config>
 80019a8:	4603      	mov	r3, r0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
	...

080019b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b08b      	sub	sp, #44	; 0x2c
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019be:	2300      	movs	r3, #0
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019c2:	2300      	movs	r3, #0
 80019c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019c6:	e148      	b.n	8001c5a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019c8:	2201      	movs	r2, #1
 80019ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019cc:	fa02 f303 	lsl.w	r3, r2, r3
 80019d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	69fa      	ldr	r2, [r7, #28]
 80019d8:	4013      	ands	r3, r2
 80019da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	f040 8137 	bne.w	8001c54 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	4aa3      	ldr	r2, [pc, #652]	; (8001c78 <HAL_GPIO_Init+0x2c4>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d05e      	beq.n	8001aae <HAL_GPIO_Init+0xfa>
 80019f0:	4aa1      	ldr	r2, [pc, #644]	; (8001c78 <HAL_GPIO_Init+0x2c4>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d875      	bhi.n	8001ae2 <HAL_GPIO_Init+0x12e>
 80019f6:	4aa1      	ldr	r2, [pc, #644]	; (8001c7c <HAL_GPIO_Init+0x2c8>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d058      	beq.n	8001aae <HAL_GPIO_Init+0xfa>
 80019fc:	4a9f      	ldr	r2, [pc, #636]	; (8001c7c <HAL_GPIO_Init+0x2c8>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d86f      	bhi.n	8001ae2 <HAL_GPIO_Init+0x12e>
 8001a02:	4a9f      	ldr	r2, [pc, #636]	; (8001c80 <HAL_GPIO_Init+0x2cc>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d052      	beq.n	8001aae <HAL_GPIO_Init+0xfa>
 8001a08:	4a9d      	ldr	r2, [pc, #628]	; (8001c80 <HAL_GPIO_Init+0x2cc>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d869      	bhi.n	8001ae2 <HAL_GPIO_Init+0x12e>
 8001a0e:	4a9d      	ldr	r2, [pc, #628]	; (8001c84 <HAL_GPIO_Init+0x2d0>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d04c      	beq.n	8001aae <HAL_GPIO_Init+0xfa>
 8001a14:	4a9b      	ldr	r2, [pc, #620]	; (8001c84 <HAL_GPIO_Init+0x2d0>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d863      	bhi.n	8001ae2 <HAL_GPIO_Init+0x12e>
 8001a1a:	4a9b      	ldr	r2, [pc, #620]	; (8001c88 <HAL_GPIO_Init+0x2d4>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d046      	beq.n	8001aae <HAL_GPIO_Init+0xfa>
 8001a20:	4a99      	ldr	r2, [pc, #612]	; (8001c88 <HAL_GPIO_Init+0x2d4>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d85d      	bhi.n	8001ae2 <HAL_GPIO_Init+0x12e>
 8001a26:	2b12      	cmp	r3, #18
 8001a28:	d82a      	bhi.n	8001a80 <HAL_GPIO_Init+0xcc>
 8001a2a:	2b12      	cmp	r3, #18
 8001a2c:	d859      	bhi.n	8001ae2 <HAL_GPIO_Init+0x12e>
 8001a2e:	a201      	add	r2, pc, #4	; (adr r2, 8001a34 <HAL_GPIO_Init+0x80>)
 8001a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a34:	08001aaf 	.word	0x08001aaf
 8001a38:	08001a89 	.word	0x08001a89
 8001a3c:	08001a9b 	.word	0x08001a9b
 8001a40:	08001add 	.word	0x08001add
 8001a44:	08001ae3 	.word	0x08001ae3
 8001a48:	08001ae3 	.word	0x08001ae3
 8001a4c:	08001ae3 	.word	0x08001ae3
 8001a50:	08001ae3 	.word	0x08001ae3
 8001a54:	08001ae3 	.word	0x08001ae3
 8001a58:	08001ae3 	.word	0x08001ae3
 8001a5c:	08001ae3 	.word	0x08001ae3
 8001a60:	08001ae3 	.word	0x08001ae3
 8001a64:	08001ae3 	.word	0x08001ae3
 8001a68:	08001ae3 	.word	0x08001ae3
 8001a6c:	08001ae3 	.word	0x08001ae3
 8001a70:	08001ae3 	.word	0x08001ae3
 8001a74:	08001ae3 	.word	0x08001ae3
 8001a78:	08001a91 	.word	0x08001a91
 8001a7c:	08001aa5 	.word	0x08001aa5
 8001a80:	4a82      	ldr	r2, [pc, #520]	; (8001c8c <HAL_GPIO_Init+0x2d8>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d013      	beq.n	8001aae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a86:	e02c      	b.n	8001ae2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	623b      	str	r3, [r7, #32]
          break;
 8001a8e:	e029      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	3304      	adds	r3, #4
 8001a96:	623b      	str	r3, [r7, #32]
          break;
 8001a98:	e024      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	3308      	adds	r3, #8
 8001aa0:	623b      	str	r3, [r7, #32]
          break;
 8001aa2:	e01f      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	330c      	adds	r3, #12
 8001aaa:	623b      	str	r3, [r7, #32]
          break;
 8001aac:	e01a      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d102      	bne.n	8001abc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ab6:	2304      	movs	r3, #4
 8001ab8:	623b      	str	r3, [r7, #32]
          break;
 8001aba:	e013      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d105      	bne.n	8001ad0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ac4:	2308      	movs	r3, #8
 8001ac6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	69fa      	ldr	r2, [r7, #28]
 8001acc:	611a      	str	r2, [r3, #16]
          break;
 8001ace:	e009      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ad0:	2308      	movs	r3, #8
 8001ad2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	69fa      	ldr	r2, [r7, #28]
 8001ad8:	615a      	str	r2, [r3, #20]
          break;
 8001ada:	e003      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001adc:	2300      	movs	r3, #0
 8001ade:	623b      	str	r3, [r7, #32]
          break;
 8001ae0:	e000      	b.n	8001ae4 <HAL_GPIO_Init+0x130>
          break;
 8001ae2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	2bff      	cmp	r3, #255	; 0xff
 8001ae8:	d801      	bhi.n	8001aee <HAL_GPIO_Init+0x13a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	e001      	b.n	8001af2 <HAL_GPIO_Init+0x13e>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	3304      	adds	r3, #4
 8001af2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	2bff      	cmp	r3, #255	; 0xff
 8001af8:	d802      	bhi.n	8001b00 <HAL_GPIO_Init+0x14c>
 8001afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	e002      	b.n	8001b06 <HAL_GPIO_Init+0x152>
 8001b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b02:	3b08      	subs	r3, #8
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	210f      	movs	r1, #15
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	fa01 f303 	lsl.w	r3, r1, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	401a      	ands	r2, r3
 8001b18:	6a39      	ldr	r1, [r7, #32]
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b20:	431a      	orrs	r2, r3
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f000 8090 	beq.w	8001c54 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b34:	4b56      	ldr	r3, [pc, #344]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	4a55      	ldr	r2, [pc, #340]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001b3a:	f043 0301 	orr.w	r3, r3, #1
 8001b3e:	6193      	str	r3, [r2, #24]
 8001b40:	4b53      	ldr	r3, [pc, #332]	; (8001c90 <HAL_GPIO_Init+0x2dc>)
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	60bb      	str	r3, [r7, #8]
 8001b4a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b4c:	4a51      	ldr	r2, [pc, #324]	; (8001c94 <HAL_GPIO_Init+0x2e0>)
 8001b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b50:	089b      	lsrs	r3, r3, #2
 8001b52:	3302      	adds	r3, #2
 8001b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b58:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5c:	f003 0303 	and.w	r3, r3, #3
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	220f      	movs	r2, #15
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	68fa      	ldr	r2, [r7, #12]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a49      	ldr	r2, [pc, #292]	; (8001c98 <HAL_GPIO_Init+0x2e4>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d00d      	beq.n	8001b94 <HAL_GPIO_Init+0x1e0>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a48      	ldr	r2, [pc, #288]	; (8001c9c <HAL_GPIO_Init+0x2e8>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d007      	beq.n	8001b90 <HAL_GPIO_Init+0x1dc>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	4a47      	ldr	r2, [pc, #284]	; (8001ca0 <HAL_GPIO_Init+0x2ec>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d101      	bne.n	8001b8c <HAL_GPIO_Init+0x1d8>
 8001b88:	2302      	movs	r3, #2
 8001b8a:	e004      	b.n	8001b96 <HAL_GPIO_Init+0x1e2>
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e002      	b.n	8001b96 <HAL_GPIO_Init+0x1e2>
 8001b90:	2301      	movs	r3, #1
 8001b92:	e000      	b.n	8001b96 <HAL_GPIO_Init+0x1e2>
 8001b94:	2300      	movs	r3, #0
 8001b96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b98:	f002 0203 	and.w	r2, r2, #3
 8001b9c:	0092      	lsls	r2, r2, #2
 8001b9e:	4093      	lsls	r3, r2
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ba6:	493b      	ldr	r1, [pc, #236]	; (8001c94 <HAL_GPIO_Init+0x2e0>)
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001baa:	089b      	lsrs	r3, r3, #2
 8001bac:	3302      	adds	r3, #2
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d006      	beq.n	8001bce <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bc0:	4b38      	ldr	r3, [pc, #224]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bc2:	689a      	ldr	r2, [r3, #8]
 8001bc4:	4937      	ldr	r1, [pc, #220]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	608b      	str	r3, [r1, #8]
 8001bcc:	e006      	b.n	8001bdc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bce:	4b35      	ldr	r3, [pc, #212]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bd0:	689a      	ldr	r2, [r3, #8]
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	4933      	ldr	r1, [pc, #204]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bd8:	4013      	ands	r3, r2
 8001bda:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d006      	beq.n	8001bf6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001be8:	4b2e      	ldr	r3, [pc, #184]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bea:	68da      	ldr	r2, [r3, #12]
 8001bec:	492d      	ldr	r1, [pc, #180]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	60cb      	str	r3, [r1, #12]
 8001bf4:	e006      	b.n	8001c04 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bf6:	4b2b      	ldr	r3, [pc, #172]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001bf8:	68da      	ldr	r2, [r3, #12]
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	4929      	ldr	r1, [pc, #164]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c00:	4013      	ands	r3, r2
 8001c02:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d006      	beq.n	8001c1e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c10:	4b24      	ldr	r3, [pc, #144]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c12:	685a      	ldr	r2, [r3, #4]
 8001c14:	4923      	ldr	r1, [pc, #140]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	604b      	str	r3, [r1, #4]
 8001c1c:	e006      	b.n	8001c2c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c1e:	4b21      	ldr	r3, [pc, #132]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c20:	685a      	ldr	r2, [r3, #4]
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	43db      	mvns	r3, r3
 8001c26:	491f      	ldr	r1, [pc, #124]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c28:	4013      	ands	r3, r2
 8001c2a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d006      	beq.n	8001c46 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c38:	4b1a      	ldr	r3, [pc, #104]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4919      	ldr	r1, [pc, #100]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	600b      	str	r3, [r1, #0]
 8001c44:	e006      	b.n	8001c54 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c46:	4b17      	ldr	r3, [pc, #92]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	69bb      	ldr	r3, [r7, #24]
 8001c4c:	43db      	mvns	r3, r3
 8001c4e:	4915      	ldr	r1, [pc, #84]	; (8001ca4 <HAL_GPIO_Init+0x2f0>)
 8001c50:	4013      	ands	r3, r2
 8001c52:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c56:	3301      	adds	r3, #1
 8001c58:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c60:	fa22 f303 	lsr.w	r3, r2, r3
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	f47f aeaf 	bne.w	80019c8 <HAL_GPIO_Init+0x14>
  }
}
 8001c6a:	bf00      	nop
 8001c6c:	bf00      	nop
 8001c6e:	372c      	adds	r7, #44	; 0x2c
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	10320000 	.word	0x10320000
 8001c7c:	10310000 	.word	0x10310000
 8001c80:	10220000 	.word	0x10220000
 8001c84:	10210000 	.word	0x10210000
 8001c88:	10120000 	.word	0x10120000
 8001c8c:	10110000 	.word	0x10110000
 8001c90:	40021000 	.word	0x40021000
 8001c94:	40010000 	.word	0x40010000
 8001c98:	40010800 	.word	0x40010800
 8001c9c:	40010c00 	.word	0x40010c00
 8001ca0:	40011000 	.word	0x40011000
 8001ca4:	40010400 	.word	0x40010400

08001ca8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	887b      	ldrh	r3, [r7, #2]
 8001cba:	4013      	ands	r3, r2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d002      	beq.n	8001cc6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	73fb      	strb	r3, [r7, #15]
 8001cc4:	e001      	b.n	8001cca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bc80      	pop	{r7}
 8001cd4:	4770      	bx	lr

08001cd6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	460b      	mov	r3, r1
 8001ce0:	807b      	strh	r3, [r7, #2]
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ce6:	787b      	ldrb	r3, [r7, #1]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d003      	beq.n	8001cf4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cec:	887a      	ldrh	r2, [r7, #2]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cf2:	e003      	b.n	8001cfc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cf4:	887b      	ldrh	r3, [r7, #2]
 8001cf6:	041a      	lsls	r2, r3, #16
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	611a      	str	r2, [r3, #16]
}
 8001cfc:	bf00      	nop
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bc80      	pop	{r7}
 8001d04:	4770      	bx	lr

08001d06 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b085      	sub	sp, #20
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
 8001d0e:	460b      	mov	r3, r1
 8001d10:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d18:	887a      	ldrh	r2, [r7, #2]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	041a      	lsls	r2, r3, #16
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	43d9      	mvns	r1, r3
 8001d24:	887b      	ldrh	r3, [r7, #2]
 8001d26:	400b      	ands	r3, r1
 8001d28:	431a      	orrs	r2, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	611a      	str	r2, [r3, #16]
}
 8001d2e:	bf00      	nop
 8001d30:	3714      	adds	r7, #20
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bc80      	pop	{r7}
 8001d36:	4770      	bx	lr

08001d38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e26c      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	f000 8087 	beq.w	8001e66 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d58:	4b92      	ldr	r3, [pc, #584]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f003 030c 	and.w	r3, r3, #12
 8001d60:	2b04      	cmp	r3, #4
 8001d62:	d00c      	beq.n	8001d7e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d64:	4b8f      	ldr	r3, [pc, #572]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f003 030c 	and.w	r3, r3, #12
 8001d6c:	2b08      	cmp	r3, #8
 8001d6e:	d112      	bne.n	8001d96 <HAL_RCC_OscConfig+0x5e>
 8001d70:	4b8c      	ldr	r3, [pc, #560]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d7c:	d10b      	bne.n	8001d96 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d7e:	4b89      	ldr	r3, [pc, #548]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d06c      	beq.n	8001e64 <HAL_RCC_OscConfig+0x12c>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d168      	bne.n	8001e64 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e246      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d9e:	d106      	bne.n	8001dae <HAL_RCC_OscConfig+0x76>
 8001da0:	4b80      	ldr	r3, [pc, #512]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a7f      	ldr	r2, [pc, #508]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001da6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	e02e      	b.n	8001e0c <HAL_RCC_OscConfig+0xd4>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10c      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x98>
 8001db6:	4b7b      	ldr	r3, [pc, #492]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a7a      	ldr	r2, [pc, #488]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001dbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dc0:	6013      	str	r3, [r2, #0]
 8001dc2:	4b78      	ldr	r3, [pc, #480]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a77      	ldr	r2, [pc, #476]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001dc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dcc:	6013      	str	r3, [r2, #0]
 8001dce:	e01d      	b.n	8001e0c <HAL_RCC_OscConfig+0xd4>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001dd8:	d10c      	bne.n	8001df4 <HAL_RCC_OscConfig+0xbc>
 8001dda:	4b72      	ldr	r3, [pc, #456]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a71      	ldr	r2, [pc, #452]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001de0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001de4:	6013      	str	r3, [r2, #0]
 8001de6:	4b6f      	ldr	r3, [pc, #444]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a6e      	ldr	r2, [pc, #440]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001dec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001df0:	6013      	str	r3, [r2, #0]
 8001df2:	e00b      	b.n	8001e0c <HAL_RCC_OscConfig+0xd4>
 8001df4:	4b6b      	ldr	r3, [pc, #428]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a6a      	ldr	r2, [pc, #424]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001dfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dfe:	6013      	str	r3, [r2, #0]
 8001e00:	4b68      	ldr	r3, [pc, #416]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a67      	ldr	r2, [pc, #412]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e0a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d013      	beq.n	8001e3c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e14:	f7ff fcb6 	bl	8001784 <HAL_GetTick>
 8001e18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e1c:	f7ff fcb2 	bl	8001784 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b64      	cmp	r3, #100	; 0x64
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e1fa      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e2e:	4b5d      	ldr	r3, [pc, #372]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d0f0      	beq.n	8001e1c <HAL_RCC_OscConfig+0xe4>
 8001e3a:	e014      	b.n	8001e66 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e3c:	f7ff fca2 	bl	8001784 <HAL_GetTick>
 8001e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e42:	e008      	b.n	8001e56 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e44:	f7ff fc9e 	bl	8001784 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	2b64      	cmp	r3, #100	; 0x64
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e1e6      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e56:	4b53      	ldr	r3, [pc, #332]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d1f0      	bne.n	8001e44 <HAL_RCC_OscConfig+0x10c>
 8001e62:	e000      	b.n	8001e66 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d063      	beq.n	8001f3a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e72:	4b4c      	ldr	r3, [pc, #304]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f003 030c 	and.w	r3, r3, #12
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d00b      	beq.n	8001e96 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e7e:	4b49      	ldr	r3, [pc, #292]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f003 030c 	and.w	r3, r3, #12
 8001e86:	2b08      	cmp	r3, #8
 8001e88:	d11c      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x18c>
 8001e8a:	4b46      	ldr	r3, [pc, #280]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d116      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e96:	4b43      	ldr	r3, [pc, #268]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d005      	beq.n	8001eae <HAL_RCC_OscConfig+0x176>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d001      	beq.n	8001eae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e1ba      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eae:	4b3d      	ldr	r3, [pc, #244]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	695b      	ldr	r3, [r3, #20]
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	4939      	ldr	r1, [pc, #228]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ec2:	e03a      	b.n	8001f3a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	691b      	ldr	r3, [r3, #16]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d020      	beq.n	8001f0e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ecc:	4b36      	ldr	r3, [pc, #216]	; (8001fa8 <HAL_RCC_OscConfig+0x270>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed2:	f7ff fc57 	bl	8001784 <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eda:	f7ff fc53 	bl	8001784 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e19b      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eec:	4b2d      	ldr	r3, [pc, #180]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d0f0      	beq.n	8001eda <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef8:	4b2a      	ldr	r3, [pc, #168]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	695b      	ldr	r3, [r3, #20]
 8001f04:	00db      	lsls	r3, r3, #3
 8001f06:	4927      	ldr	r1, [pc, #156]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	600b      	str	r3, [r1, #0]
 8001f0c:	e015      	b.n	8001f3a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f0e:	4b26      	ldr	r3, [pc, #152]	; (8001fa8 <HAL_RCC_OscConfig+0x270>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f14:	f7ff fc36 	bl	8001784 <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f1c:	f7ff fc32 	bl	8001784 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e17a      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f2e:	4b1d      	ldr	r3, [pc, #116]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1f0      	bne.n	8001f1c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0308 	and.w	r3, r3, #8
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d03a      	beq.n	8001fbc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d019      	beq.n	8001f82 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f4e:	4b17      	ldr	r3, [pc, #92]	; (8001fac <HAL_RCC_OscConfig+0x274>)
 8001f50:	2201      	movs	r2, #1
 8001f52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f54:	f7ff fc16 	bl	8001784 <HAL_GetTick>
 8001f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f5a:	e008      	b.n	8001f6e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f5c:	f7ff fc12 	bl	8001784 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d901      	bls.n	8001f6e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e15a      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f6e:	4b0d      	ldr	r3, [pc, #52]	; (8001fa4 <HAL_RCC_OscConfig+0x26c>)
 8001f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d0f0      	beq.n	8001f5c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f7a:	2001      	movs	r0, #1
 8001f7c:	f000 fa9a 	bl	80024b4 <RCC_Delay>
 8001f80:	e01c      	b.n	8001fbc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f82:	4b0a      	ldr	r3, [pc, #40]	; (8001fac <HAL_RCC_OscConfig+0x274>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f88:	f7ff fbfc 	bl	8001784 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f8e:	e00f      	b.n	8001fb0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f90:	f7ff fbf8 	bl	8001784 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d908      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e140      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
 8001fa2:	bf00      	nop
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	42420000 	.word	0x42420000
 8001fac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fb0:	4b9e      	ldr	r3, [pc, #632]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8001fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1e9      	bne.n	8001f90 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0304 	and.w	r3, r3, #4
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	f000 80a6 	beq.w	8002116 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fce:	4b97      	ldr	r3, [pc, #604]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8001fd0:	69db      	ldr	r3, [r3, #28]
 8001fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d10d      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fda:	4b94      	ldr	r3, [pc, #592]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8001fdc:	69db      	ldr	r3, [r3, #28]
 8001fde:	4a93      	ldr	r2, [pc, #588]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8001fe0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fe4:	61d3      	str	r3, [r2, #28]
 8001fe6:	4b91      	ldr	r3, [pc, #580]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fee:	60bb      	str	r3, [r7, #8]
 8001ff0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff6:	4b8e      	ldr	r3, [pc, #568]	; (8002230 <HAL_RCC_OscConfig+0x4f8>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d118      	bne.n	8002034 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002002:	4b8b      	ldr	r3, [pc, #556]	; (8002230 <HAL_RCC_OscConfig+0x4f8>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a8a      	ldr	r2, [pc, #552]	; (8002230 <HAL_RCC_OscConfig+0x4f8>)
 8002008:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800200c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800200e:	f7ff fbb9 	bl	8001784 <HAL_GetTick>
 8002012:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002014:	e008      	b.n	8002028 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002016:	f7ff fbb5 	bl	8001784 <HAL_GetTick>
 800201a:	4602      	mov	r2, r0
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	2b64      	cmp	r3, #100	; 0x64
 8002022:	d901      	bls.n	8002028 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e0fd      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002028:	4b81      	ldr	r3, [pc, #516]	; (8002230 <HAL_RCC_OscConfig+0x4f8>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002030:	2b00      	cmp	r3, #0
 8002032:	d0f0      	beq.n	8002016 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d106      	bne.n	800204a <HAL_RCC_OscConfig+0x312>
 800203c:	4b7b      	ldr	r3, [pc, #492]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	4a7a      	ldr	r2, [pc, #488]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002042:	f043 0301 	orr.w	r3, r3, #1
 8002046:	6213      	str	r3, [r2, #32]
 8002048:	e02d      	b.n	80020a6 <HAL_RCC_OscConfig+0x36e>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10c      	bne.n	800206c <HAL_RCC_OscConfig+0x334>
 8002052:	4b76      	ldr	r3, [pc, #472]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002054:	6a1b      	ldr	r3, [r3, #32]
 8002056:	4a75      	ldr	r2, [pc, #468]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002058:	f023 0301 	bic.w	r3, r3, #1
 800205c:	6213      	str	r3, [r2, #32]
 800205e:	4b73      	ldr	r3, [pc, #460]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002060:	6a1b      	ldr	r3, [r3, #32]
 8002062:	4a72      	ldr	r2, [pc, #456]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002064:	f023 0304 	bic.w	r3, r3, #4
 8002068:	6213      	str	r3, [r2, #32]
 800206a:	e01c      	b.n	80020a6 <HAL_RCC_OscConfig+0x36e>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	2b05      	cmp	r3, #5
 8002072:	d10c      	bne.n	800208e <HAL_RCC_OscConfig+0x356>
 8002074:	4b6d      	ldr	r3, [pc, #436]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002076:	6a1b      	ldr	r3, [r3, #32]
 8002078:	4a6c      	ldr	r2, [pc, #432]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 800207a:	f043 0304 	orr.w	r3, r3, #4
 800207e:	6213      	str	r3, [r2, #32]
 8002080:	4b6a      	ldr	r3, [pc, #424]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	4a69      	ldr	r2, [pc, #420]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	6213      	str	r3, [r2, #32]
 800208c:	e00b      	b.n	80020a6 <HAL_RCC_OscConfig+0x36e>
 800208e:	4b67      	ldr	r3, [pc, #412]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002090:	6a1b      	ldr	r3, [r3, #32]
 8002092:	4a66      	ldr	r2, [pc, #408]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002094:	f023 0301 	bic.w	r3, r3, #1
 8002098:	6213      	str	r3, [r2, #32]
 800209a:	4b64      	ldr	r3, [pc, #400]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 800209c:	6a1b      	ldr	r3, [r3, #32]
 800209e:	4a63      	ldr	r2, [pc, #396]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 80020a0:	f023 0304 	bic.w	r3, r3, #4
 80020a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d015      	beq.n	80020da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ae:	f7ff fb69 	bl	8001784 <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b4:	e00a      	b.n	80020cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b6:	f7ff fb65 	bl	8001784 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e0ab      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020cc:	4b57      	ldr	r3, [pc, #348]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 80020ce:	6a1b      	ldr	r3, [r3, #32]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d0ee      	beq.n	80020b6 <HAL_RCC_OscConfig+0x37e>
 80020d8:	e014      	b.n	8002104 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020da:	f7ff fb53 	bl	8001784 <HAL_GetTick>
 80020de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020e0:	e00a      	b.n	80020f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020e2:	f7ff fb4f 	bl	8001784 <HAL_GetTick>
 80020e6:	4602      	mov	r2, r0
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e095      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020f8:	4b4c      	ldr	r3, [pc, #304]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	f003 0302 	and.w	r3, r3, #2
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1ee      	bne.n	80020e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002104:	7dfb      	ldrb	r3, [r7, #23]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d105      	bne.n	8002116 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800210a:	4b48      	ldr	r3, [pc, #288]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	4a47      	ldr	r2, [pc, #284]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002110:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002114:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	2b00      	cmp	r3, #0
 800211c:	f000 8081 	beq.w	8002222 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002120:	4b42      	ldr	r3, [pc, #264]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f003 030c 	and.w	r3, r3, #12
 8002128:	2b08      	cmp	r3, #8
 800212a:	d061      	beq.n	80021f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	69db      	ldr	r3, [r3, #28]
 8002130:	2b02      	cmp	r3, #2
 8002132:	d146      	bne.n	80021c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002134:	4b3f      	ldr	r3, [pc, #252]	; (8002234 <HAL_RCC_OscConfig+0x4fc>)
 8002136:	2200      	movs	r2, #0
 8002138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213a:	f7ff fb23 	bl	8001784 <HAL_GetTick>
 800213e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002140:	e008      	b.n	8002154 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002142:	f7ff fb1f 	bl	8001784 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b02      	cmp	r3, #2
 800214e:	d901      	bls.n	8002154 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e067      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002154:	4b35      	ldr	r3, [pc, #212]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d1f0      	bne.n	8002142 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002168:	d108      	bne.n	800217c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800216a:	4b30      	ldr	r3, [pc, #192]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	492d      	ldr	r1, [pc, #180]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002178:	4313      	orrs	r3, r2
 800217a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800217c:	4b2b      	ldr	r3, [pc, #172]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a19      	ldr	r1, [r3, #32]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218c:	430b      	orrs	r3, r1
 800218e:	4927      	ldr	r1, [pc, #156]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 8002190:	4313      	orrs	r3, r2
 8002192:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002194:	4b27      	ldr	r3, [pc, #156]	; (8002234 <HAL_RCC_OscConfig+0x4fc>)
 8002196:	2201      	movs	r2, #1
 8002198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800219a:	f7ff faf3 	bl	8001784 <HAL_GetTick>
 800219e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021a0:	e008      	b.n	80021b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021a2:	f7ff faef 	bl	8001784 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e037      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021b4:	4b1d      	ldr	r3, [pc, #116]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d0f0      	beq.n	80021a2 <HAL_RCC_OscConfig+0x46a>
 80021c0:	e02f      	b.n	8002222 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021c2:	4b1c      	ldr	r3, [pc, #112]	; (8002234 <HAL_RCC_OscConfig+0x4fc>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c8:	f7ff fadc 	bl	8001784 <HAL_GetTick>
 80021cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ce:	e008      	b.n	80021e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d0:	f7ff fad8 	bl	8001784 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e020      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e2:	4b12      	ldr	r3, [pc, #72]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1f0      	bne.n	80021d0 <HAL_RCC_OscConfig+0x498>
 80021ee:	e018      	b.n	8002222 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	69db      	ldr	r3, [r3, #28]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d101      	bne.n	80021fc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e013      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021fc:	4b0b      	ldr	r3, [pc, #44]	; (800222c <HAL_RCC_OscConfig+0x4f4>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a1b      	ldr	r3, [r3, #32]
 800220c:	429a      	cmp	r2, r3
 800220e:	d106      	bne.n	800221e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800221a:	429a      	cmp	r2, r3
 800221c:	d001      	beq.n	8002222 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e000      	b.n	8002224 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40021000 	.word	0x40021000
 8002230:	40007000 	.word	0x40007000
 8002234:	42420060 	.word	0x42420060

08002238 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d101      	bne.n	800224c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e0d0      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800224c:	4b6a      	ldr	r3, [pc, #424]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0307 	and.w	r3, r3, #7
 8002254:	683a      	ldr	r2, [r7, #0]
 8002256:	429a      	cmp	r2, r3
 8002258:	d910      	bls.n	800227c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800225a:	4b67      	ldr	r3, [pc, #412]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f023 0207 	bic.w	r2, r3, #7
 8002262:	4965      	ldr	r1, [pc, #404]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	4313      	orrs	r3, r2
 8002268:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800226a:	4b63      	ldr	r3, [pc, #396]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	683a      	ldr	r2, [r7, #0]
 8002274:	429a      	cmp	r2, r3
 8002276:	d001      	beq.n	800227c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e0b8      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0302 	and.w	r3, r3, #2
 8002284:	2b00      	cmp	r3, #0
 8002286:	d020      	beq.n	80022ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	2b00      	cmp	r3, #0
 8002292:	d005      	beq.n	80022a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002294:	4b59      	ldr	r3, [pc, #356]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	4a58      	ldr	r2, [pc, #352]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 800229a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800229e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0308 	and.w	r3, r3, #8
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022ac:	4b53      	ldr	r3, [pc, #332]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	4a52      	ldr	r2, [pc, #328]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80022b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80022b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022b8:	4b50      	ldr	r3, [pc, #320]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	494d      	ldr	r1, [pc, #308]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80022c6:	4313      	orrs	r3, r2
 80022c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0301 	and.w	r3, r3, #1
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d040      	beq.n	8002358 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d107      	bne.n	80022ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022de:	4b47      	ldr	r3, [pc, #284]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d115      	bne.n	8002316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e07f      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d107      	bne.n	8002306 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022f6:	4b41      	ldr	r3, [pc, #260]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d109      	bne.n	8002316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e073      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002306:	4b3d      	ldr	r3, [pc, #244]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e06b      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002316:	4b39      	ldr	r3, [pc, #228]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f023 0203 	bic.w	r2, r3, #3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	4936      	ldr	r1, [pc, #216]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 8002324:	4313      	orrs	r3, r2
 8002326:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002328:	f7ff fa2c 	bl	8001784 <HAL_GetTick>
 800232c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800232e:	e00a      	b.n	8002346 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002330:	f7ff fa28 	bl	8001784 <HAL_GetTick>
 8002334:	4602      	mov	r2, r0
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	f241 3288 	movw	r2, #5000	; 0x1388
 800233e:	4293      	cmp	r3, r2
 8002340:	d901      	bls.n	8002346 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e053      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002346:	4b2d      	ldr	r3, [pc, #180]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f003 020c 	and.w	r2, r3, #12
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	429a      	cmp	r2, r3
 8002356:	d1eb      	bne.n	8002330 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002358:	4b27      	ldr	r3, [pc, #156]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	683a      	ldr	r2, [r7, #0]
 8002362:	429a      	cmp	r2, r3
 8002364:	d210      	bcs.n	8002388 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002366:	4b24      	ldr	r3, [pc, #144]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f023 0207 	bic.w	r2, r3, #7
 800236e:	4922      	ldr	r1, [pc, #136]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	4313      	orrs	r3, r2
 8002374:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002376:	4b20      	ldr	r3, [pc, #128]	; (80023f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0307 	and.w	r3, r3, #7
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	429a      	cmp	r2, r3
 8002382:	d001      	beq.n	8002388 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e032      	b.n	80023ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b00      	cmp	r3, #0
 8002392:	d008      	beq.n	80023a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002394:	4b19      	ldr	r3, [pc, #100]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	4916      	ldr	r1, [pc, #88]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0308 	and.w	r3, r3, #8
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d009      	beq.n	80023c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023b2:	4b12      	ldr	r3, [pc, #72]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	490e      	ldr	r1, [pc, #56]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80023c2:	4313      	orrs	r3, r2
 80023c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023c6:	f000 f821 	bl	800240c <HAL_RCC_GetSysClockFreq>
 80023ca:	4602      	mov	r2, r0
 80023cc:	4b0b      	ldr	r3, [pc, #44]	; (80023fc <HAL_RCC_ClockConfig+0x1c4>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	091b      	lsrs	r3, r3, #4
 80023d2:	f003 030f 	and.w	r3, r3, #15
 80023d6:	490a      	ldr	r1, [pc, #40]	; (8002400 <HAL_RCC_ClockConfig+0x1c8>)
 80023d8:	5ccb      	ldrb	r3, [r1, r3]
 80023da:	fa22 f303 	lsr.w	r3, r2, r3
 80023de:	4a09      	ldr	r2, [pc, #36]	; (8002404 <HAL_RCC_ClockConfig+0x1cc>)
 80023e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023e2:	4b09      	ldr	r3, [pc, #36]	; (8002408 <HAL_RCC_ClockConfig+0x1d0>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff f98a 	bl	8001700 <HAL_InitTick>

  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40022000 	.word	0x40022000
 80023fc:	40021000 	.word	0x40021000
 8002400:	08002d18 	.word	0x08002d18
 8002404:	20000030 	.word	0x20000030
 8002408:	20000034 	.word	0x20000034

0800240c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800240c:	b480      	push	{r7}
 800240e:	b087      	sub	sp, #28
 8002410:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002412:	2300      	movs	r3, #0
 8002414:	60fb      	str	r3, [r7, #12]
 8002416:	2300      	movs	r3, #0
 8002418:	60bb      	str	r3, [r7, #8]
 800241a:	2300      	movs	r3, #0
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	2300      	movs	r3, #0
 8002420:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002422:	2300      	movs	r3, #0
 8002424:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002426:	4b1e      	ldr	r3, [pc, #120]	; (80024a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f003 030c 	and.w	r3, r3, #12
 8002432:	2b04      	cmp	r3, #4
 8002434:	d002      	beq.n	800243c <HAL_RCC_GetSysClockFreq+0x30>
 8002436:	2b08      	cmp	r3, #8
 8002438:	d003      	beq.n	8002442 <HAL_RCC_GetSysClockFreq+0x36>
 800243a:	e027      	b.n	800248c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800243c:	4b19      	ldr	r3, [pc, #100]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800243e:	613b      	str	r3, [r7, #16]
      break;
 8002440:	e027      	b.n	8002492 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	0c9b      	lsrs	r3, r3, #18
 8002446:	f003 030f 	and.w	r3, r3, #15
 800244a:	4a17      	ldr	r2, [pc, #92]	; (80024a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800244c:	5cd3      	ldrb	r3, [r2, r3]
 800244e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d010      	beq.n	800247c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800245a:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <HAL_RCC_GetSysClockFreq+0x94>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	0c5b      	lsrs	r3, r3, #17
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	4a11      	ldr	r2, [pc, #68]	; (80024ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8002466:	5cd3      	ldrb	r3, [r2, r3]
 8002468:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a0d      	ldr	r2, [pc, #52]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800246e:	fb02 f203 	mul.w	r2, r2, r3
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	fbb2 f3f3 	udiv	r3, r2, r3
 8002478:	617b      	str	r3, [r7, #20]
 800247a:	e004      	b.n	8002486 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a0c      	ldr	r2, [pc, #48]	; (80024b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002480:	fb02 f303 	mul.w	r3, r2, r3
 8002484:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	613b      	str	r3, [r7, #16]
      break;
 800248a:	e002      	b.n	8002492 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800248c:	4b05      	ldr	r3, [pc, #20]	; (80024a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800248e:	613b      	str	r3, [r7, #16]
      break;
 8002490:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002492:	693b      	ldr	r3, [r7, #16]
}
 8002494:	4618      	mov	r0, r3
 8002496:	371c      	adds	r7, #28
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	40021000 	.word	0x40021000
 80024a4:	007a1200 	.word	0x007a1200
 80024a8:	08002d28 	.word	0x08002d28
 80024ac:	08002d38 	.word	0x08002d38
 80024b0:	003d0900 	.word	0x003d0900

080024b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024bc:	4b0a      	ldr	r3, [pc, #40]	; (80024e8 <RCC_Delay+0x34>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a0a      	ldr	r2, [pc, #40]	; (80024ec <RCC_Delay+0x38>)
 80024c2:	fba2 2303 	umull	r2, r3, r2, r3
 80024c6:	0a5b      	lsrs	r3, r3, #9
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	fb02 f303 	mul.w	r3, r2, r3
 80024ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024d0:	bf00      	nop
  }
  while (Delay --);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	1e5a      	subs	r2, r3, #1
 80024d6:	60fa      	str	r2, [r7, #12]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d1f9      	bne.n	80024d0 <RCC_Delay+0x1c>
}
 80024dc:	bf00      	nop
 80024de:	bf00      	nop
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr
 80024e8:	20000030 	.word	0x20000030
 80024ec:	10624dd3 	.word	0x10624dd3

080024f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e041      	b.n	8002586 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b00      	cmp	r3, #0
 800250c:	d106      	bne.n	800251c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7ff f85a 	bl	80015d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2202      	movs	r2, #2
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3304      	adds	r3, #4
 800252c:	4619      	mov	r1, r3
 800252e:	4610      	mov	r0, r2
 8002530:	f000 fa56 	bl	80029e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
	...

08002590 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d001      	beq.n	80025a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e035      	b.n	8002614 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2202      	movs	r2, #2
 80025ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68da      	ldr	r2, [r3, #12]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f042 0201 	orr.w	r2, r2, #1
 80025be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a16      	ldr	r2, [pc, #88]	; (8002620 <HAL_TIM_Base_Start_IT+0x90>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d009      	beq.n	80025de <HAL_TIM_Base_Start_IT+0x4e>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025d2:	d004      	beq.n	80025de <HAL_TIM_Base_Start_IT+0x4e>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a12      	ldr	r2, [pc, #72]	; (8002624 <HAL_TIM_Base_Start_IT+0x94>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d111      	bne.n	8002602 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 0307 	and.w	r3, r3, #7
 80025e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2b06      	cmp	r3, #6
 80025ee:	d010      	beq.n	8002612 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f042 0201 	orr.w	r2, r2, #1
 80025fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002600:	e007      	b.n	8002612 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f042 0201 	orr.w	r2, r2, #1
 8002610:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002612:	2300      	movs	r3, #0
}
 8002614:	4618      	mov	r0, r3
 8002616:	3714      	adds	r7, #20
 8002618:	46bd      	mov	sp, r7
 800261a:	bc80      	pop	{r7}
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	40012c00 	.word	0x40012c00
 8002624:	40000400 	.word	0x40000400

08002628 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	691b      	ldr	r3, [r3, #16]
 800263e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d020      	beq.n	800268c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d01b      	beq.n	800268c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f06f 0202 	mvn.w	r2, #2
 800265c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	699b      	ldr	r3, [r3, #24]
 800266a:	f003 0303 	and.w	r3, r3, #3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f000 f998 	bl	80029a8 <HAL_TIM_IC_CaptureCallback>
 8002678:	e005      	b.n	8002686 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 f98b 	bl	8002996 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f000 f99a 	bl	80029ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	2b00      	cmp	r3, #0
 8002694:	d020      	beq.n	80026d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	d01b      	beq.n	80026d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f06f 0204 	mvn.w	r2, #4
 80026a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2202      	movs	r2, #2
 80026ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f000 f972 	bl	80029a8 <HAL_TIM_IC_CaptureCallback>
 80026c4:	e005      	b.n	80026d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f000 f965 	bl	8002996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 f974 	bl	80029ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d020      	beq.n	8002724 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f003 0308 	and.w	r3, r3, #8
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d01b      	beq.n	8002724 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f06f 0208 	mvn.w	r2, #8
 80026f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2204      	movs	r2, #4
 80026fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	69db      	ldr	r3, [r3, #28]
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d003      	beq.n	8002712 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 f94c 	bl	80029a8 <HAL_TIM_IC_CaptureCallback>
 8002710:	e005      	b.n	800271e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 f93f 	bl	8002996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f000 f94e 	bl	80029ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	f003 0310 	and.w	r3, r3, #16
 800272a:	2b00      	cmp	r3, #0
 800272c:	d020      	beq.n	8002770 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f003 0310 	and.w	r3, r3, #16
 8002734:	2b00      	cmp	r3, #0
 8002736:	d01b      	beq.n	8002770 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f06f 0210 	mvn.w	r2, #16
 8002740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2208      	movs	r2, #8
 8002746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002752:	2b00      	cmp	r3, #0
 8002754:	d003      	beq.n	800275e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 f926 	bl	80029a8 <HAL_TIM_IC_CaptureCallback>
 800275c:	e005      	b.n	800276a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 f919 	bl	8002996 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f000 f928 	bl	80029ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	2b00      	cmp	r3, #0
 8002778:	d00c      	beq.n	8002794 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f003 0301 	and.w	r3, r3, #1
 8002780:	2b00      	cmp	r3, #0
 8002782:	d007      	beq.n	8002794 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f06f 0201 	mvn.w	r2, #1
 800278c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f7fe feda 	bl	8001548 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00c      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d007      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 fa6f 	bl	8002c96 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00c      	beq.n	80027dc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d007      	beq.n	80027dc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f8f8 	bl	80029cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	f003 0320 	and.w	r3, r3, #32
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d00c      	beq.n	8002800 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f003 0320 	and.w	r3, r3, #32
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d007      	beq.n	8002800 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f06f 0220 	mvn.w	r2, #32
 80027f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 fa42 	bl	8002c84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002800:	bf00      	nop
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002812:	2300      	movs	r3, #0
 8002814:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800281c:	2b01      	cmp	r3, #1
 800281e:	d101      	bne.n	8002824 <HAL_TIM_ConfigClockSource+0x1c>
 8002820:	2302      	movs	r3, #2
 8002822:	e0b4      	b.n	800298e <HAL_TIM_ConfigClockSource+0x186>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2202      	movs	r2, #2
 8002830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002842:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800284a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68ba      	ldr	r2, [r7, #8]
 8002852:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800285c:	d03e      	beq.n	80028dc <HAL_TIM_ConfigClockSource+0xd4>
 800285e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002862:	f200 8087 	bhi.w	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 8002866:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800286a:	f000 8086 	beq.w	800297a <HAL_TIM_ConfigClockSource+0x172>
 800286e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002872:	d87f      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 8002874:	2b70      	cmp	r3, #112	; 0x70
 8002876:	d01a      	beq.n	80028ae <HAL_TIM_ConfigClockSource+0xa6>
 8002878:	2b70      	cmp	r3, #112	; 0x70
 800287a:	d87b      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 800287c:	2b60      	cmp	r3, #96	; 0x60
 800287e:	d050      	beq.n	8002922 <HAL_TIM_ConfigClockSource+0x11a>
 8002880:	2b60      	cmp	r3, #96	; 0x60
 8002882:	d877      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 8002884:	2b50      	cmp	r3, #80	; 0x50
 8002886:	d03c      	beq.n	8002902 <HAL_TIM_ConfigClockSource+0xfa>
 8002888:	2b50      	cmp	r3, #80	; 0x50
 800288a:	d873      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 800288c:	2b40      	cmp	r3, #64	; 0x40
 800288e:	d058      	beq.n	8002942 <HAL_TIM_ConfigClockSource+0x13a>
 8002890:	2b40      	cmp	r3, #64	; 0x40
 8002892:	d86f      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 8002894:	2b30      	cmp	r3, #48	; 0x30
 8002896:	d064      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0x15a>
 8002898:	2b30      	cmp	r3, #48	; 0x30
 800289a:	d86b      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 800289c:	2b20      	cmp	r3, #32
 800289e:	d060      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0x15a>
 80028a0:	2b20      	cmp	r3, #32
 80028a2:	d867      	bhi.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d05c      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0x15a>
 80028a8:	2b10      	cmp	r3, #16
 80028aa:	d05a      	beq.n	8002962 <HAL_TIM_ConfigClockSource+0x15a>
 80028ac:	e062      	b.n	8002974 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6818      	ldr	r0, [r3, #0]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	6899      	ldr	r1, [r3, #8]
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	f000 f96a 	bl	8002b96 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68ba      	ldr	r2, [r7, #8]
 80028d8:	609a      	str	r2, [r3, #8]
      break;
 80028da:	e04f      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6818      	ldr	r0, [r3, #0]
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	6899      	ldr	r1, [r3, #8]
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	f000 f953 	bl	8002b96 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028fe:	609a      	str	r2, [r3, #8]
      break;
 8002900:	e03c      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6818      	ldr	r0, [r3, #0]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	6859      	ldr	r1, [r3, #4]
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	461a      	mov	r2, r3
 8002910:	f000 f8ca 	bl	8002aa8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2150      	movs	r1, #80	; 0x50
 800291a:	4618      	mov	r0, r3
 800291c:	f000 f921 	bl	8002b62 <TIM_ITRx_SetConfig>
      break;
 8002920:	e02c      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6818      	ldr	r0, [r3, #0]
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	6859      	ldr	r1, [r3, #4]
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	461a      	mov	r2, r3
 8002930:	f000 f8e8 	bl	8002b04 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2160      	movs	r1, #96	; 0x60
 800293a:	4618      	mov	r0, r3
 800293c:	f000 f911 	bl	8002b62 <TIM_ITRx_SetConfig>
      break;
 8002940:	e01c      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6818      	ldr	r0, [r3, #0]
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	6859      	ldr	r1, [r3, #4]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	461a      	mov	r2, r3
 8002950:	f000 f8aa 	bl	8002aa8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2140      	movs	r1, #64	; 0x40
 800295a:	4618      	mov	r0, r3
 800295c:	f000 f901 	bl	8002b62 <TIM_ITRx_SetConfig>
      break;
 8002960:	e00c      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4619      	mov	r1, r3
 800296c:	4610      	mov	r0, r2
 800296e:	f000 f8f8 	bl	8002b62 <TIM_ITRx_SetConfig>
      break;
 8002972:	e003      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	73fb      	strb	r3, [r7, #15]
      break;
 8002978:	e000      	b.n	800297c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800297a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800298c:	7bfb      	ldrb	r3, [r7, #15]
}
 800298e:	4618      	mov	r0, r3
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr

080029a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bc80      	pop	{r7}
 80029b8:	4770      	bx	lr

080029ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr

080029cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	bc80      	pop	{r7}
 80029dc:	4770      	bx	lr
	...

080029e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4a2b      	ldr	r2, [pc, #172]	; (8002aa0 <TIM_Base_SetConfig+0xc0>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d007      	beq.n	8002a08 <TIM_Base_SetConfig+0x28>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029fe:	d003      	beq.n	8002a08 <TIM_Base_SetConfig+0x28>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4a28      	ldr	r2, [pc, #160]	; (8002aa4 <TIM_Base_SetConfig+0xc4>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d108      	bne.n	8002a1a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	68fa      	ldr	r2, [r7, #12]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	4a20      	ldr	r2, [pc, #128]	; (8002aa0 <TIM_Base_SetConfig+0xc0>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d007      	beq.n	8002a32 <TIM_Base_SetConfig+0x52>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a28:	d003      	beq.n	8002a32 <TIM_Base_SetConfig+0x52>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a1d      	ldr	r2, [pc, #116]	; (8002aa4 <TIM_Base_SetConfig+0xc4>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d108      	bne.n	8002a44 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a0d      	ldr	r2, [pc, #52]	; (8002aa0 <TIM_Base_SetConfig+0xc0>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d103      	bne.n	8002a78 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	691a      	ldr	r2, [r3, #16]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d005      	beq.n	8002a96 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	f023 0201 	bic.w	r2, r3, #1
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	611a      	str	r2, [r3, #16]
  }
}
 8002a96:	bf00      	nop
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr
 8002aa0:	40012c00 	.word	0x40012c00
 8002aa4:	40000400 	.word	0x40000400

08002aa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b087      	sub	sp, #28
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6a1b      	ldr	r3, [r3, #32]
 8002abe:	f023 0201 	bic.w	r2, r3, #1
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	699b      	ldr	r3, [r3, #24]
 8002aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	011b      	lsls	r3, r3, #4
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	f023 030a 	bic.w	r3, r3, #10
 8002ae4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	693a      	ldr	r2, [r7, #16]
 8002af2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	621a      	str	r2, [r3, #32]
}
 8002afa:	bf00      	nop
 8002afc:	371c      	adds	r7, #28
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr

08002b04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b087      	sub	sp, #28
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6a1b      	ldr	r3, [r3, #32]
 8002b14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	f023 0210 	bic.w	r2, r3, #16
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	031b      	lsls	r3, r3, #12
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b40:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	011b      	lsls	r3, r3, #4
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	697a      	ldr	r2, [r7, #20]
 8002b56:	621a      	str	r2, [r3, #32]
}
 8002b58:	bf00      	nop
 8002b5a:	371c      	adds	r7, #28
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr

08002b62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b085      	sub	sp, #20
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
 8002b6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b7a:	683a      	ldr	r2, [r7, #0]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	f043 0307 	orr.w	r3, r3, #7
 8002b84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	68fa      	ldr	r2, [r7, #12]
 8002b8a:	609a      	str	r2, [r3, #8]
}
 8002b8c:	bf00      	nop
 8002b8e:	3714      	adds	r7, #20
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bc80      	pop	{r7}
 8002b94:	4770      	bx	lr

08002b96 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b96:	b480      	push	{r7}
 8002b98:	b087      	sub	sp, #28
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	60f8      	str	r0, [r7, #12]
 8002b9e:	60b9      	str	r1, [r7, #8]
 8002ba0:	607a      	str	r2, [r7, #4]
 8002ba2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bb0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	021a      	lsls	r2, r3, #8
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	697a      	ldr	r2, [r7, #20]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	609a      	str	r2, [r3, #8]
}
 8002bca:	bf00      	nop
 8002bcc:	371c      	adds	r7, #28
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr

08002bd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d101      	bne.n	8002bec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002be8:	2302      	movs	r3, #2
 8002bea:	e041      	b.n	8002c70 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a14      	ldr	r2, [pc, #80]	; (8002c7c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d009      	beq.n	8002c44 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c38:	d004      	beq.n	8002c44 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a10      	ldr	r2, [pc, #64]	; (8002c80 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d10c      	bne.n	8002c5e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c4a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	68ba      	ldr	r2, [r7, #8]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68ba      	ldr	r2, [r7, #8]
 8002c5c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2201      	movs	r2, #1
 8002c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3714      	adds	r7, #20
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bc80      	pop	{r7}
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	40012c00 	.word	0x40012c00
 8002c80:	40000400 	.word	0x40000400

08002c84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c8c:	bf00      	nop
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr

08002c96 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr

08002ca8 <__libc_init_array>:
 8002ca8:	b570      	push	{r4, r5, r6, lr}
 8002caa:	2600      	movs	r6, #0
 8002cac:	4d0c      	ldr	r5, [pc, #48]	; (8002ce0 <__libc_init_array+0x38>)
 8002cae:	4c0d      	ldr	r4, [pc, #52]	; (8002ce4 <__libc_init_array+0x3c>)
 8002cb0:	1b64      	subs	r4, r4, r5
 8002cb2:	10a4      	asrs	r4, r4, #2
 8002cb4:	42a6      	cmp	r6, r4
 8002cb6:	d109      	bne.n	8002ccc <__libc_init_array+0x24>
 8002cb8:	f000 f822 	bl	8002d00 <_init>
 8002cbc:	2600      	movs	r6, #0
 8002cbe:	4d0a      	ldr	r5, [pc, #40]	; (8002ce8 <__libc_init_array+0x40>)
 8002cc0:	4c0a      	ldr	r4, [pc, #40]	; (8002cec <__libc_init_array+0x44>)
 8002cc2:	1b64      	subs	r4, r4, r5
 8002cc4:	10a4      	asrs	r4, r4, #2
 8002cc6:	42a6      	cmp	r6, r4
 8002cc8:	d105      	bne.n	8002cd6 <__libc_init_array+0x2e>
 8002cca:	bd70      	pop	{r4, r5, r6, pc}
 8002ccc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cd0:	4798      	blx	r3
 8002cd2:	3601      	adds	r6, #1
 8002cd4:	e7ee      	b.n	8002cb4 <__libc_init_array+0xc>
 8002cd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cda:	4798      	blx	r3
 8002cdc:	3601      	adds	r6, #1
 8002cde:	e7f2      	b.n	8002cc6 <__libc_init_array+0x1e>
 8002ce0:	08002d3c 	.word	0x08002d3c
 8002ce4:	08002d3c 	.word	0x08002d3c
 8002ce8:	08002d3c 	.word	0x08002d3c
 8002cec:	08002d40 	.word	0x08002d40

08002cf0 <memset>:
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	4402      	add	r2, r0
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d100      	bne.n	8002cfa <memset+0xa>
 8002cf8:	4770      	bx	lr
 8002cfa:	f803 1b01 	strb.w	r1, [r3], #1
 8002cfe:	e7f9      	b.n	8002cf4 <memset+0x4>

08002d00 <_init>:
 8002d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d02:	bf00      	nop
 8002d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d06:	bc08      	pop	{r3}
 8002d08:	469e      	mov	lr, r3
 8002d0a:	4770      	bx	lr

08002d0c <_fini>:
 8002d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d0e:	bf00      	nop
 8002d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d12:	bc08      	pop	{r3}
 8002d14:	469e      	mov	lr, r3
 8002d16:	4770      	bx	lr
