// Seed: 3180421671
module module_0 #(
    parameter id_5 = 32'd49,
    parameter id_9 = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout tri1 id_2;
  inout wire id_1;
  assign module_1.id_3 = 0;
  parameter id_5 = 1;
  wire [-1 : id_5] id_6;
  wire id_7, id_8;
  assign id_2 = -1'b0;
  wire _id_9;
  ;
  parameter id_10[id_9 : 1] = id_5;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    input  tri   id_2,
    output logic id_3,
    output tri   id_4
);
  logic id_6;
  initial id_3 <= id_6(~id_6, 1) + id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = -1;
endmodule
