Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (64bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (64bit) 03/04/2010 14:24:46 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (64bit) Apr  8 2010 03:29:23 (Linux 2.6.9-78.0.25.ELlargesmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Mon May  4 19:48:11 2015 (mem=59.9M) ---
--- Running on ecegrid-thin5.ecn.purdue.edu (x86_64 w/Linux 2.6.32-504.12.2.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:12 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Mon May  4 19:56:42 2015
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Mon May  4 19:56:42 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/Floating_point_co_processor_top.v'
Inserting temporary buffers to remove assignment statements.
Module on_chip_sram_wrapper not defined.  Created automatically.
**WARN: (ENCVL-346):	Module on_chip_sram_wrapper is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus init_file_number in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus dump_file_number in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus start_address in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus last_address in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus address in module on_chip_sram_wrapper ... created as [7:0].
Undeclared bus read_data in module on_chip_sram_wrapper ... created as [31:0].
Undeclared bus write_data in module on_chip_sram_wrapper ... created as [31:0].

*** Memory Usage v0.159.2.6.2.1 (Current mem = 419.129M, initial mem = 59.918M) ***
*** End netlist parsing (cpu=0:00:00.5, real=0:00:01.0, mem=419.1M) ***
Set top cell to Floating_point_co_processor_top.
Reading common timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
 read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.41min, fe_mem=419.6M) ***
**WARN: (ENCDB-2504):	Cell on_chip_sram_wrapper is instantiated in the Verilog netlist, but is not defined.
Mark pin read_data[31] of cell on_chip_sram_wrapper output for net load_data[31] in module Floating_point_co_processor_design 
Mark pin read_data[30] of cell on_chip_sram_wrapper output for net load_data[30] in module Floating_point_co_processor_design 
Mark pin read_data[29] of cell on_chip_sram_wrapper output for net load_data[29] in module Floating_point_co_processor_design 
Mark pin read_data[28] of cell on_chip_sram_wrapper output for net load_data[28] in module Floating_point_co_processor_design 
Mark pin read_data[27] of cell on_chip_sram_wrapper output for net load_data[27] in module Floating_point_co_processor_design 
Mark pin read_data[26] of cell on_chip_sram_wrapper output for net load_data[26] in module Floating_point_co_processor_design 
Mark pin read_data[25] of cell on_chip_sram_wrapper output for net load_data[25] in module Floating_point_co_processor_design 
Mark pin read_data[24] of cell on_chip_sram_wrapper output for net load_data[24] in module Floating_point_co_processor_design 
Mark pin read_data[23] of cell on_chip_sram_wrapper output for net load_data[23] in module Floating_point_co_processor_design 
Mark pin read_data[22] of cell on_chip_sram_wrapper output for net load_data[22] in module Floating_point_co_processor_design 
Mark pin read_data[21] of cell on_chip_sram_wrapper output for net load_data[21] in module Floating_point_co_processor_design 
Mark pin read_data[20] of cell on_chip_sram_wrapper output for net load_data[20] in module Floating_point_co_processor_design 
Mark pin read_data[19] of cell on_chip_sram_wrapper output for net load_data[19] in module Floating_point_co_processor_design 
Mark pin read_data[18] of cell on_chip_sram_wrapper output for net load_data[18] in module Floating_point_co_processor_design 
Mark pin read_data[17] of cell on_chip_sram_wrapper output for net load_data[17] in module Floating_point_co_processor_design 
Mark pin read_data[16] of cell on_chip_sram_wrapper output for net load_data[16] in module Floating_point_co_processor_design 
Mark pin read_data[15] of cell on_chip_sram_wrapper output for net load_data[15] in module Floating_point_co_processor_design 
Mark pin read_data[14] of cell on_chip_sram_wrapper output for net load_data[14] in module Floating_point_co_processor_design 
Mark pin read_data[13] of cell on_chip_sram_wrapper output for net load_data[13] in module Floating_point_co_processor_design 
Mark pin read_data[12] of cell on_chip_sram_wrapper output for net load_data[12] in module Floating_point_co_processor_design 
Mark pin read_data[11] of cell on_chip_sram_wrapper output for net load_data[11] in module Floating_point_co_processor_design 
Mark pin read_data[10] of cell on_chip_sram_wrapper output for net load_data[10] in module Floating_point_co_processor_design 
Mark pin read_data[9] of cell on_chip_sram_wrapper output for net load_data[9] in module Floating_point_co_processor_design 
Mark pin read_data[8] of cell on_chip_sram_wrapper output for net load_data[8] in module Floating_point_co_processor_design 
Mark pin read_data[7] of cell on_chip_sram_wrapper output for net load_data[7] in module Floating_point_co_processor_design 
Mark pin read_data[6] of cell on_chip_sram_wrapper output for net load_data[6] in module Floating_point_co_processor_design 
Mark pin read_data[5] of cell on_chip_sram_wrapper output for net load_data[5] in module Floating_point_co_processor_design 
Mark pin read_data[4] of cell on_chip_sram_wrapper output for net load_data[4] in module Floating_point_co_processor_design 
Mark pin read_data[3] of cell on_chip_sram_wrapper output for net load_data[3] in module Floating_point_co_processor_design 
Mark pin read_data[2] of cell on_chip_sram_wrapper output for net load_data[2] in module Floating_point_co_processor_design 
Mark pin read_data[1] of cell on_chip_sram_wrapper output for net load_data[1] in module Floating_point_co_processor_design 
Mark pin read_data[0] of cell on_chip_sram_wrapper output for net load_data[0] in module Floating_point_co_processor_design 
Found empty module (on_chip_sram_wrapper).
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell Floating_point_co_processor_top ...
*** Netlist is unique.
** info: there are 448 modules.
** info: there are 48992 stdCell insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 451.234M, initial mem = 59.918M) ***
*info - Done with setDoAssign with 1213 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'encounter.pt' ...
**WARN: (TCLCMD-513):	No matching object found for 'transmit' (File encounter.pt, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'transmit' (File encounter.pt, Line 20).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 20).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 20).

**WARN: (TCLCMD-513):	No matching object found for 'write_enable' (File encounter.pt, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_enable' (File encounter.pt, Line 22).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 22).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 22).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[7]' (File encounter.pt, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[7]' (File encounter.pt, Line 24).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 24).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 24).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[6]' (File encounter.pt, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[6]' (File encounter.pt, Line 26).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 26).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 26).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[5]' (File encounter.pt, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[5]' (File encounter.pt, Line 28).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 28).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 28).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[4]' (File encounter.pt, Line 30).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[4]' (File encounter.pt, Line 30).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 30).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 30).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[3]' (File encounter.pt, Line 32).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[3]' (File encounter.pt, Line 32).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 32).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 32).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[2]' (File encounter.pt, Line 34).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[2]' (File encounter.pt, Line 34).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 34).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 34).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[1]' (File encounter.pt, Line 36).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[1]' (File encounter.pt, Line 36).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 36).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 36).

**WARN: (TCLCMD-513):	No matching object found for 'write_data[0]' (File encounter.pt, Line 38).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[0]' (File encounter.pt, Line 38).

**WARN: (TCLCMD-513):	No matching object found for '' (File encounter.pt, Line 38).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File encounter.pt, Line 38).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'fifo_full' (File encounter.pt, Line 44).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 44).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'fifo_empty' (File encounter.pt, Line 46).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 46).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'd_plus' (File encounter.pt, Line 48).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 48).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'd_minus' (File encounter.pt, Line 50).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File encounter.pt, Line 50).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'transmit' (File encounter.pt, Line 60).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 60).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_enable' (File encounter.pt, Line 62).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 62).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[7]' (File encounter.pt, Line 64).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 64).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[6]' (File encounter.pt, Line 66).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 66).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[5]' (File encounter.pt, Line 68).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 68).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'write_data[4]' (File encounter.pt, Line 70).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 70).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 72).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 74).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 76).

**ERROR: (TCLNL-312):	set_driving_cell: Invalid list of pins: '' (File encounter.pt, Line 78).

INFO (CTE): read_dc_script finished with  20 WARNING and 44 ERROR
*** Read timing constraints (cpu=0:00:00.0 mem=462.1M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
**Warn: ignored IO file "encounter.io" line 8: Pad: U1 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 9: Pad: U3 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 10: Pad: U4 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 11: Pad: U5 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 12: Pad: U6 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 13: Pad: U7 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 14: Pad: U8 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 15: Pad: U9 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 16: Pad: U10 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 17: Pad: U11 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 18: Pad: U12 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 19: Pad: U13 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 20: Pad: U14 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 21: Pad: U15 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 22: Pad: U16 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 23: Pad: U17 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 24: Pad: U18 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 25: Pad: U19 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 26: Pad: U20 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 27: Pad: U21 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 28: Pad: U22 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 29: Pad: U23 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 30: Pad: U24 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 31: Pad: U25 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 32: Pad: U26 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 33: Pad: U27 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 34: Pad: U28 E
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 36: Pad: U2 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 37: Pad: U29 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 38: Pad: U30 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 39: Pad: U31 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 40: Pad: U32 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 41: Pad: U33 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 42: Pad: U34 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 43: Pad: U35 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 44: Pad: U36 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 45: Pad: U37 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 46: Pad: U38 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 47: Pad: U39 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 48: Pad: U40 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 49: Pad: U41 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 50: Pad: U42 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 51: Pad: U43 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 52: Pad: U44 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 53: Pad: U45 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 54: Pad: U46 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 55: Pad: U47 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 56: Pad: U48 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 57: Pad: U49 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 58: Pad: U50 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 59: Pad: U51 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 60: Pad: U52 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 61: Pad: U53 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 62: Pad: U54 W
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 64: Pad: U55 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 65: Pad: U56 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 66: Pad: U57 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 67: Pad: U58 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 68: Pad: U59 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 69: Pad: U60 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 70: Pad: U61 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 71: Pad: U62 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 72: Pad: U63 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 73: Pad: U64 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 74: Pad: U65 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 75: Pad: U66 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 76: Pad: U67 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 77: Pad: U68 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 78: Pad: U69 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 79: Pad: U70 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 80: Pad: U71 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 81: Pad: U72 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 82: Pad: U73 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 83: Pad: U74 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 84: Pad: U75 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 85: Pad: U76 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 86: Pad: U77 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 87: Pad: U78 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 88: Pad: U79 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 89: Pad: U80 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 90: Pad: U81 N
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 92: Pad: U82 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 93: Pad: U83 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 94: Pad: U84 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 95: Pad: U85 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 96: Pad: U86 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 97: Pad: U87 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 98: Pad: U88 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 99: Pad: U89 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 100: Pad: U90 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 101: Pad: U91 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 102: Pad: U92 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 103: Pad: U93 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 104: Pad: U94 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 105: Pad: U95 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 106: Pad: U96 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 107: Pad: U97 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 108: Pad: U98 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 109: Pad: U99 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 110: Pad: U100 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 111: Pad: U101 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 112: Pad: U102 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 113: Pad: U103 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 114: Pad: U104 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 115: Pad: U105 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 116: Pad: U106 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 117: Pad: U107 S
  Reason: unable to determine object from name.
**Warn: ignored IO file "encounter.io" line 118: Pad: U108 S
  Reason: unable to determine object from name.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.4 5000 5000 5000 5000
Snap core to left to manufacture grid: 4999.9500.
Snap core to bottom to manufacture grid: 4999.9500.
Snap core to right to manufacture grid: 4999.9500.
Snap core to top to manufacture grid: 4999.9500.
Adjusting Core to Left to: 5001.6000. Core to Bottom to: 5001.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 492.3M)
Number of Loop : 0
Start delay calculation (mem=492.270M)...
Delay calculation completed. (cpu=0:00:01.4 real=0:00:01.0 mem=499.445M 0)
*** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 499.4M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 2634 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:04.3) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=504.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=504.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=504.1M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=46358 #block=0 (0 floating + 0 preplaced) #ioInst=4 #net=48072 #term=160167 #term/net=3.33, #fixedIo=4, #floatIo=0, #fixedPin=0, #floatPin=93
stdCell: 46358 single + 0 double + 0 multi
Total standard cell length = 729.8880 (mm), area = 21.8966 (mm^2)
Average module density = 0.391.
Density for the design = 0.391.
       = stdcell_area 304120 (21896640 um^2) / alloc_area 777876 (56007072 um^2).
Pin Density = 0.527.
            = total # of pins 160167 / total Instance area 304120.
Iteration  1: Total net bbox = 7.162e-06 (1.56e-06 5.61e-06)
              Est.  stn bbox = 7.162e-06 (1.56e-06 5.61e-06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 535.1M
Iteration  2: Total net bbox = 7.162e-06 (1.56e-06 5.61e-06)
              Est.  stn bbox = 7.162e-06 (1.56e-06 5.61e-06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 535.1M
Iteration  3: Total net bbox = 2.103e+07 (1.06e+07 1.05e+07)
              Est.  stn bbox = 2.103e+07 (1.06e+07 1.05e+07)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 536.1M
Iteration  4: Total net bbox = 5.018e+06 (1.88e+06 3.13e+06)
              Est.  stn bbox = 5.018e+06 (1.88e+06 3.13e+06)
              cpu = 0:00:12.3 real = 0:00:12.0 mem = 536.1M
Iteration  5: Total net bbox = 6.670e+06 (3.03e+06 3.63e+06)
              Est.  stn bbox = 6.670e+06 (3.03e+06 3.63e+06)
              cpu = 0:00:12.2 real = 0:00:13.0 mem = 536.1M
Iteration  6: Total net bbox = 8.638e+06 (3.82e+06 4.81e+06)
              Est.  stn bbox = 8.638e+06 (3.82e+06 4.81e+06)
              cpu = 0:00:13.5 real = 0:00:13.0 mem = 538.2M
Iteration  7: Total net bbox = 9.384e+06 (4.13e+06 5.26e+06)
              Est.  stn bbox = 1.126e+07 (5.05e+06 6.22e+06)
              cpu = 0:00:38.6 real = 0:00:38.0 mem = 524.9M
Iteration  8: Total net bbox = 9.402e+06 (4.14e+06 5.26e+06)
              Est.  stn bbox = 1.128e+07 (5.06e+06 6.22e+06)
              cpu = 0:00:10.4 real = 0:00:11.0 mem = 519.9M
Iteration  9: Total net bbox = 1.007e+07 (4.51e+06 5.56e+06)
              Est.  stn bbox = 1.219e+07 (5.57e+06 6.62e+06)
              cpu = 0:00:19.3 real = 0:00:19.0 mem = 527.9M
Iteration 10: Total net bbox = 1.012e+07 (4.54e+06 5.59e+06)
              Est.  stn bbox = 1.225e+07 (5.60e+06 6.65e+06)
              cpu = 0:00:10.5 real = 0:00:11.0 mem = 527.9M
Iteration 11: Total net bbox = 1.011e+07 (4.60e+06 5.51e+06)
              Est.  stn bbox = 1.233e+07 (5.72e+06 6.61e+06)
              cpu = 0:00:25.4 real = 0:00:25.0 mem = 528.9M
Iteration 12: Total net bbox = 1.021e+07 (4.65e+06 5.56e+06)
              Est.  stn bbox = 1.244e+07 (5.77e+06 6.67e+06)
              cpu = 0:00:10.5 real = 0:00:11.0 mem = 528.9M
Iteration 13: Total net bbox = 1.088e+07 (5.03e+06 5.85e+06)
              Est.  stn bbox = 1.317e+07 (6.18e+06 6.98e+06)
              cpu = 0:01:45 real = 0:01:45 mem = 522.9M
Iteration 14: Total net bbox = 1.088e+07 (5.03e+06 5.85e+06)
              Est.  stn bbox = 1.317e+07 (6.18e+06 6.98e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 525.9M
Iteration 15: Total net bbox = 1.112e+07 (5.25e+06 5.87e+06)
              Est.  stn bbox = 1.342e+07 (6.44e+06 6.98e+06)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 525.9M
*** cost = 1.112e+07 (5.25e+06 5.87e+06) (cpu for global=0:03:40) real=0:03:40***
Core Placement runtime cpu: 0:03:06 real: 0:03:04
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:01.7, real=0:00:02.0)
move report: preRPlace moves 2299 insts, mean move: 5.19 um, max move: 44.40 um
	max move on inst (FP_PROCESSOR/ADD/reg_inputs_reg[25]): (9984.00, 8631.00) --> (9969.60, 8661.00)
Placement tweakage begins.
wire length = 1.112e+07 = 5.251e+06 H + 5.872e+06 V
wire length = 1.077e+07 = 4.921e+06 H + 5.850e+06 V
Placement tweakage ends.
move report: wireLenOpt moves 8833 insts, mean move: 28.57 um, max move: 98.40 um
	max move on inst (FP_PROCESSOR/SIN/MULX7/MUL/mult_32/U2336): (7718.40, 9141.00) --> (7816.80, 9141.00)
move report: rPlace moves 10690 insts, mean move: 24.44 um, max move: 98.40 um
	max move on inst (FP_PROCESSOR/SIN/MULX7/MUL/mult_32/U2336): (7718.40, 9141.00) --> (7816.80, 9141.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        98.40 um
  inst (FP_PROCESSOR/SIN/MULX7/MUL/mult_32/U2336) with max move: (7718.4, 9141) -> (7816.8, 9141)
  mean    (X+Y) =        24.44 um
Total instances flipped for WireLenOpt: 741
Total instances flipped, including legalization: 24055
Total instances moved : 10690
*** cpu=0:00:02.7   mem=539.7M  mem(used)=22.2M***
Total net length = 1.077e+07 (4.921e+06 5.847e+06) (ext = 6.567e+05)
*** End of Placement (cpu=0:03:46, real=0:03:46, mem=538.6M) ***
default core: bins with density >  0.75 =  1.6 % ( 10 / 625 )
*** Free Virtual Timing Model ...(mem=522.8M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 519.8M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=519.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)

Phase 1a route (0:00:00.5 560.6M):
Est net length = 1.264e+07um = 5.848e+06H + 6.796e+06V
Usage: (11.9%H 10.2%V) = (6.631e+06um 1.092e+07um) = (548187 358695)
Obstruct: 2858 = 96 (0.0%H) + 2762 (0.8%V)
Overflow: 18611 = 1024 (0.28% H) + 17588 (4.84% V)
Number obstruct path=163 reroute=0

Phase 1b route (0:00:00.3 562.7M):
Usage: (11.8%H 10.3%V) = (6.626e+06um 1.093e+07um) = (547725 359178)
Overflow: 17621 = 594 (0.16% H) + 17027 (4.68% V)

Phase 1c route (0:00:00.2 562.7M):
Usage: (11.8%H 10.3%V) = (6.616e+06um 1.095e+07um) = (546911 359891)
Overflow: 16384 = 337 (0.09% H) + 16046 (4.41% V)

Phase 1d route (0:00:00.2 562.7M):
Usage: (11.9%H 10.4%V) = (6.653e+06um 1.106e+07um) = (550010 363565)
Overflow: 11097 = 80 (0.02% H) + 11017 (3.03% V)

Phase 1e route (0:00:00.3 564.5M):
Usage: (12.1%H 10.5%V) = (6.750e+06um 1.118e+07um) = (557920 367427)
Overflow: 7302 = 8 (0.00% H) + 7294 (2.01% V)

Phase 1f route (0:00:00.3 564.5M):
Usage: (12.2%H 10.6%V) = (6.849e+06um 1.126e+07um) = (566079 370102)
Overflow: 3977 = 1 (0.00% H) + 3976 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	171	 0.05%
 -1:	1	 0.00%	3732	 1.03%
--------------------------------------
  0:	1085	 0.30%	30992	 8.52%
  1:	3109	 0.85%	27084	 7.45%
  2:	5973	 1.63%	26704	 7.34%
  3:	10009	 2.73%	24476	 6.73%
  4:	15428	 4.21%	22934	 6.31%
  5:	19590	 5.35%	157968	43.45%
  6:	22640	 6.18%	920	 0.25%
  7:	23821	 6.50%	0	 0.00%
  8:	21078	 5.76%	0	 0.00%
  9:	14600	 3.99%	0	 0.00%
 10:	53918	14.72%	0	 0.00%
 14:	28	 0.01%	0	 0.00%
 15:	88329	24.12%	0	 0.00%
 16:	86631	23.65%	0	 0.00%
 19:	0	 0.00%	9	 0.00%
 20:	0	 0.00%	68583	18.86%


Global route (cpu=1.9s real=2.0s 562.3M)


*** After '-updateRemainTrks' operation: 

Usage: (12.2%H 10.6%V) = (6.849e+06um 1.126e+07um) = (566079 370102)
Overflow: 3977 = 1 (0.00% H) + 3976 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	171	 0.05%
 -1:	1	 0.00%	3732	 1.03%
--------------------------------------
  0:	1085	 0.30%	30992	 8.52%
  1:	3109	 0.85%	27084	 7.45%
  2:	5973	 1.63%	26704	 7.34%
  3:	10009	 2.73%	24476	 6.73%
  4:	15428	 4.21%	22934	 6.31%
  5:	19590	 5.35%	157968	43.45%
  6:	22640	 6.18%	920	 0.25%
  7:	23821	 6.50%	0	 0.00%
  8:	21078	 5.76%	0	 0.00%
  9:	14600	 3.99%	0	 0.00%
 10:	53918	14.72%	0	 0.00%
 14:	28	 0.01%	0	 0.00%
 15:	88329	24.12%	0	 0.00%
 16:	86631	23.65%	0	 0.00%
 19:	0	 0.00%	9	 0.00%
 20:	0	 0.00%	68583	18.86%



*** Completed Phase 1 route (0:00:02.3 553.3M) ***


Total length: 1.307e+07um, number of vias: 331618
M1(H) length: 0.000e+00um, number of vias: 160074
M2(V) length: 7.148e+06um, number of vias: 171544
M3(H) length: 5.919e+06um
*** Completed Phase 2 route (0:00:02.4 572.3M) ***

*** Finished all Phases (cpu=0:00:04.9 mem=572.3M) ***
Peak Memory Usage was 561.7M 
*** Finished trialRoute (cpu=0:00:05.3 mem=572.3M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=46362 and nets=49563 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 572.336M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 585.1M)
Number of Loop : 0
Start delay calculation (mem=585.117M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:03.8 real=0:00:04.0 mem=588.195M 0)
*** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 588.2M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 1819 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:04:30 mem=602.1M) ***
*** Finished delays update (0:04:35 mem=595.5M) ***
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 595.7M **
*info: Start fixing DRV (Mem = 595.66M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (595.7M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1769 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=595.7M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.373719
Start fixing design rules ... (0:00:00.5 599.7M)
Phase 1 (2) Starts......
Phase 2 Starts......
Done fixing design rule (0:00:14.1 612.9M)

Summary:
1353 buffers added on 1007 nets (with 774 drivers resized)

Density after buffering = 0.380755
*** Completed dpFixDRCViolation (0:00:14.8 612.5M)

Re-routed 3130 nets
Extraction called for design 'Floating_point_co_processor_top' of instances=45896 and nets=49500 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 612.543M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 605.2M)
Number of Loop : 0
Start delay calculation (mem=605.227M)...
Delay calculation completed. (cpu=0:00:03.7 real=0:00:04.0 mem=608.207M 0)
*** CDM Built up (cpu=0:00:05.1  real=0:00:06.0  mem= 608.2M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    1065
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:22, Mem = 608.21M).
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 608.2M **
*** Starting optFanout (608.2M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1769 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=608.2M) ***
Start fixing timing ... (0:00:00.5 608.2M)

Start clock batches slack = -11.130ns
Phase 1 (2) Starts......
Phase 2 Starts......
End batches slack = -9.800ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:24.6 622.0M)

Summary:
3936 buffers added on 754 nets (with 1903 drivers resized)

629 nets rebuffered with 846 inst removed and 3749 inst added
Density after buffering = 0.397517
*** Completed optFanout (0:00:25.3 622.0M)

Re-routed 33 nets
Extraction called for design 'Floating_point_co_processor_top' of instances=48980 and nets=52584 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 621.988M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 614.5M)
Number of Loop : 0
Start delay calculation (mem=614.535M)...
Delay calculation completed. (cpu=0:00:03.7 real=0:00:04.0 mem=617.457M 0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 617.5M) ***
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 617.5M **
*** Timing NOT met, worst failing slack is -10.109
*** Check timing (0:00:00.5)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 39.383% **

*** starting 1-st reclaim pass: 45236 instances 
*** starting 2-nd reclaim pass: 44752 instances 
*** starting 3-rd reclaim pass: 16298 instances 
*** starting 4-th reclaim pass: 2200 instances 
*** starting 5-th reclaim pass: 19 instances 


** Area Reclaim Summary: Buffer Deletion = 14 Declone = 470 Downsize = 3203 **
** Density Change = 0.072% **
** Density after area reclaim = 39.311% **
*** Finished Area Reclaim (0:00:28.9) ***
*** Starting sequential cell resizing ***
density before resizing = 39.311%
*summary:      0 instances changed cell type
density after resizing = 39.311%
*** Finish sequential cell resizing (cpu=0:00:01.4 mem=621.3M) ***
density before resizing = 39.311%
* summary of transition time violation fixes:
*summary:     57 instances changed cell type
density after resizing = 39.322%
*** Starting trialRoute (mem=593.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 86
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)

Phase 1a route (0:00:00.5 602.6M):
Est net length = 1.239e+07um = 5.652e+06H + 6.735e+06V
Usage: (11.5%H 10.2%V) = (6.414e+06um 1.088e+07um) = (530130 357560)
Obstruct: 2845 = 96 (0.0%H) + 2749 (0.8%V)
Overflow: 18427 = 736 (0.20% H) + 17691 (4.87% V)
Number obstruct path=166 reroute=0

Phase 1b route (0:00:00.3 604.6M):
Usage: (11.5%H 10.2%V) = (6.409e+06um 1.090e+07um) = (529672 358051)
Overflow: 17421 = 362 (0.10% H) + 17059 (4.69% V)

Phase 1c route (0:00:00.2 604.6M):
Usage: (11.4%H 10.2%V) = (6.396e+06um 1.091e+07um) = (528564 358668)
Overflow: 16338 = 186 (0.05% H) + 16152 (4.44% V)

Phase 1d route (0:00:00.3 605.6M):
Usage: (11.5%H 10.3%V) = (6.433e+06um 1.102e+07um) = (531650 362214)
Overflow: 11157 = 50 (0.01% H) + 11107 (3.05% V)

Phase 1e route (0:00:00.3 606.1M):
Usage: (11.7%H 10.4%V) = (6.527e+06um 1.114e+07um) = (539340 366201)
Overflow: 7440 = 9 (0.00% H) + 7431 (2.04% V)

Phase 1f route (0:00:00.3 607.1M):
Usage: (11.9%H 10.5%V) = (6.633e+06um 1.122e+07um) = (548033 368995)
Overflow: 3974 = 4 (0.00% H) + 3970 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	162	 0.04%
 -1:	4	 0.00%	3737	 1.03%
--------------------------------------
  0:	805	 0.22%	30845	 8.48%
  1:	2230	 0.61%	26362	 7.25%
  2:	5042	 1.38%	25888	 7.12%
  3:	9343	 2.55%	24193	 6.65%
  4:	14932	 4.08%	24011	 6.60%
  5:	20513	 5.60%	158881	43.70%
  6:	23124	 6.31%	914	 0.25%
  7:	24246	 6.62%	0	 0.00%
  8:	21137	 5.77%	0	 0.00%
  9:	14377	 3.93%	0	 0.00%
 10:	55499	15.15%	0	 0.00%
 13:	3	 0.00%	0	 0.00%
 14:	3	 0.00%	0	 0.00%
 15:	88367	24.13%	0	 0.00%
 16:	86615	23.65%	0	 0.00%
 19:	0	 0.00%	5	 0.00%
 20:	0	 0.00%	68587	18.86%


Global route (cpu=1.9s real=2.0s 605.1M)


*** After '-updateRemainTrks' operation: 

Usage: (11.9%H 10.5%V) = (6.633e+06um 1.122e+07um) = (548033 368995)
Overflow: 3974 = 4 (0.00% H) + 3970 (1.09% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	162	 0.04%
 -1:	4	 0.00%	3737	 1.03%
--------------------------------------
  0:	805	 0.22%	30845	 8.48%
  1:	2230	 0.61%	26362	 7.25%
  2:	5042	 1.38%	25888	 7.12%
  3:	9343	 2.55%	24193	 6.65%
  4:	14932	 4.08%	24011	 6.60%
  5:	20513	 5.60%	158881	43.70%
  6:	23124	 6.31%	914	 0.25%
  7:	24246	 6.62%	0	 0.00%
  8:	21137	 5.77%	0	 0.00%
  9:	14377	 3.93%	0	 0.00%
 10:	55499	15.15%	0	 0.00%
 13:	3	 0.00%	0	 0.00%
 14:	3	 0.00%	0	 0.00%
 15:	88367	24.13%	0	 0.00%
 16:	86615	23.65%	0	 0.00%
 19:	0	 0.00%	5	 0.00%
 20:	0	 0.00%	68587	18.86%



*** Completed Phase 1 route (0:00:02.3 596.2M) ***


Total length: 1.281e+07um, number of vias: 325972
M1(H) length: 0.000e+00um, number of vias: 159927
M2(V) length: 7.086e+06um, number of vias: 166045
M3(H) length: 5.724e+06um
*** Completed Phase 2 route (0:00:02.4 616.3M) ***

*** Finished all Phases (cpu=0:00:05.0 mem=616.3M) ***
Peak Memory Usage was 604.6M 
*** Finished trialRoute (cpu=0:00:05.4 mem=616.3M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=48496 and nets=52104 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 600.578M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 613.4M)
Number of Loop : 0
Start delay calculation (mem=613.359M)...
Delay calculation completed. (cpu=0:00:03.8 real=0:00:04.0 mem=615.832M 0)
*** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 615.8M) ***
**optDesign ... cpu = 0:01:57, real = 0:01:58, mem = 615.8M **
*info: Start fixing DRV (Mem = 615.83M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (615.8M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1773 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=615.8M) ***
Start fixing design rules ... (0:00:00.5 616.1M)
Done fixing design rule (0:00:01.3 616.2M)

Summary:
46 buffers added on 46 nets (with 30 drivers resized)

Density after buffering = 0.393438
*** Completed dpFixDRCViolation (0:00:02.1 616.0M)

Re-routed 218 nets
Extraction called for design 'Floating_point_co_processor_top' of instances=48542 and nets=52150 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 615.961M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 612.9M)
Number of Loop : 0
Start delay calculation (mem=612.945M)...
Delay calculation completed. (cpu=0:00:03.8 real=0:00:04.0 mem=615.832M 0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:06.0  mem= 615.8M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    8
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:09, Mem = 615.83M).
**optDesign ... cpu = 0:02:07, real = 0:02:07, mem = 615.8M **
*** Timing NOT met, worst failing slack is -9.376
*** Check timing (0:00:00.5)
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1773 no-driver nets excluded.
Density : 0.3934
Max route overflow : 0.0109
Current slack : -9.376 ns, density : 0.3934
Current slack : -9.346 ns, density : 0.3934
Current slack : -9.346 ns, density : 0.3934
Current slack : -9.346 ns, density : 0.3934
Current slack : -9.005 ns, density : 0.3934
Current slack : -9.005 ns, density : 0.3934
Current slack : -9.005 ns, density : 0.3934
Current slack : -9.005 ns, density : 0.3934
Current slack : -9.005 ns, density : 0.3934
Current slack : -8.975 ns, density : 0.3934
Current slack : -8.975 ns, density : 0.3934
Current slack : -8.975 ns, density : 0.3934
Current slack : -8.942 ns, density : 0.3934
Current slack : -8.898 ns, density : 0.3937
Current slack : -8.572 ns, density : 0.3944
Current slack : -8.526 ns, density : 0.3944
Current slack : -8.373 ns, density : 0.3951
Current slack : -8.358 ns, density : 0.3955
Current slack : -8.337 ns, density : 0.3964
Current slack : -8.336 ns, density : 0.3965
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:45.4 mem=623.4M) ***
*** Finished delays update (0:00:51.3 mem=623.0M) ***
Current slack : -8.329 ns, density : 0.3966
Current slack : -8.238 ns, density : 0.3965
Current slack : -8.229 ns, density : 0.3965
Current slack : -8.229 ns, density : 0.3965
Current slack : -8.229 ns, density : 0.3965
Current slack : -8.208 ns, density : 0.3966
Current slack : -7.688 ns, density : 0.4404
Current slack : -7.687 ns, density : 0.4405
Current slack : -7.687 ns, density : 0.4405
Current slack : -7.573 ns, density : 0.4405
Current slack : -7.573 ns, density : 0.4404
Current slack : -7.573 ns, density : 0.4404
Current slack : -7.566 ns, density : 0.4404
Current slack : -7.461 ns, density : 0.4414
Current slack : -7.429 ns, density : 0.4414
Current slack : -7.429 ns, density : 0.4414
Current slack : -7.429 ns, density : 0.4414
Current slack : -7.346 ns, density : 0.4414
Current slack : -7.346 ns, density : 0.4414
Current slack : -7.346 ns, density : 0.4413
Current slack : -7.347 ns, density : 0.4413
Current slack : -7.339 ns, density : 0.4421
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:02:42 mem=641.9M) ***
*** Finished delays update (0:02:48 mem=641.0M) ***
Current slack : -7.347 ns, density : 0.4421
Current slack : -7.349 ns, density : 0.4423
Current slack : -7.334 ns, density : 0.4471
Current slack : -7.334 ns, density : 0.4473
Current slack : -7.331 ns, density : 0.4473
Current slack : -7.331 ns, density : 0.4473
Current slack : -7.292 ns, density : 0.4473
Current slack : -7.292 ns, density : 0.4472
Current slack : -7.292 ns, density : 0.4471
Current slack : -7.292 ns, density : 0.4471
Current slack : -7.292 ns, density : 0.4490
Current slack : -7.286 ns, density : 0.4486
Current slack : -7.272 ns, density : 0.4489
Current slack : -7.271 ns, density : 0.4674
Current slack : -7.271 ns, density : 0.4690
Current slack : -7.271 ns, density : 0.4684
Current slack : -7.212 ns, density : 0.4684
Current slack : -7.212 ns, density : 0.4676
Current slack : -7.212 ns, density : 0.4664
Current slack : -7.212 ns, density : 0.4663
Current slack : -7.212 ns, density : 0.4663
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:07:36 mem=692.7M) ***
*** Finished delays update (0:07:43 mem=692.1M) ***
Current slack : -7.174 ns, density : 0.4663
Current slack : -7.174 ns, density : 0.4664
Current slack : -7.170 ns, density : 0.4668
Current slack : -7.170 ns, density : 0.4669
Current slack : -7.137 ns, density : 0.4666
Current slack : -7.102 ns, density : 0.4667
Current slack : -7.077 ns, density : 0.4667
Current slack : -7.077 ns, density : 0.4665
Current slack : -7.075 ns, density : 0.4662
Current slack : -7.075 ns, density : 0.4664
Current slack : -7.062 ns, density : 0.4901
Current slack : -7.062 ns, density : 0.4901
Current slack : -7.062 ns, density : 0.4902
Current slack : -7.062 ns, density : 0.4902
Current slack : -7.055 ns, density : 0.4902
Current slack : -7.055 ns, density : 0.4901
Current slack : -7.055 ns, density : 0.4900
Current slack : -7.056 ns, density : 0.4901
Current slack : -7.040 ns, density : 0.4905
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:10:23 mem=705.1M) ***
*** Finished delays update (0:10:31 mem=704.2M) ***
Current slack : -7.040 ns, density : 0.4904
Current slack : -7.040 ns, density : 0.4905
Current slack : -7.037 ns, density : 0.4926
Current slack : -7.037 ns, density : 0.4928
Current slack : -7.037 ns, density : 0.4928
Current slack : -7.037 ns, density : 0.4928
Current slack : -7.036 ns, density : 0.4927
Current slack : -7.027 ns, density : 0.4926
Current slack : -7.027 ns, density : 0.4923
Current slack : -7.027 ns, density : 0.4924
Current slack : -6.987 ns, density : 0.4944
Current slack : -6.989 ns, density : 0.4942
Current slack : -6.987 ns, density : 0.4943
Current slack : -6.986 ns, density : 0.5021
Current slack : -6.986 ns, density : 0.5032
Current slack : -6.982 ns, density : 0.5025
Current slack : -6.979 ns, density : 0.5025
Current slack : -6.977 ns, density : 0.5015
Current slack : -6.977 ns, density : 0.5001
Current slack : -6.977 ns, density : 0.4998
Current slack : -6.977 ns, density : 0.4998
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:15:32 mem=739.9M) ***
*** Finished delays update (0:15:40 mem=739.3M) ***
Current slack : -7.006 ns, density : 0.4998
Current slack : -7.006 ns, density : 0.4998
Current slack : -6.995 ns, density : 0.5001
Current slack : -6.995 ns, density : 0.5001
Current slack : -6.995 ns, density : 0.4999
Current slack : -6.985 ns, density : 0.4999
Current slack : -6.978 ns, density : 0.4999
Current slack : -6.978 ns, density : 0.4996
Current slack : -6.978 ns, density : 0.4990
Current slack : -6.978 ns, density : 0.4992
Current slack : -6.940 ns, density : 0.5130
Current slack : -6.940 ns, density : 0.5130
Current slack : -6.940 ns, density : 0.5131
Current slack : -6.938 ns, density : 0.5131
Current slack : -6.932 ns, density : 0.5131
Current slack : -6.932 ns, density : 0.5130
Current slack : -6.932 ns, density : 0.5129
Current slack : -6.932 ns, density : 0.5129
Current slack : -6.929 ns, density : 0.5134
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:18:48 mem=751.5M) ***
*** Finished delays update (0:18:56 mem=750.7M) ***
Current slack : -6.913 ns, density : 0.5127
Current slack : -6.912 ns, density : 0.5128
Current slack : -6.911 ns, density : 0.5143
Current slack : -6.911 ns, density : 0.5145
Current slack : -6.911 ns, density : 0.5145
Current slack : -6.911 ns, density : 0.5145
Current slack : -6.891 ns, density : 0.5143
Current slack : -6.891 ns, density : 0.5141
Current slack : -6.891 ns, density : 0.5138
Current slack : -6.892 ns, density : 0.5138
Current slack : -6.887 ns, density : 0.5153
Current slack : -6.887 ns, density : 0.5151
Current slack : -6.887 ns, density : 0.5151
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:20:03 mem=759.6M) ***
*** Finished delays update (0:20:11 mem=758.9M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCOPT-3034):	Optimization process capabilities limited due to 859 assigned nets
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:20:21 mem=759.6M) ***
*** Finished delays update (0:20:29 mem=758.9M) ***
*** Done optCritPath (0:20:31 758.89M) ***
**optDesign ... cpu = 0:22:38, real = 0:22:41, mem = 757.9M **
*** Starting trialRoute (mem=757.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 676
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)

Phase 1a route (0:00:00.6 766.3M):
Est net length = 1.496e+07um = 6.995e+06H + 7.963e+06V
Usage: (14.3%H 13.3%V) = (7.978e+06um 1.436e+07um) = (660189 473500)
Obstruct: 1974 = 96 (0.0%H) + 1878 (0.5%V)
Overflow: 40353 = 8544 (2.33% H) + 31809 (8.73% V)
Number obstruct path=69 reroute=0

Phase 1b route (0:00:00.7 768.3M):
Usage: (14.3%H 13.3%V) = (7.973e+06um 1.438e+07um) = (659803 474242)
Overflow: 37986 = 6429 (1.76% H) + 31556 (8.66% V)

Phase 1c route (0:00:00.4 768.3M):
Usage: (14.3%H 13.3%V) = (7.963e+06um 1.440e+07um) = (658952 474760)
Overflow: 36736 = 5973 (1.63% H) + 30762 (8.44% V)

Phase 1d route (0:00:00.5 768.3M):
Usage: (14.4%H 13.5%V) = (8.038e+06um 1.461e+07um) = (665207 481725)
Overflow: 28125 = 4133 (1.13% H) + 23993 (6.58% V)

Phase 1e route (0:00:00.7 768.8M):
Usage: (14.8%H 13.8%V) = (8.289e+06um 1.493e+07um) = (685860 492662)
Overflow: 20973 = 2191 (0.60% H) + 18782 (5.15% V)

Phase 1f route (0:00:00.8 768.8M):
Usage: (15.3%H 14.0%V) = (8.529e+06um 1.511e+07um) = (705626 498413)
Overflow: 14990 = 1556 (0.42% H) + 13434 (3.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.00%
 -4:	2	 0.00%	3	 0.00%
 -3:	41	 0.01%	132	 0.04%
 -2:	233	 0.06%	1874	 0.51%
 -1:	1151	 0.31%	10547	 2.89%
--------------------------------------
  0:	8408	 2.30%	41923	11.50%
  1:	9956	 2.72%	26581	 7.29%
  2:	10922	 2.98%	20528	 5.63%
  3:	12500	 3.41%	17927	 4.92%
  4:	15010	 4.10%	18968	 5.20%
  5:	17038	 4.65%	156452	42.93%
  6:	17760	 4.85%	914	 0.25%
  7:	17854	 4.87%	3	 0.00%
  8:	14924	 4.07%	1	 0.00%
  9:	11188	 3.05%	2	 0.00%
 10:	54265	14.82%	0	 0.00%
 11:	0	 0.00%	3	 0.00%
 12:	0	 0.00%	1	 0.00%
 13:	8	 0.00%	0	 0.00%
 14:	17	 0.00%	2	 0.00%
 15:	88394	24.14%	0	 0.00%
 16:	86569	23.64%	0	 0.00%
 18:	0	 0.00%	11	 0.00%
 19:	0	 0.00%	11	 0.00%
 20:	0	 0.00%	68574	18.82%


Global route (cpu=3.7s real=4.0s 766.8M)


*** After '-updateRemainTrks' operation: 

Usage: (15.3%H 14.0%V) = (8.529e+06um 1.511e+07um) = (705626 498413)
Overflow: 14990 = 1556 (0.42% H) + 13434 (3.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	1	 0.00%
 -4:	2	 0.00%	3	 0.00%
 -3:	41	 0.01%	132	 0.04%
 -2:	233	 0.06%	1874	 0.51%
 -1:	1151	 0.31%	10547	 2.89%
--------------------------------------
  0:	8408	 2.30%	41923	11.50%
  1:	9956	 2.72%	26581	 7.29%
  2:	10922	 2.98%	20528	 5.63%
  3:	12500	 3.41%	17927	 4.92%
  4:	15010	 4.10%	18968	 5.20%
  5:	17038	 4.65%	156452	42.93%
  6:	17760	 4.85%	914	 0.25%
  7:	17854	 4.87%	3	 0.00%
  8:	14924	 4.07%	1	 0.00%
  9:	11188	 3.05%	2	 0.00%
 10:	54265	14.82%	0	 0.00%
 11:	0	 0.00%	3	 0.00%
 12:	0	 0.00%	1	 0.00%
 13:	8	 0.00%	0	 0.00%
 14:	17	 0.00%	2	 0.00%
 15:	88394	24.14%	0	 0.00%
 16:	86569	23.64%	0	 0.00%
 18:	0	 0.00%	11	 0.00%
 19:	0	 0.00%	11	 0.00%
 20:	0	 0.00%	68574	18.82%



*** Completed Phase 1 route (0:00:04.9 757.9M) ***


Total length: 1.603e+07um, number of vias: 445243
M1(H) length: 0.000e+00um, number of vias: 229264
M2(V) length: 8.785e+06um, number of vias: 215979
M3(H) length: 7.245e+06um
*** Completed Phase 2 route (0:00:04.0 757.9M) ***

*** Finished all Phases (cpu=0:00:09.3 mem=757.9M) ***
Peak Memory Usage was 766.3M 
*** Finished trialRoute (cpu=0:00:10.3 mem=757.9M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=83864 and nets=86700 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 739.859M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 753.9M)
Number of Loop : 0
Start delay calculation (mem=753.895M)...
Delay calculation completed. (cpu=0:00:05.1 real=0:00:05.0 mem=757.883M 0)
*** CDM Built up (cpu=0:00:07.7  real=0:00:07.0  mem= 757.9M) ***
**optDesign ... cpu = 0:22:58, real = 0:23:01, mem = 757.9M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=750.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=730.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=730.8M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=83860 #block=0 (0 floating + 0 preplaced) #ioInst=4 #net=84696 #term=240437 #term/net=2.84, #fixedIo=4, #floatIo=0, #fixedPin=0, #floatPin=93
stdCell: 83860 single + 0 double + 0 multi
Total standard cell length = 961.7784 (mm), area = 28.8534 (mm^2)
Average module density = 0.515.
Density for the design = 0.515.
       = stdcell_area 400741 (28853352 um^2) / alloc_area 777876 (56007072 um^2).
Pin Density = 0.600.
            = total # of pins 240437 / total Instance area 400741.
Iteration 15: Total net bbox = 1.392e+07 (6.42e+06 7.50e+06)
              Est.  stn bbox = 1.585e+07 (7.38e+06 8.47e+06)
              cpu = 0:00:17.0 real = 0:00:17.0 mem = 748.8M
Iteration 16: Total net bbox = 1.184e+07 (5.30e+06 6.54e+06)
              Est.  stn bbox = 1.351e+07 (6.16e+06 7.35e+06)
              cpu = 0:00:47.4 real = 0:00:48.0 mem = 748.8M
Iteration 17: Total net bbox = 1.195e+07 (5.35e+06 6.60e+06)
              Est.  stn bbox = 1.362e+07 (6.21e+06 7.41e+06)
              cpu = 0:00:15.4 real = 0:00:15.0 mem = 748.8M
Iteration 18: Total net bbox = 1.185e+07 (5.32e+06 6.53e+06)
              Est.  stn bbox = 1.358e+07 (6.22e+06 7.37e+06)
              cpu = 0:00:23.6 real = 0:00:24.0 mem = 748.8M
Iteration 19: Total net bbox = 1.185e+07 (5.32e+06 6.53e+06)
              Est.  stn bbox = 1.358e+07 (6.22e+06 7.37e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 748.8M
Iteration 20: Total net bbox = 1.280e+07 (5.69e+06 7.11e+06)
              Est.  stn bbox = 1.453e+07 (6.59e+06 7.94e+06)
              cpu = 0:00:32.8 real = 0:00:33.0 mem = 748.8M
Iteration 21: Total net bbox = 1.294e+07 (5.88e+06 7.06e+06)
              Est.  stn bbox = 1.469e+07 (6.79e+06 7.90e+06)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 748.8M
*** cost = 1.294e+07 (5.88e+06 7.06e+06) (cpu for global=0:02:18) real=0:02:19***
Core Placement runtime cpu: 0:01:41 real: 0:01:42
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.5, real=0:00:04.0)
move report: preRPlace moves 9119 insts, mean move: 8.94 um, max move: 48.00 um
	max move on inst (FP_PROCESSOR/SIN/MULX3FAC/MUL/mult_32/U222): (6357.60, 8451.00) --> (6309.60, 8451.00)
Placement tweakage begins.
wire length = 1.294e+07 = 5.873e+06 H + 7.067e+06 V
wire length = 1.245e+07 = 5.433e+06 H + 7.013e+06 V
Placement tweakage ends.
move report: wireLenOpt moves 22006 insts, mean move: 22.46 um, max move: 98.40 um
	max move on inst (FP_PROCESSOR/State_memory/layer1/enc11/FE_OFC101_OpSel11_2_): (9516.00, 6051.00) --> (9614.40, 6051.00)
move report: rPlace moves 28614 insts, mean move: 19.26 um, max move: 98.40 um
	max move on inst (FP_PROCESSOR/State_memory/layer1/enc11/FE_OFC101_OpSel11_2_): (9516.00, 6051.00) --> (9614.40, 6051.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        98.40 um
  inst (FP_PROCESSOR/State_memory/layer1/enc11/FE_OFC101_OpSel11_2_) with max move: (9516, 6051) -> (9614.4, 6051)
  mean    (X+Y) =        19.26 um
Total instances flipped for WireLenOpt: 1328
Total instances flipped, including legalization: 35494
Total instances moved : 28614
*** cpu=0:00:06.2   mem=748.8M  mem(used)=0.0M***
Total net length = 1.244e+07 (5.433e+06 7.003e+06) (ext = 5.566e+05)
*** End of Placement (cpu=0:02:39, real=0:02:39, mem=748.8M) ***
default core: bins with density >  0.75 = 2.24 % ( 14 / 625 )
*** Free Virtual Timing Model ...(mem=730.8M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0:29:29, real = 0:29:32, mem = 730.8M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 83860
*info: Unplaced = 0
Placement Density:51.52%(28853352/56007072)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Mon May  4 20:26:16 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg64/ece337/Lab1/Git Repos/ECE337---Floating-Point-Co-Processo
SPECIAL ROUTE ran on machine: ecegrid-thin5.ecn.purdue.edu (Linux 2.6.32-504.12.2.el6.x86_64 Xeon 2.70Ghz)

Begin option processing ...
(from .sroute_2595.conf) srouteConnectPowerBump set to false
(from .sroute_2595.conf) routeSpecial set to true
(from .sroute_2595.conf) srouteConnectBlockPin set to false
(from .sroute_2595.conf) srouteFollowCorePinEnd set to 3
(from .sroute_2595.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_2595.conf) sroutePadPinAllPorts set to true
(from .sroute_2595.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1118.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 83864 components
  83860 core components: 0 unplaced, 83860 placed, 0 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 105 physical pins
  105 physical pins: 0 unplaced, 105 placed, 0 fixed
Read in 105 nets
Read in 2 special nets, 2 routed
Read in 167825 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 500
  Number of Followpin connections: 250
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 1168.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 105 io pins ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Mon May  4 20:26:18 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Mon May  4 20:26:18 2015

sroute post-processing starts at Mon May  4 20:26:18 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Mon May  4 20:26:18 2015


sroute: Total CPU time used = 0:0:2
sroute: Total Real time used = 0:0:2
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 730.82 megs
<CMD> trialRoute
*** Starting trialRoute (mem=730.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)

Phase 1a route (0:00:00.6 747.6M):
Est net length = 1.369e+07um = 6.140e+06H + 7.547e+06V
Usage: (12.9%H 12.9%V) = (7.230e+06um 1.381e+07um) = (597633 455108)
Obstruct: 1982 = 96 (0.0%H) + 1886 (0.5%V)
Overflow: 21449 = 1874 (0.51% H) + 19575 (5.37% V)
Number obstruct path=38 reroute=0

Phase 1b route (0:00:00.5 749.6M):
Usage: (12.9%H 12.9%V) = (7.218e+06um 1.381e+07um) = (596617 455276)
Overflow: 20049 = 1216 (0.33% H) + 18833 (5.17% V)

Phase 1c route (0:00:00.3 749.6M):
Usage: (12.9%H 13.0%V) = (7.206e+06um 1.382e+07um) = (595602 455711)
Overflow: 19019 = 855 (0.23% H) + 18164 (4.98% V)

Phase 1d route (0:00:00.4 749.6M):
Usage: (12.9%H 13.0%V) = (7.240e+06um 1.392e+07um) = (598396 458787)
Overflow: 14436 = 351 (0.10% H) + 14085 (3.86% V)

Phase 1e route (0:00:00.5 750.1M):
Usage: (13.1%H 13.2%V) = (7.335e+06um 1.404e+07um) = (605836 463003)
Overflow: 10535 = 56 (0.02% H) + 10478 (2.88% V)

Phase 1f route (0:00:00.5 750.1M):
Usage: (13.4%H 13.3%V) = (7.493e+06um 1.415e+07um) = (618665 466563)
Overflow: 5986 = 20 (0.01% H) + 5966 (1.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	236	 0.06%
 -1:	20	 0.01%	5632	 1.55%
--------------------------------------
  0:	2134	 0.58%	37469	10.28%
  1:	4285	 1.17%	33763	 9.26%
  2:	6094	 1.66%	31370	 8.61%
  3:	9466	 2.58%	25309	 6.94%
  4:	14734	 4.02%	21802	 5.98%
  5:	20235	 5.53%	139352	38.24%
  6:	25908	 7.07%	925	 0.25%
  7:	28443	 7.77%	0	 0.00%
  8:	24715	 6.75%	0	 0.00%
  9:	15548	 4.25%	1	 0.00%
 10:	39670	10.83%	2	 0.00%
 11:	0	 0.00%	5	 0.00%
 12:	0	 0.00%	3	 0.00%
 13:	0	 0.00%	4	 0.00%
 15:	88300	24.11%	2	 0.00%
 16:	86688	23.67%	1	 0.00%
 17:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	1	 0.00%
 20:	0	 0.00%	68572	18.82%


Global route (cpu=2.6s real=2.0s 748.1M)


*** After '-updateRemainTrks' operation: 

Usage: (13.4%H 13.3%V) = (7.493e+06um 1.415e+07um) = (618665 466563)
Overflow: 5986 = 20 (0.01% H) + 5966 (1.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	236	 0.06%
 -1:	20	 0.01%	5632	 1.55%
--------------------------------------
  0:	2134	 0.58%	37469	10.28%
  1:	4285	 1.17%	33763	 9.26%
  2:	6094	 1.66%	31370	 8.61%
  3:	9466	 2.58%	25309	 6.94%
  4:	14734	 4.02%	21802	 5.98%
  5:	20235	 5.53%	139352	38.24%
  6:	25908	 7.07%	925	 0.25%
  7:	28443	 7.77%	0	 0.00%
  8:	24715	 6.75%	0	 0.00%
  9:	15548	 4.25%	1	 0.00%
 10:	39670	10.83%	2	 0.00%
 11:	0	 0.00%	5	 0.00%
 12:	0	 0.00%	3	 0.00%
 13:	0	 0.00%	4	 0.00%
 15:	88300	24.11%	2	 0.00%
 16:	86688	23.67%	1	 0.00%
 17:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	1	 0.00%
 20:	0	 0.00%	68572	18.82%



*** Completed Phase 1 route (0:00:03.3 739.2M) ***


Total length: 1.425e+07um, number of vias: 467019
M1(H) length: 0.000e+00um, number of vias: 240344
M2(V) length: 8.077e+06um, number of vias: 226675
M3(H) length: 6.175e+06um
*** Completed Phase 2 route (0:00:03.8 739.2M) ***

*** Finished all Phases (cpu=0:00:07.5 mem=739.2M) ***
Peak Memory Usage was 747.6M 
*** Finished trialRoute (cpu=0:00:08.3 mem=739.2M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=739.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)

Phase 1a route (0:00:00.7 747.6M):
Est net length = 1.369e+07um = 6.140e+06H + 7.547e+06V
Usage: (12.9%H 12.9%V) = (7.230e+06um 1.381e+07um) = (597633 455108)
Obstruct: 1982 = 96 (0.0%H) + 1886 (0.5%V)
Overflow: 21449 = 1874 (0.51% H) + 19575 (5.37% V)
Number obstruct path=38 reroute=0

Phase 1b route (0:00:00.7 749.6M):
Usage: (12.9%H 12.9%V) = (7.218e+06um 1.381e+07um) = (596617 455276)
Overflow: 20049 = 1216 (0.33% H) + 18833 (5.17% V)

Phase 1c route (0:00:00.4 749.6M):
Usage: (12.9%H 13.0%V) = (7.206e+06um 1.382e+07um) = (595602 455711)
Overflow: 19019 = 855 (0.23% H) + 18164 (4.98% V)

Phase 1d route (0:00:00.5 749.6M):
Usage: (12.9%H 13.0%V) = (7.240e+06um 1.392e+07um) = (598396 458787)
Overflow: 14436 = 351 (0.10% H) + 14085 (3.86% V)

Phase 1e route (0:00:00.5 750.1M):
Usage: (13.1%H 13.2%V) = (7.335e+06um 1.404e+07um) = (605836 463003)
Overflow: 10535 = 56 (0.02% H) + 10478 (2.88% V)

Phase 1f route (0:00:00.5 750.1M):
Usage: (13.4%H 13.3%V) = (7.493e+06um 1.415e+07um) = (618665 466563)
Overflow: 5986 = 20 (0.01% H) + 5966 (1.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	236	 0.06%
 -1:	20	 0.01%	5632	 1.55%
--------------------------------------
  0:	2134	 0.58%	37469	10.28%
  1:	4285	 1.17%	33763	 9.26%
  2:	6094	 1.66%	31370	 8.61%
  3:	9466	 2.58%	25309	 6.94%
  4:	14734	 4.02%	21802	 5.98%
  5:	20235	 5.53%	139352	38.24%
  6:	25908	 7.07%	925	 0.25%
  7:	28443	 7.77%	0	 0.00%
  8:	24715	 6.75%	0	 0.00%
  9:	15548	 4.25%	1	 0.00%
 10:	39670	10.83%	2	 0.00%
 11:	0	 0.00%	5	 0.00%
 12:	0	 0.00%	3	 0.00%
 13:	0	 0.00%	4	 0.00%
 15:	88300	24.11%	2	 0.00%
 16:	86688	23.67%	1	 0.00%
 17:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	1	 0.00%
 20:	0	 0.00%	68572	18.82%


Global route (cpu=3.5s real=4.0s 748.1M)


*** After '-updateRemainTrks' operation: 

Usage: (13.4%H 13.3%V) = (7.493e+06um 1.415e+07um) = (618665 466563)
Overflow: 5986 = 20 (0.01% H) + 5966 (1.64% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	236	 0.06%
 -1:	20	 0.01%	5632	 1.55%
--------------------------------------
  0:	2134	 0.58%	37469	10.28%
  1:	4285	 1.17%	33763	 9.26%
  2:	6094	 1.66%	31370	 8.61%
  3:	9466	 2.58%	25309	 6.94%
  4:	14734	 4.02%	21802	 5.98%
  5:	20235	 5.53%	139352	38.24%
  6:	25908	 7.07%	925	 0.25%
  7:	28443	 7.77%	0	 0.00%
  8:	24715	 6.75%	0	 0.00%
  9:	15548	 4.25%	1	 0.00%
 10:	39670	10.83%	2	 0.00%
 11:	0	 0.00%	5	 0.00%
 12:	0	 0.00%	3	 0.00%
 13:	0	 0.00%	4	 0.00%
 15:	88300	24.11%	2	 0.00%
 16:	86688	23.67%	1	 0.00%
 17:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	1	 0.00%
 20:	0	 0.00%	68572	18.82%



*** Completed Phase 1 route (0:00:04.7 739.2M) ***


Total length: 1.425e+07um, number of vias: 467019
M1(H) length: 0.000e+00um, number of vias: 240344
M2(V) length: 8.077e+06um, number of vias: 226675
M3(H) length: 6.175e+06um
*** Completed Phase 2 route (0:00:04.2 739.2M) ***

*** Finished all Phases (cpu=0:00:09.4 mem=739.2M) ***
Peak Memory Usage was 747.6M 
*** Finished trialRoute (cpu=0:00:10.4 mem=739.2M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=83864 and nets=86700 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 739.215M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -8.252  | -8.252  | -3.880  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-26756.1 |-12191.9 |-15097.7 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  7857   |  2866   |  5224   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.127   |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.517%
Routing Overflow: 0.01% H and 1.64% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 25.25 sec
Total Real time: 28.0 sec
Total Memory Usage: 757.238281 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 757.2M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=760.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=760.2M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.252  |
|           TNS (ns):|-26756.1 |
|    Violating Paths:|  7857   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.127   |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.517%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 757.2M **
*info: Start fixing DRV (Mem = 757.24M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (757.2M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1992 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:01.0, MEM=757.2M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.515173
Start fixing design rules ... (0:00:01.0 769.4M)
Done fixing design rule (0:00:01.8 770.4M)

Summary:
57 buffers added on 56 nets (with 8 drivers resized)

Density after buffering = 0.515396
default core: bins with density >  0.75 = 2.24 % ( 14 / 625 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.5, real=0:00:03.0)
move report: preRPlace moves 171 insts, mean move: 3.44 um, max move: 7.20 um
	max move on inst (FP_PROCESSOR/ADD/FE_OFC31605_reg_inputs_7_): (11402.40, 7761.00) --> (11395.20, 7761.00)
move report: rPlace moves 171 insts, mean move: 3.44 um, max move: 7.20 um
	max move on inst (FP_PROCESSOR/ADD/FE_OFC31605_reg_inputs_7_): (11402.40, 7761.00) --> (11395.20, 7761.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         7.20 um
  inst (FP_PROCESSOR/ADD/FE_OFC31605_reg_inputs_7_) with max move: (11402.4, 7761) -> (11395.2, 7761)
  mean    (X+Y) =         3.44 um
Total instances moved : 171
*** cpu=0:00:03.7   mem=769.3M  mem(used)=2.0M***
*** Completed dpFixDRCViolation (0:00:08.7 761.4M)

*** Starting trialRoute (mem=761.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)

Phase 1a route (0:00:00.7 771.9M):
Est net length = 1.369e+07um = 6.143e+06H + 7.547e+06V
Usage: (12.9%H 12.9%V) = (7.234e+06um 1.381e+07um) = (597931 455217)
Obstruct: 1982 = 96 (0.0%H) + 1886 (0.5%V)
Overflow: 21499 = 1945 (0.53% H) + 19554 (5.37% V)
Number obstruct path=38 reroute=0

Phase 1b route (0:00:00.8 773.9M):
Usage: (12.9%H 12.9%V) = (7.222e+06um 1.381e+07um) = (596932 455385)
Overflow: 20040 = 1214 (0.33% H) + 18826 (5.17% V)

Phase 1c route (0:00:00.5 773.9M):
Usage: (12.9%H 13.0%V) = (7.209e+06um 1.383e+07um) = (595859 455817)
Overflow: 19008 = 850 (0.23% H) + 18159 (4.98% V)

Phase 1d route (0:00:00.6 773.9M):
Usage: (12.9%H 13.0%V) = (7.243e+06um 1.392e+07um) = (598667 458895)
Overflow: 14407 = 364 (0.10% H) + 14043 (3.85% V)

Phase 1e route (0:00:00.6 774.4M):
Usage: (13.1%H 13.2%V) = (7.336e+06um 1.405e+07um) = (605951 463081)
Overflow: 10510 = 47 (0.01% H) + 10463 (2.87% V)

Phase 1f route (0:00:00.6 774.4M):
Usage: (13.4%H 13.3%V) = (7.492e+06um 1.414e+07um) = (618632 466378)
Overflow: 6058 = 21 (0.01% H) + 6037 (1.66% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	230	 0.06%
 -1:	21	 0.01%	5712	 1.57%
--------------------------------------
  0:	2204	 0.60%	37268	10.23%
  1:	4111	 1.12%	33817	 9.28%
  2:	6197	 1.69%	31457	 8.63%
  3:	9456	 2.58%	25272	 6.93%
  4:	14761	 4.03%	21810	 5.98%
  5:	20117	 5.49%	139367	38.24%
  6:	25948	 7.08%	925	 0.25%
  7:	28621	 7.81%	0	 0.00%
  8:	24647	 6.73%	0	 0.00%
  9:	15487	 4.23%	0	 0.00%
 10:	39682	10.83%	0	 0.00%
 12:	0	 0.00%	3	 0.00%
 13:	0	 0.00%	2	 0.00%
 14:	0	 0.00%	9	 0.00%
 15:	88299	24.11%	4	 0.00%
 16:	86689	23.67%	0	 0.00%
 18:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	2	 0.00%
 20:	0	 0.00%	68571	18.81%


Global route (cpu=3.7s real=4.0s 772.4M)


*** After '-updateRemainTrks' operation: 

Usage: (13.4%H 13.3%V) = (7.492e+06um 1.414e+07um) = (618632 466378)
Overflow: 6058 = 21 (0.01% H) + 6037 (1.66% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	230	 0.06%
 -1:	21	 0.01%	5712	 1.57%
--------------------------------------
  0:	2204	 0.60%	37268	10.23%
  1:	4111	 1.12%	33817	 9.28%
  2:	6197	 1.69%	31457	 8.63%
  3:	9456	 2.58%	25272	 6.93%
  4:	14761	 4.03%	21810	 5.98%
  5:	20117	 5.49%	139367	38.24%
  6:	25948	 7.08%	925	 0.25%
  7:	28621	 7.81%	0	 0.00%
  8:	24647	 6.73%	0	 0.00%
  9:	15487	 4.23%	0	 0.00%
 10:	39682	10.83%	0	 0.00%
 12:	0	 0.00%	3	 0.00%
 13:	0	 0.00%	2	 0.00%
 14:	0	 0.00%	9	 0.00%
 15:	88299	24.11%	4	 0.00%
 16:	86689	23.67%	0	 0.00%
 18:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	2	 0.00%
 20:	0	 0.00%	68571	18.81%



*** Completed Phase 1 route (0:00:05.0 763.5M) ***


Total length: 1.425e+07um, number of vias: 466891
M1(H) length: 0.000e+00um, number of vias: 240458
M2(V) length: 8.073e+06um, number of vias: 226433
M3(H) length: 6.177e+06um
*** Completed Phase 2 route (0:00:04.5 763.4M) ***

*** Finished all Phases (cpu=0:00:10.0 mem=763.4M) ***
Peak Memory Usage was 771.9M 
*** Finished trialRoute (cpu=0:00:11.1 mem=763.4M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=83921 and nets=86757 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 763.371M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 759.4M)
Number of Loop : 0
Start delay calculation (mem=759.383M)...
Delay calculation completed. (cpu=0:00:05.2 real=0:00:05.0 mem=763.371M 0)
*** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 763.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    6
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:31, Mem = 763.37M).

------------------------------------------------------------
     Summary (cpu=0.52min real=0.52min mem=763.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.071  |
|           TNS (ns):|-26407.3 |
|    Violating Paths:|  7859   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.540%
Routing Overflow: 0.01% H and 1.66% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 763.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 763.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -8.071  | -8.071  | -4.342  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-26407.3 |-12137.8 |-14802.1 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  7859   |  2868   |  5224   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.540%
Routing Overflow: 0.01% H and 1.66% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:49, mem = 761.4M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=761.4M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=771.4M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 772.918M)

Start to trace clock trees ...
*** Begin Tracer (mem=772.9M) ***
Tracing Clock clk ...
*** End Tracer (mem=774.1M) ***
***** Allocate Obstruction Memory  Finished (MEM: 773.496M)

****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 1000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 4996
Nr.          Rising  Sync Pins  : 4996
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (4996-leaf) (mem=773.5M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Phase 1 (2) Starts......
Phase 2 Starts......
Total 6 topdown clustering. 
Trig. Edge Skew=208[2318,2527*] trVio=B73(222)ps N4996 B247 G1 A616(616.5) L[8,9] C1/3 score=189541 cpu=0:01:23 mem=777M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:01:24, real=0:01:25, mem=777.0M)
Memory increase =4M



**** CK_START: Update Database (mem=777.0M)
247 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.1, real=0:00:00.0, mem=778.1M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.5, real=0:00:03.0)
move report: preRPlace moves 713 insts, mean move: 5.30 um, max move: 37.20 um
	max move on inst (clk__L7_I54): (7370.40, 8781.00) --> (7363.20, 8811.00)
move report: rPlace moves 713 insts, mean move: 5.30 um, max move: 37.20 um
	max move on inst (clk__L7_I54): (7370.40, 8781.00) --> (7363.20, 8811.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        37.20 um
  inst (clk__L7_I54) with max move: (7370.4, 8781) -> (7363.2, 8811)
  mean    (X+Y) =         5.30 um
Total instances moved : 713
*** cpu=0:00:03.7   mem=763.0M  mem(used)=1.9M***
***** Refine Placement Finished (CPU Time: 0:00:04.3  MEM: 761.070M)
checking logic of clock tree 'clk'...

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4996
Nr. of Buffer                  : 247
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): FP_PROCESSOR/SIN/MULX3FAC/op2_reg[9]/CLK 2528.9(ps)
Min trig. edge delay at sink(R): FP_PROCESSOR/SIN/MULX3FAC/mult2_reg[47]/CLK 2324.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2324.5~2528.9(ps)      0~1000(ps)          
Fall Phase Delay               : 2300.2~2528.1(ps)      0~1000(ps)          
Trig. Edge Skew                : 204.4(ps)              300(ps)             
Rise Skew                      : 204.4(ps)              
Fall Skew                      : 227.9(ps)              
Max. Rise Buffer Tran.         : 449.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 449.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 329.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 329.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 143.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 143.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 237.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 238.7(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.2)



#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4996
Nr. of Buffer                  : 247
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): FP_PROCESSOR/SIN/MULX3FAC/op2_reg[9]/CLK 2528.9(ps)
Min trig. edge delay at sink(R): FP_PROCESSOR/SIN/MULX3FAC/mult2_reg[47]/CLK 2324.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2324.5~2528.9(ps)      0~1000(ps)          
Fall Phase Delay               : 2300.2~2528.1(ps)      0~1000(ps)          
Trig. Edge Skew                : 204.4(ps)              300(ps)             
Rise Skew                      : 204.4(ps)              
Fall Skew                      : 227.9(ps)              
Max. Rise Buffer Tran.         : 449.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 449.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 329.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 329.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 143.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 143.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 237.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 238.7(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.2)


Optimizing clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.3 real=0:00:01.0 mem=760.7M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.3 real=0:00:01.0 mem=760.7M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4996
Nr. of Buffer                  : 247
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): FP_PROCESSOR/SIN/MULX3FAC/op2_reg[9]/CLK 2528.9(ps)
Min trig. edge delay at sink(R): FP_PROCESSOR/SIN/MULX3FAC/mult2_reg[47]/CLK 2324.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2324.5~2528.9(ps)      0~1000(ps)          
Fall Phase Delay               : 2300.2~2528.1(ps)      0~1000(ps)          
Trig. Edge Skew                : 204.4(ps)              300(ps)             
Rise Skew                      : 204.4(ps)              
Fall Skew                      : 227.9(ps)              
Max. Rise Buffer Tran.         : 449.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 449.2(ps)              400(ps)             
Max. Rise Sink Tran.           : 329.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 329.3(ps)              400(ps)             
Min. Rise Buffer Tran.         : 143.8(ps)              0(ps)               
Min. Fall Buffer Tran.         : 143.5(ps)              0(ps)               
Min. Rise Sink Tran.           : 237.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 238.7(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.3)


*** End ckSynthesis (cpu=0:01:31, real=0:01:32, mem=764.2M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=764.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 248 nets with 1 extra space.
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)

Phase 1a route (0:00:00.4 774.7M):
Est net length = 1.384e+07um = 6.214e+06H + 7.625e+06V
Usage: (13.5%H 13.4%V) = (7.532e+06um 1.432e+07um) = (622757 472219)
Obstruct: 1985 = 96 (0.0%H) + 1889 (0.5%V)
Overflow: 23623 = 2216 (0.61% H) + 21407 (5.87% V)
Number obstruct path=39 reroute=0

Phase 1b route (0:00:00.5 775.7M):
Usage: (13.4%H 13.3%V) = (7.521e+06um 1.426e+07um) = (621810 470344)
Overflow: 21150 = 1405 (0.38% H) + 19746 (5.42% V)

Phase 1c route (0:00:00.3 775.7M):
Usage: (13.4%H 13.4%V) = (7.510e+06um 1.428e+07um) = (620891 470850)
Overflow: 20074 = 1006 (0.27% H) + 19068 (5.23% V)

Phase 1d route (0:00:00.3 775.7M):
Usage: (13.5%H 13.5%V) = (7.546e+06um 1.438e+07um) = (623910 474108)
Overflow: 15235 = 437 (0.12% H) + 14797 (4.06% V)

Phase 1e route (0:00:00.5 776.2M):
Usage: (13.7%H 13.6%V) = (7.642e+06um 1.450e+07um) = (631442 478292)
Overflow: 11193 = 69 (0.02% H) + 11124 (3.05% V)

Phase 1f route (0:00:00.5 776.2M):
Usage: (13.9%H 13.7%V) = (7.798e+06um 1.461e+07um) = (644086 481754)
Overflow: 6758 = 39 (0.01% H) + 6719 (1.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	2	 0.00%
 -3:	0	 0.00%	6	 0.00%
 -2:	0	 0.00%	487	 0.13%
 -1:	39	 0.01%	6016	 1.65%
--------------------------------------
  0:	2488	 0.68%	37799	10.37%
  1:	4835	 1.32%	35088	 9.63%
  2:	6845	 1.87%	31439	 8.63%
  3:	10215	 2.79%	24293	 6.67%
  4:	15416	 4.21%	20628	 5.66%
  5:	21691	 5.92%	139172	38.19%
  6:	26707	 7.29%	926	 0.25%
  7:	27556	 7.52%	4	 0.00%
  8:	22388	 6.11%	1	 0.00%
  9:	13783	 3.76%	5	 0.00%
 10:	39289	10.73%	1	 0.00%
 11:	0	 0.00%	2	 0.00%
 12:	0	 0.00%	1	 0.00%
 13:	0	 0.00%	1	 0.00%
 15:	88283	24.11%	1	 0.00%
 16:	86705	23.67%	1	 0.00%
 18:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	1	 0.00%
 20:	0	 0.00%	68572	18.82%


Global route (cpu=2.4s real=3.0s 775.2M)


*** After '-updateRemainTrks' operation: 

Usage: (13.9%H 13.7%V) = (7.798e+06um 1.461e+07um) = (644086 481754)
Overflow: 6758 = 39 (0.01% H) + 6719 (1.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	2	 0.00%
 -3:	0	 0.00%	6	 0.00%
 -2:	0	 0.00%	487	 0.13%
 -1:	39	 0.01%	6016	 1.65%
--------------------------------------
  0:	2488	 0.68%	37799	10.37%
  1:	4835	 1.32%	35088	 9.63%
  2:	6845	 1.87%	31439	 8.63%
  3:	10215	 2.79%	24293	 6.67%
  4:	15416	 4.21%	20628	 5.66%
  5:	21691	 5.92%	139172	38.19%
  6:	26707	 7.29%	926	 0.25%
  7:	27556	 7.52%	4	 0.00%
  8:	22388	 6.11%	1	 0.00%
  9:	13783	 3.76%	5	 0.00%
 10:	39289	10.73%	1	 0.00%
 11:	0	 0.00%	2	 0.00%
 12:	0	 0.00%	1	 0.00%
 13:	0	 0.00%	1	 0.00%
 15:	88283	24.11%	1	 0.00%
 16:	86705	23.67%	1	 0.00%
 18:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	1	 0.00%
 20:	0	 0.00%	68572	18.82%



*** Completed Phase 1 route (0:00:03.0 766.3M) ***


Total length: 1.441e+07um, number of vias: 468333
M1(H) length: 0.000e+00um, number of vias: 240952
M2(V) length: 8.160e+06um, number of vias: 227381
M3(H) length: 6.252e+06um
*** Completed Phase 2 route (0:00:03.6 766.2M) ***

*** Finished all Phases (cpu=0:00:07.0 mem=766.2M) ***
Peak Memory Usage was 774.7M 
*** Finished trialRoute (cpu=0:00:07.7 mem=766.2M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=766.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 248 nets with 1 extra space.
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)

Phase 1a route (0:00:00.4 777.4M):
Est net length = 1.384e+07um = 6.214e+06H + 7.625e+06V
Usage: (13.5%H 13.4%V) = (7.532e+06um 1.432e+07um) = (622757 472219)
Obstruct: 1985 = 96 (0.0%H) + 1889 (0.5%V)
Overflow: 23623 = 2216 (0.61% H) + 21407 (5.87% V)
Number obstruct path=39 reroute=0

Phase 1b route (0:00:00.7 779.9M):
Usage: (13.4%H 13.3%V) = (7.521e+06um 1.426e+07um) = (621810 470344)
Overflow: 21150 = 1405 (0.38% H) + 19746 (5.42% V)

Phase 1c route (0:00:00.4 779.9M):
Usage: (13.4%H 13.4%V) = (7.510e+06um 1.428e+07um) = (620891 470850)
Overflow: 20074 = 1006 (0.27% H) + 19068 (5.23% V)

Phase 1d route (0:00:00.5 779.9M):
Usage: (13.5%H 13.5%V) = (7.546e+06um 1.438e+07um) = (623910 474108)
Overflow: 15235 = 437 (0.12% H) + 14797 (4.06% V)

Phase 1e route (0:00:00.5 780.4M):
Usage: (13.7%H 13.6%V) = (7.642e+06um 1.450e+07um) = (631442 478292)
Overflow: 11193 = 69 (0.02% H) + 11124 (3.05% V)

Phase 1f route (0:00:00.5 780.4M):
Usage: (13.9%H 13.7%V) = (7.798e+06um 1.461e+07um) = (644086 481754)
Overflow: 6758 = 39 (0.01% H) + 6719 (1.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	2	 0.00%
 -3:	0	 0.00%	6	 0.00%
 -2:	0	 0.00%	487	 0.13%
 -1:	39	 0.01%	6016	 1.65%
--------------------------------------
  0:	2488	 0.68%	37799	10.37%
  1:	4835	 1.32%	35088	 9.63%
  2:	6845	 1.87%	31439	 8.63%
  3:	10215	 2.79%	24293	 6.67%
  4:	15416	 4.21%	20628	 5.66%
  5:	21691	 5.92%	139172	38.19%
  6:	26707	 7.29%	926	 0.25%
  7:	27556	 7.52%	4	 0.00%
  8:	22388	 6.11%	1	 0.00%
  9:	13783	 3.76%	5	 0.00%
 10:	39289	10.73%	1	 0.00%
 11:	0	 0.00%	2	 0.00%
 12:	0	 0.00%	1	 0.00%
 13:	0	 0.00%	1	 0.00%
 15:	88283	24.11%	1	 0.00%
 16:	86705	23.67%	1	 0.00%
 18:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	1	 0.00%
 20:	0	 0.00%	68572	18.82%


Global route (cpu=3.2s real=3.0s 777.9M)


*** After '-updateRemainTrks' operation: 

Usage: (13.9%H 13.7%V) = (7.798e+06um 1.461e+07um) = (644086 481754)
Overflow: 6758 = 39 (0.01% H) + 6719 (1.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	2	 0.00%
 -3:	0	 0.00%	6	 0.00%
 -2:	0	 0.00%	487	 0.13%
 -1:	39	 0.01%	6016	 1.65%
--------------------------------------
  0:	2488	 0.68%	37799	10.37%
  1:	4835	 1.32%	35088	 9.63%
  2:	6845	 1.87%	31439	 8.63%
  3:	10215	 2.79%	24293	 6.67%
  4:	15416	 4.21%	20628	 5.66%
  5:	21691	 5.92%	139172	38.19%
  6:	26707	 7.29%	926	 0.25%
  7:	27556	 7.52%	4	 0.00%
  8:	22388	 6.11%	1	 0.00%
  9:	13783	 3.76%	5	 0.00%
 10:	39289	10.73%	1	 0.00%
 11:	0	 0.00%	2	 0.00%
 12:	0	 0.00%	1	 0.00%
 13:	0	 0.00%	1	 0.00%
 15:	88283	24.11%	1	 0.00%
 16:	86705	23.67%	1	 0.00%
 18:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	1	 0.00%
 20:	0	 0.00%	68572	18.82%



*** Completed Phase 1 route (0:00:04.3 768.3M) ***


Total length: 1.441e+07um, number of vias: 468333
M1(H) length: 0.000e+00um, number of vias: 240952
M2(V) length: 8.160e+06um, number of vias: 227381
M3(H) length: 6.252e+06um
*** Completed Phase 2 route (0:00:04.1 766.2M) ***

*** Finished all Phases (cpu=0:00:08.8 mem=766.2M) ***
Peak Memory Usage was 776.7M 
*** Finished trialRoute (cpu=0:00:09.8 mem=766.2M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=84168 and nets=87004 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 766.234M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -8.002  | -8.002  | -1.783  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-14456.1 |-12167.7 | -2291.1 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  6520   |  2894   |  3640   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.698%
Routing Overflow: 0.01% H and 1.84% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 24.67 sec
Total Real time: 26.0 sec
Total Memory Usage: 784.382812 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'Floating_point_co_processor_top' of instances=84168 and nets=87004 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:02.0  MEM: 784.383M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 766.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=766.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=766.4M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:33:22, mem=766.4M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 780.4M)
Number of Loop : 0
Start delay calculation (mem=780.395M)...
Delay calculation completed. (cpu=0:00:05.1 real=0:00:05.0 mem=784.125M 0)
*** CDM Built up (cpu=0:00:07.5  real=0:00:08.0  mem= 784.1M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -3.114 ns 
 TNS         : -408.138 ns 
 Viol paths  : 234 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:11.7, REAL=0:00:12.0, totSessionCpu=0:33:34, mem=792.8M)
Setting analysis mode to setup ...
Info: 248 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -9.060 ns     -9.060 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : -9.060 ns 
 reg2reg WS  : -9.060 ns 
 reg2reg Viol paths  : 2967 
 Worst Slack : -9.060 ns 
 Viol paths  : 2967 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:27.0, REAL=0:00:27.0, totSessionCpu=0:33:49, mem=797.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.060  |
|           TNS (ns):|-16528.5 |
|    Violating Paths:|  6707   |
|          All Paths:|  9478   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -3.114  |
|           TNS (ns):|-580.533 |
|    Violating Paths:|   816   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.021   |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.698%
------------------------------------------------------------
Info: 248 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:29.1, REAL=0:00:29.0, totSessionCpu=0:33:51, mem=800.3M)
Density before buffering = 0.517 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   2.073/1.812 (0.900/0.900, 3.000)   2.073/1.812 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.956/1.695 (0.900/0.900, 3.000)   1.956/1.695 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.422/0.393 (0.420/0.420, 0.200)   0.422/0.393 (0.420/0.420, 0.200)
*Info:   BUFX4    4.0   0.456/0.413 (0.420/0.420, 0.400)   0.456/0.413 (0.420/0.420, 0.400)
*Info:   CLKBUF1    9.0   1.841/1.582 (0.900/0.900, 3.000)   1.841/1.582 (0.900/0.900, 3.000)
Worst hold slack term: npreset net npreset
Iter 0: Hold WNS: -3.114 Hold TNS: -408.138 #Viol Endpoints: 234 CPU: 0:27:53
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 21 Moves Failed: 430
*info: Moves Generated: 23 Moves Failed: 739
*info: Active Nodes: 2650 Moves Generated: 23 Moves Failed: 750 Moves Committed: 23
Worst hold slack term: npreset net npreset
Iter 1: Hold WNS: -3.114 Hold TNS: -367.958 #Viol Endpoints: 234 CPU: 0:27:54
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 22 Moves Failed: 408
*info: Moves Generated: 23 Moves Failed: 731
*info: Active Nodes: 2688 Moves Generated: 23 Moves Failed: 752 Moves Committed: 23
Worst hold slack term: npreset net npreset
Iter 2: Hold WNS: -3.114 Hold TNS: -302.591 #Viol Endpoints: 234 CPU: 0:27:55
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 27 Moves Failed: 388
*info: Moves Generated: 27 Moves Failed: 722
*info: Active Nodes: 2737 Moves Generated: 27 Moves Failed: 753 Moves Committed: 27
Worst hold slack term: npreset net npreset
Iter 3: Hold WNS: -3.114 Hold TNS: -243.441 #Viol Endpoints: 234 CPU: 0:27:56
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 22 Moves Failed: 381
*info: Moves Generated: 24 Moves Failed: 717
*info: Active Nodes: 2650 Moves Generated: 24 Moves Failed: 755 Moves Committed: 24
Worst hold slack term: npreset net npreset
Iter 4: Hold WNS: -3.114 Hold TNS: -219.432 #Viol Endpoints: 234 CPU: 0:27:56
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 19 Moves Failed: 388
*info: Moves Generated: 24 Moves Failed: 714
*info: Active Nodes: 2633 Moves Generated: 24 Moves Failed: 755 Moves Committed: 24
Worst hold slack term: npreset net npreset
Iter 5: Hold WNS: -3.114 Hold TNS: -206.350 #Viol Endpoints: 234 CPU: 0:27:57
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 16 Moves Failed: 399
*info: Moves Generated: 23 Moves Failed: 711
*info: Active Nodes: 2655 Moves Generated: 24 Moves Failed: 759 Moves Committed: 24
Worst hold slack term: npreset net npreset
Iter 6: Hold WNS: -3.114 Hold TNS: -203.534 #Viol Endpoints: 234 CPU: 0:27:58
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 9 Moves Failed: 422
*info: Moves Generated: 15 Moves Failed: 726
*info: Active Nodes: 2534 Moves Generated: 18 Moves Failed: 777 Moves Committed: 18
Worst hold slack term: npreset net npreset
Iter 7: Hold WNS: -3.114 Hold TNS: -201.818 #Viol Endpoints: 234 CPU: 0:27:58
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 9 Moves Failed: 429
*info: Moves Generated: 11 Moves Failed: 736
*info: Active Nodes: 2481 Moves Generated: 14 Moves Failed: 781 Moves Committed: 14
Worst hold slack term: npreset net npreset
Iter 8: Hold WNS: -3.114 Hold TNS: -201.441 #Viol Endpoints: 233 CPU: 0:27:59
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 7 Moves Failed: 437
*info: Moves Generated: 9 Moves Failed: 742
*info: Active Nodes: 2412 Moves Generated: 12 Moves Failed: 793 Moves Committed: 12
Worst hold slack term: npreset net npreset
Iter 9: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:00
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 6 Moves Failed: 448
*info: Moves Generated: 9 Moves Failed: 748
*info: Active Nodes: 2435 Moves Generated: 10 Moves Failed: 807 Moves Committed: 10
Worst hold slack term: npreset net npreset
Iter 10: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:00
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 6 Moves Failed: 453
*info: Moves Generated: 8 Moves Failed: 757
*info: Active Nodes: 2380 Moves Generated: 9 Moves Failed: 810 Moves Committed: 9
Worst hold slack term: npreset net npreset
Iter 11: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:01
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 5 Moves Failed: 455
*info: Moves Generated: 7 Moves Failed: 760
*info: Active Nodes: 2340 Moves Generated: 7 Moves Failed: 815 Moves Committed: 7
Worst hold slack term: npreset net npreset
Iter 12: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:01
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 4 Moves Failed: 455
*info: Moves Generated: 4 Moves Failed: 772
*info: Active Nodes: 2329 Moves Generated: 4 Moves Failed: 831 Moves Committed: 4
Worst hold slack term: npreset net npreset
Iter 13: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:02
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 2 Moves Failed: 457
*info: Moves Generated: 3 Moves Failed: 777
*info: Active Nodes: 2351 Moves Generated: 3 Moves Failed: 835 Moves Committed: 3
Worst hold slack term: npreset net npreset
Iter 14: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:02
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 2 Moves Failed: 457
*info: Moves Generated: 3 Moves Failed: 777
*info: Active Nodes: 2353 Moves Generated: 3 Moves Failed: 835 Moves Committed: 3
Worst hold slack term: npreset net npreset
Iter 15: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:03
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 2 Moves Failed: 459
*info: Moves Generated: 3 Moves Failed: 784
*info: Active Nodes: 2344 Moves Generated: 3 Moves Failed: 835 Moves Committed: 3
Worst hold slack term: npreset net npreset
Iter 16: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:03
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 2 Moves Failed: 459
*info: Moves Generated: 3 Moves Failed: 783
*info: Active Nodes: 2344 Moves Generated: 3 Moves Failed: 835 Moves Committed: 3
Worst hold slack term: npreset net npreset
Iter 17: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:03
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 1 Moves Failed: 462
*info: Moves Generated: 2 Moves Failed: 790
*info: Active Nodes: 2344 Moves Generated: 2 Moves Failed: 845 Moves Committed: 2
Worst hold slack term: npreset net npreset
Iter 18: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:04
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 0 Moves Failed: 463
*info: Moves Generated: 1 Moves Failed: 796
*info: Active Nodes: 2331 Moves Generated: 1 Moves Failed: 860 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 19: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:04
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 0 Moves Failed: 463
*info: Moves Generated: 1 Moves Failed: 796
*info: Active Nodes: 2335 Moves Generated: 1 Moves Failed: 860 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 20: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:05
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 0 Moves Failed: 463
*info: Moves Generated: 1 Moves Failed: 796
*info: Active Nodes: 2331 Moves Generated: 1 Moves Failed: 860 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 21: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:05
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 0 Moves Failed: 463
*info: Moves Generated: 1 Moves Failed: 796
*info: Active Nodes: 2331 Moves Generated: 1 Moves Failed: 860 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 22: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:06
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 0 Moves Failed: 463
*info: Moves Generated: 1 Moves Failed: 796
*info: Active Nodes: 2333 Moves Generated: 1 Moves Failed: 860 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 23: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:06
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 0 Moves Failed: 463
*info: Moves Generated: 1 Moves Failed: 796
*info: Active Nodes: 2329 Moves Generated: 1 Moves Failed: 860 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 24: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:06
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 0 Moves Failed: 463
*info: Moves Generated: 1 Moves Failed: 796
*info: Active Nodes: 2325 Moves Generated: 1 Moves Failed: 860 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 25: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:07
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 0 Moves Failed: 463
*info: Moves Generated: 0 Moves Failed: 799
*info: Active Nodes: 2325 Moves Generated: 0 Moves Failed: 866 Moves Committed: 0
Worst hold slack term: npreset net npreset
Iter 26: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:07
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -1.714 
	TNS: -196.217 
	VP: 233 
	Worst hold path end point: FP_PROCESSOR/amba_slave/curr_state_reg[2]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -9.060 
	TNS: -13330.558 
	VP: 2967 
	Worst setup path end point:FP_PROCESSOR/MULT/op1_reg[24]/D 
--------------------------------------------------- 
Worst hold slack term: npreset net npreset
Iter 0: Hold WNS: -3.114 Hold TNS: -196.217 #Viol Endpoints: 233 CPU: 0:28:08
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 150 Moves Failed: 8
*info: Moves Generated: 178 Moves Failed: 8
*info: Active Nodes: 2325 Moves Generated: 178 Moves Failed: 8 Moves Committed: 52
Worst hold slack term: npreset net npreset
Iter 1: Hold WNS: -3.114 Hold TNS: -140.124 #Viol Endpoints: 229 CPU: 0:28:09
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 156 Moves Failed: 1
*info: Active Nodes: 1993 Moves Generated: 156 Moves Failed: 1 Moves Committed: 23
Worst hold slack term: npreset net npreset
Iter 2: Hold WNS: -3.114 Hold TNS: -111.111 #Viol Endpoints: 220 CPU: 0:28:10
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 132 Moves Failed: 1
*info: Active Nodes: 1786 Moves Generated: 132 Moves Failed: 1 Moves Committed: 5
Worst hold slack term: npreset net npreset
Iter 3: Hold WNS: -3.114 Hold TNS: -89.681 #Viol Endpoints: 216 CPU: 0:28:11
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 113 Moves Failed: 1
*info: Active Nodes: 1681 Moves Generated: 113 Moves Failed: 1 Moves Committed: 2
Worst hold slack term: npreset net npreset
Iter 4: Hold WNS: -3.114 Hold TNS: -26.878 #Viol Endpoints: 133 CPU: 0:28:12
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 71 Moves Failed: 1
*info: Active Nodes: 1206 Moves Generated: 71 Moves Failed: 1 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 5: Hold WNS: -3.114 Hold TNS: -28.330 #Viol Endpoints: 139 CPU: 0:28:13
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 69 Moves Failed: 1
*info: Active Nodes: 1238 Moves Generated: 69 Moves Failed: 1 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 6: Hold WNS: -3.114 Hold TNS: -9.733 #Viol Endpoints: 69 CPU: 0:28:13
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 358 Moves Generated: 7 Moves Failed: 1 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 7: Hold WNS: -3.114 Hold TNS: -3.514 #Viol Endpoints: 24 CPU: 0:28:13
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 159 Moves Generated: 7 Moves Failed: 1 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 8: Hold WNS: -3.114 Hold TNS: -0.423 #Viol Endpoints: 9 CPU: 0:28:14
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 84 Moves Generated: 7 Moves Failed: 1 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 9: Hold WNS: -3.114 Hold TNS: -0.171 #Viol Endpoints: 9 CPU: 0:28:14
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 86 Moves Generated: 7 Moves Failed: 1 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 10: Hold WNS: -3.114 Hold TNS: -0.064 #Viol Endpoints: 6 CPU: 0:28:15
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 64 Moves Generated: 5 Moves Failed: 1 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 11: Hold WNS: -3.114 Hold TNS: -0.016 #Viol Endpoints: 1 CPU: 0:28:15
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 23 Moves Generated: 3 Moves Failed: 1 Moves Committed: 1
Worst hold slack term: npreset net npreset
Iter 12: Hold WNS: -3.114 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:28:15
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 1 Moves Generated: 0 Moves Failed: 1 Moves Committed: 0
Worst hold slack term: npreset net npreset
Iter 13: Hold WNS: -3.114 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:28:16
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: FP_PROCESSOR/amba_slave/curr_state_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -9.060 
	TNS: -13440.486 
	VP: 2967 
	Worst setup path end point:FP_PROCESSOR/MULT/op1_reg[24]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.002 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: FP_PROCESSOR/amba_slave/curr_state_reg[0]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -9.060 
	TNS: -13440.486 
	VP: 2967 
	Worst setup path end point:FP_PROCESSOR/MULT/op1_reg[24]/D 
--------------------------------------------------- 
Density after buffering = 0.521 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 330 nets for commit
*info: Added a total of 328 cells to fix/reduce hold violation
*info:
*info:          115 cells of type 'CLKBUF3' used
*info:           25 cells of type 'CLKBUF2' used
*info:           27 cells of type 'CLKBUF1' used
*info:           44 cells of type 'BUFX4' used
*info:          117 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 1 net(s) have violated hold timing slacks.
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:54.5, REAL=0:00:55.0, totSessionCpu=0:34:16, mem=798.3M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:02.4, real=0:00:03.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:02.7   mem=802.5M  mem(used)=4.2M***
Ripped up 0 affected routes.
Total net length = 1.325e+07 (5.885e+06 7.361e+06) (ext = 5.484e+05)
default core: bins with density >  0.75 =    0 % ( 0 / 625 )
*** Starting trialRoute (mem=800.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 248 nets with 1 extra space.
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)

Phase 1a route (0:00:00.4 809.1M):
Est net length = 1.393e+07um = 6.268e+06H + 7.662e+06V
Usage: (13.6%H 13.5%V) = (7.590e+06um 1.438e+07um) = (627548 474121)
Obstruct: 1985 = 96 (0.0%H) + 1889 (0.5%V)
Overflow: 23932 = 2293 (0.63% H) + 21639 (5.94% V)
Number obstruct path=39 reroute=0

Phase 1b route (0:00:00.8 811.6M):
Usage: (13.6%H 13.4%V) = (7.578e+06um 1.432e+07um) = (626608 472245)
Overflow: 21371 = 1413 (0.39% H) + 19958 (5.48% V)

Phase 1c route (0:00:00.5 811.6M):
Usage: (13.5%H 13.4%V) = (7.567e+06um 1.434e+07um) = (625684 472762)
Overflow: 20279 = 1014 (0.28% H) + 19265 (5.29% V)

Phase 1d route (0:00:00.6 811.6M):
Usage: (13.6%H 13.5%V) = (7.604e+06um 1.444e+07um) = (628763 476076)
Overflow: 15323 = 436 (0.12% H) + 14887 (4.08% V)

Phase 1e route (0:00:00.6 812.2M):
Usage: (13.8%H 13.6%V) = (7.702e+06um 1.456e+07um) = (636436 480197)
Overflow: 11215 = 75 (0.02% H) + 11141 (3.06% V)

Phase 1f route (0:00:00.6 812.2M):
Usage: (14.0%H 13.7%V) = (7.857e+06um 1.467e+07um) = (649004 483674)
Overflow: 6818 = 38 (0.01% H) + 6780 (1.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	2	 0.00%
 -3:	0	 0.00%	6	 0.00%
 -2:	0	 0.00%	485	 0.13%
 -1:	38	 0.01%	6080	 1.67%
--------------------------------------
  0:	2606	 0.71%	38084	10.45%
  1:	5013	 1.37%	35293	 9.68%
  2:	7029	 1.92%	31247	 8.57%
  3:	10405	 2.84%	24317	 6.67%
  4:	15576	 4.25%	20456	 5.61%
  5:	21711	 5.93%	138961	38.13%
  6:	26683	 7.29%	925	 0.25%
  7:	27284	 7.45%	4	 0.00%
  8:	22033	 6.02%	1	 0.00%
  9:	13613	 3.72%	5	 0.00%
 10:	39261	10.72%	1	 0.00%
 11:	0	 0.00%	2	 0.00%
 12:	0	 0.00%	1	 0.00%
 13:	0	 0.00%	1	 0.00%
 14:	10	 0.00%	0	 0.00%
 15:	88340	24.12%	1	 0.00%
 16:	86638	23.66%	1	 0.00%
 18:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	1	 0.00%
 20:	0	 0.00%	68572	18.82%


Global route (cpu=3.4s real=4.0s 809.6M)


*** After '-updateRemainTrks' operation: 

Usage: (14.0%H 13.7%V) = (7.857e+06um 1.467e+07um) = (649004 483674)
Overflow: 6818 = 38 (0.01% H) + 6780 (1.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	2	 0.00%
 -3:	0	 0.00%	6	 0.00%
 -2:	0	 0.00%	485	 0.13%
 -1:	38	 0.01%	6080	 1.67%
--------------------------------------
  0:	2606	 0.71%	38084	10.45%
  1:	5013	 1.37%	35293	 9.68%
  2:	7029	 1.92%	31247	 8.57%
  3:	10405	 2.84%	24317	 6.67%
  4:	15576	 4.25%	20456	 5.61%
  5:	21711	 5.93%	138961	38.13%
  6:	26683	 7.29%	925	 0.25%
  7:	27284	 7.45%	4	 0.00%
  8:	22033	 6.02%	1	 0.00%
  9:	13613	 3.72%	5	 0.00%
 10:	39261	10.72%	1	 0.00%
 11:	0	 0.00%	2	 0.00%
 12:	0	 0.00%	1	 0.00%
 13:	0	 0.00%	1	 0.00%
 14:	10	 0.00%	0	 0.00%
 15:	88340	24.12%	1	 0.00%
 16:	86638	23.66%	1	 0.00%
 18:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	1	 0.00%
 20:	0	 0.00%	68572	18.82%



*** Completed Phase 1 route (0:00:04.7 800.4M) ***


Total length: 1.451e+07um, number of vias: 469784
M1(H) length: 0.000e+00um, number of vias: 241608
M2(V) length: 8.198e+06um, number of vias: 228176
M3(H) length: 6.307e+06um
*** Completed Phase 2 route (0:00:04.6 800.4M) ***

*** Finished all Phases (cpu=0:00:09.7 mem=800.4M) ***
Peak Memory Usage was 808.8M 
*** Finished trialRoute (cpu=0:00:10.8 mem=800.4M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=84496 and nets=87332 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 782.355M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 796.4M)
Number of Loop : 0
Start delay calculation (mem=796.391M)...
Delay calculation completed. (cpu=0:00:05.2 real=0:00:05.0 mem=800.379M 0)
*** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 800.4M) ***
**optDesign ... cpu = 0:01:20, real = 0:01:19, mem = 800.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:22, real = 0:01:22, mem = 800.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -9.052  | -9.052  | -2.975  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-18788.6 |-13415.6 | -5744.5 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  7836   |  2967   |  5102   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.123  |  0.377  | -3.123  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -9.405  |  0.000  | -9.405  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    5    |    0    |    5    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.013   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.090%
Routing Overflow: 0.01% H and 1.86% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:39, real = 0:01:40, mem = 782.4M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 782.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=782.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=782.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.052  |
|           TNS (ns):|-18788.6 |
|    Violating Paths:|  7836   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.013   |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.090%
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 800.4M **
*** Starting optimizing excluded clock nets MEM= 800.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 800.4M) ***
*** Starting optimizing excluded clock nets MEM= 800.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 800.4M) ***
*info: Start fixing DRV (Mem = 800.38M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (800.4M)
*info: 248 clock nets excluded
*info: 2 special nets excluded.
*info: 1992 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.9, MEM=800.4M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.520902
Start fixing design rules ... (0:00:00.9 803.0M)
Done fixing design rule (0:00:02.4 803.0M)

Summary:
181 buffers added on 180 nets (with 69 drivers resized)

Density after buffering = 0.521642
default core: bins with density >  0.75 =    0 % ( 0 / 625 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:03.4, real=0:00:04.0)
move report: preRPlace moves 232 insts, mean move: 5.92 um, max move: 69.60 um
	max move on inst (FP_PROCESSOR/State_memory/memOut/FE_OFC31935_prdata_16_): (12789.60, 6411.00) --> (12720.00, 6411.00)
move report: rPlace moves 232 insts, mean move: 5.92 um, max move: 69.60 um
	max move on inst (FP_PROCESSOR/State_memory/memOut/FE_OFC31935_prdata_16_): (12789.60, 6411.00) --> (12720.00, 6411.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        69.60 um
  inst (FP_PROCESSOR/State_memory/memOut/FE_OFC31935_prdata_16_) with max move: (12789.6, 6411) -> (12720, 6411)
  mean    (X+Y) =         5.92 um
Total instances moved : 232
*** cpu=0:00:03.6   mem=803.1M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:09.1 803.1M)

*** Starting trialRoute (mem=803.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 248 nets with 1 extra space.
routingBox: (1200 1500) (18099600 18070500)
coreBox:    (5301600 5301000) (12799800 12771000)

Phase 1a route (0:00:00.5 811.5M):
Est net length = 1.394e+07um = 6.270e+06H + 7.671e+06V
Usage: (13.6%H 13.5%V) = (7.594e+06um 1.440e+07um) = (627864 474788)
Obstruct: 1983 = 96 (0.0%H) + 1887 (0.5%V)
Overflow: 23927 = 2242 (0.61% H) + 21684 (5.95% V)
Number obstruct path=40 reroute=0

Phase 1b route (0:00:00.9 812.5M):
Usage: (13.6%H 13.4%V) = (7.582e+06um 1.434e+07um) = (626927 472899)
Overflow: 21486 = 1457 (0.40% H) + 20029 (5.50% V)

Phase 1c route (0:00:00.5 812.5M):
Usage: (13.5%H 13.4%V) = (7.571e+06um 1.436e+07um) = (626013 473401)
Overflow: 20359 = 1025 (0.28% H) + 19334 (5.31% V)

Phase 1d route (0:00:00.6 812.5M):
Usage: (13.6%H 13.5%V) = (7.608e+06um 1.446e+07um) = (629051 476673)
Overflow: 15382 = 418 (0.11% H) + 14964 (4.11% V)

Phase 1e route (0:00:00.6 812.6M):
Usage: (13.8%H 13.6%V) = (7.708e+06um 1.458e+07um) = (636865 480794)
Overflow: 11287 = 84 (0.02% H) + 11202 (3.07% V)

Phase 1f route (0:00:00.6 812.6M):
Usage: (14.0%H 13.7%V) = (7.865e+06um 1.468e+07um) = (649618 484321)
Overflow: 6807 = 43 (0.01% H) + 6764 (1.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	6	 0.00%
 -2:	0	 0.00%	492	 0.13%
 -1:	43	 0.01%	6056	 1.66%
--------------------------------------
  0:	2624	 0.72%	38191	10.48%
  1:	4715	 1.29%	35384	 9.71%
  2:	7103	 1.94%	31232	 8.57%
  3:	10558	 2.88%	24060	 6.60%
  4:	15721	 4.29%	20819	 5.71%
  5:	21822	 5.96%	138693	38.06%
  6:	26687	 7.29%	925	 0.25%
  7:	27481	 7.50%	1	 0.00%
  8:	21921	 5.99%	1	 0.00%
  9:	13197	 3.60%	3	 0.00%
 10:	39380	10.75%	1	 0.00%
 11:	0	 0.00%	3	 0.00%
 12:	0	 0.00%	4	 0.00%
 13:	0	 0.00%	1	 0.00%
 14:	12	 0.00%	0	 0.00%
 15:	88342	24.12%	2	 0.00%
 16:	86634	23.65%	0	 0.00%
 17:	0	 0.00%	1	 0.00%
 18:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	1	 0.00%
 20:	0	 0.00%	68571	18.81%


Global route (cpu=3.6s real=4.0s 811.5M)


*** After '-updateRemainTrks' operation: 

Usage: (14.0%H 13.7%V) = (7.865e+06um 1.468e+07um) = (649618 484321)
Overflow: 6807 = 43 (0.01% H) + 6764 (1.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	6	 0.00%
 -2:	0	 0.00%	492	 0.13%
 -1:	43	 0.01%	6056	 1.66%
--------------------------------------
  0:	2624	 0.72%	38191	10.48%
  1:	4715	 1.29%	35384	 9.71%
  2:	7103	 1.94%	31232	 8.57%
  3:	10558	 2.88%	24060	 6.60%
  4:	15721	 4.29%	20819	 5.71%
  5:	21822	 5.96%	138693	38.06%
  6:	26687	 7.29%	925	 0.25%
  7:	27481	 7.50%	1	 0.00%
  8:	21921	 5.99%	1	 0.00%
  9:	13197	 3.60%	3	 0.00%
 10:	39380	10.75%	1	 0.00%
 11:	0	 0.00%	3	 0.00%
 12:	0	 0.00%	4	 0.00%
 13:	0	 0.00%	1	 0.00%
 14:	12	 0.00%	0	 0.00%
 15:	88342	24.12%	2	 0.00%
 16:	86634	23.65%	0	 0.00%
 17:	0	 0.00%	1	 0.00%
 18:	0	 0.00%	1	 0.00%
 19:	0	 0.00%	1	 0.00%
 20:	0	 0.00%	68571	18.81%



*** Completed Phase 1 route (0:00:05.0 803.1M) ***


Total length: 1.452e+07um, number of vias: 470455
M1(H) length: 0.000e+00um, number of vias: 241970
M2(V) length: 8.206e+06um, number of vias: 228485
M3(H) length: 6.313e+06um
*** Completed Phase 2 route (0:00:04.6 803.1M) ***

*** Finished all Phases (cpu=0:00:10.1 mem=803.1M) ***
Peak Memory Usage was 811.5M 
*** Finished trialRoute (cpu=0:00:11.2 mem=803.1M) ***

Extraction called for design 'Floating_point_co_processor_top' of instances=84677 and nets=87513 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 803.062M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.2, MEM = 799.1M)
Number of Loop : 0
Start delay calculation (mem=799.074M)...
Delay calculation completed. (cpu=0:00:05.2 real=0:00:06.0 mem=803.062M 0)
*** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 803.1M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    3
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:31, Mem = 803.06M).

------------------------------------------------------------
     Summary (cpu=0.52min real=0.52min mem=803.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.973  |
|           TNS (ns):|-17723.1 |
|    Violating Paths:|  7838   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.164%
Routing Overflow: 0.01% H and 1.86% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 803.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 803.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -8.973  | -8.973  | -2.726  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-17723.1 |-13375.3 | -4663.1 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  7838   |  2966   |  5105   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.164%
Routing Overflow: 0.01% H and 1.86% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 803.1M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...
..........|...
Total number of adjacent register pair is 132026.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4996
Nr. of Buffer                  : 247
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): FP_PROCESSOR/SIN/MULX3FAC/mult2_reg[1]/CLK 2805(ps)
Min trig. edge delay at sink(R): FP_PROCESSOR/SIN/ADDX5/reg_stage2_reg[7]/CLK 2467(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 2467~2805(ps)          0~1000(ps)          
Fall Phase Delay               : 2452.6~2838.2(ps)      0~1000(ps)          
Trig. Edge Skew                : 338(ps)                300(ps)             
Rise Skew                      : 338(ps)                
Fall Skew                      : 385.6(ps)              
Max. Rise Buffer Tran.         : 547.8(ps)              400(ps)             
Max. Fall Buffer Tran.         : 548.9(ps)              400(ps)             
Max. Rise Sink Tran.           : 405(ps)                400(ps)             
Max. Fall Sink Tran.           : 405.2(ps)              400(ps)             
Min. Rise Buffer Tran.         : 171.6(ps)              0(ps)               
Min. Fall Buffer Tran.         : 171.9(ps)              0(ps)               
Min. Rise Sink Tran.           : 296.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 297.9(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 132026                 

Max. Local Skew                : 277.1(ps)              
  FP_PROCESSOR/State_memory/regfile/reg9_reg[15]/CLK(R)->
  FP_PROCESSOR/MULT/op2_reg[15]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:01.9)


*** End reportClockTree (cpu=0:00:02.0, real=0:00:03.0, mem=808.1M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 372103 filler insts (cell FILL / prefix FILLER).
*INFO: Total 372103 filler insts added - prefix FILLER (CPU: 0:00:08.0).
<CMD> addMetalFill -layer {1 2 3} -nets {gnd vdd}
**WARN: (ENCMF-126):	Layer [1] has smaller min_width(800) than the value in LEF file. Program default change to (900)
**WARN: (ENCMF-139):	Layer [1] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-126):	Layer [2] has smaller min_width(800) than the value in LEF file. Program default change to (900)
**WARN: (ENCMF-139):	Layer [2] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-126):	Layer [3] has smaller min_width(800) than the value in LEF file. Program default change to (1500)
**WARN: (ENCMF-139):	Layer [3] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-5033):	Layer  0 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  0 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  0 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  0 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
**WARN: (ENCMF-5033):	Layer  1 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  1 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  1 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  1 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
**WARN: (ENCMF-5033):	Layer  2 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  2 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  2 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  2 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
************************
Timing Aware on 
P/G Nets: 12
Signal Nets: 87253
Clock Nets: 248
************************
Density calculation ...... Slot :   1 of 512
Density calculation ...... Slot :   2 of 512
Density calculation ...... Slot :   3 of 512
Density calculation ...... Slot :   4 of 512
Density calculation ...... Slot :   5 of 512
Density calculation ...... Slot :   6 of 512
Density calculation ...... Slot :   7 of 512
Density calculation ...... Slot :   8 of 512
Density calculation ...... Slot :   9 of 512
Density calculation ...... Slot :  10 of 512
Density calculation ...... Slot :  11 of 512
Density calculation ...... Slot :  12 of 512
Density calculation ...... Slot :  13 of 512
Density calculation ...... Slot :  14 of 512
Density calculation ...... Slot :  15 of 512
Density calculation ...... Slot :  16 of 512
Density calculation ...... Slot :  17 of 512
Density calculation ...... Slot :  18 of 512
Density calculation ...... Slot :  19 of 512
Density calculation ...... Slot :  20 of 512
Density calculation ...... Slot :  21 of 512
Density calculation ...... Slot :  22 of 512
Density calculation ...... Slot :  23 of 512
Density calculation ...... Slot :  24 of 512
Density calculation ...... Slot :  25 of 512
Density calculation ...... Slot :  26 of 512
Density calculation ...... Slot :  27 of 512
Density calculation ...... Slot :  28 of 512
Density calculation ...... Slot :  29 of 512
Density calculation ...... Slot :  30 of 512
Density calculation ...... Slot :  31 of 512
Density calculation ...... Slot :  32 of 512
Density calculation ...... Slot :  33 of 512
Density calculation ...... Slot :  34 of 512
Density calculation ...... Slot :  35 of 512
Density calculation ...... Slot :  36 of 512
Density calculation ...... Slot :  37 of 512
Density calculation ...... Slot :  38 of 512
Density calculation ...... Slot :  39 of 512
Density calculation ...... Slot :  40 of 512
Density calculation ...... Slot :  41 of 512
Density calculation ...... Slot :  42 of 512
Density calculation ...... Slot :  43 of 512
Density calculation ...... Slot :  44 of 512
Density calculation ...... Slot :  45 of 512
Density calculation ...... Slot :  46 of 512
Density calculation ...... Slot :  47 of 512
Density calculation ...... Slot :  48 of 512
Density calculation ...... Slot :  49 of 512
Density calculation ...... Slot :  50 of 512
Density calculation ...... Slot :  51 of 512
Density calculation ...... Slot :  52 of 512
Density calculation ...... Slot :  53 of 512
Density calculation ...... Slot :  54 of 512
Density calculation ...... Slot :  55 of 512
Density calculation ...... Slot :  56 of 512
Density calculation ...... Slot :  57 of 512
Density calculation ...... Slot :  58 of 512
Density calculation ...... Slot :  59 of 512
Density calculation ...... Slot :  60 of 512
Density calculation ...... Slot :  61 of 512
Density calculation ...... Slot :  62 of 512
Density calculation ...... Slot :  63 of 512
Density calculation ...... Slot :  64 of 512
Density calculation ...... Slot :  65 of 512
Density calculation ...... Slot :  66 of 512
Density calculation ...... Slot :  67 of 512
Density calculation ...... Slot :  68 of 512
Density calculation ...... Slot :  69 of 512
Density calculation ...... Slot :  70 of 512
Density calculation ...... Slot :  71 of 512
Density calculation ...... Slot :  72 of 512
Density calculation ...... Slot :  73 of 512
Density calculation ...... Slot :  74 of 512
Density calculation ...... Slot :  75 of 512
Density calculation ...... Slot :  76 of 512
Density calculation ...... Slot :  77 of 512
Density calculation ...... Slot :  78 of 512
Density calculation ...... Slot :  79 of 512
Density calculation ...... Slot :  80 of 512
Density calculation ...... Slot :  81 of 512
Density calculation ...... Slot :  82 of 512
Density calculation ...... Slot :  83 of 512
Density calculation ...... Slot :  84 of 512
Density calculation ...... Slot :  85 of 512
Density calculation ...... Slot :  86 of 512
Density calculation ...... Slot :  87 of 512
Density calculation ...... Slot :  88 of 512
Density calculation ...... Slot :  89 of 512
Density calculation ...... Slot :  90 of 512
Density calculation ...... Slot :  91 of 512
Density calculation ...... Slot :  92 of 512
Density calculation ...... Slot :  93 of 512
Density calculation ...... Slot :  94 of 512
Density calculation ...... Slot :  95 of 512
Density calculation ...... Slot :  96 of 512
Density calculation ...... Slot :  97 of 512
Density calculation ...... Slot :  98 of 512
Density calculation ...... Slot :  99 of 512
Density calculation ...... Slot : 100 of 512
Density calculation ...... Slot : 101 of 512
Density calculation ...... Slot : 102 of 512
Density calculation ...... Slot : 103 of 512
Density calculation ...... Slot : 104 of 512
Density calculation ...... Slot : 105 of 512
Density calculation ...... Slot : 106 of 512
Density calculation ...... Slot : 107 of 512
Density calculation ...... Slot : 108 of 512
Density calculation ...... Slot : 109 of 512
Density calculation ...... Slot : 110 of 512
Density calculation ...... Slot : 111 of 512
Density calculation ...... Slot : 112 of 512
Density calculation ...... Slot : 113 of 512
Density calculation ...... Slot : 114 of 512
Density calculation ...... Slot : 115 of 512
Density calculation ...... Slot : 116 of 512
Density calculation ...... Slot : 117 of 512
Density calculation ...... Slot : 118 of 512
Density calculation ...... Slot : 119 of 512
Density calculation ...... Slot : 120 of 512
Density calculation ...... Slot : 121 of 512
Density calculation ...... Slot : 122 of 512
Density calculation ...... Slot : 123 of 512
Density calculation ...... Slot : 124 of 512
Density calculation ...... Slot : 125 of 512
Density calculation ...... Slot : 126 of 512
Density calculation ...... Slot : 127 of 512
Density calculation ...... Slot : 128 of 512
Density calculation ...... Slot : 129 of 512
Density calculation ...... Slot : 130 of 512
Density calculation ...... Slot : 131 of 512
Density calculation ...... Slot : 132 of 512
Density calculation ...... Slot : 133 of 512
Density calculation ...... Slot : 134 of 512
Density calculation ...... Slot : 135 of 512
Density calculation ...... Slot : 136 of 512
Density calculation ...... Slot : 137 of 512
Density calculation ...... Slot : 138 of 512
Density calculation ...... Slot : 139 of 512
Density calculation ...... Slot : 140 of 512
Density calculation ...... Slot : 141 of 512
Density calculation ...... Slot : 142 of 512
Density calculation ...... Slot : 143 of 512
Density calculation ...... Slot : 144 of 512
Density calculation ...... Slot : 145 of 512
Density calculation ...... Slot : 146 of 512
Density calculation ...... Slot : 147 of 512
Density calculation ...... Slot : 148 of 512
Density calculation ...... Slot : 149 of 512
Density calculation ...... Slot : 150 of 512
Density calculation ...... Slot : 151 of 512
Density calculation ...... Slot : 152 of 512
Density calculation ...... Slot : 153 of 512
Density calculation ...... Slot : 154 of 512
Density calculation ...... Slot : 155 of 512
Density calculation ...... Slot : 156 of 512
Density calculation ...... Slot : 157 of 512
Density calculation ...... Slot : 158 of 512
Density calculation ...... Slot : 159 of 512
Density calculation ...... Slot : 160 of 512
Density calculation ...... Slot : 161 of 512
Density calculation ...... Slot : 162 of 512
Density calculation ...... Slot : 163 of 512
Density calculation ...... Slot : 164 of 512
Density calculation ...... Slot : 165 of 512
Density calculation ...... Slot : 166 of 512
Density calculation ...... Slot : 167 of 512
Density calculation ...... Slot : 168 of 512
Density calculation ...... Slot : 169 of 512
Density calculation ...... Slot : 170 of 512
Density calculation ...... Slot : 171 of 512
Density calculation ...... Slot : 172 of 512
Density calculation ...... Slot : 173 of 512
Density calculation ...... Slot : 174 of 512
Density calculation ...... Slot : 175 of 512
Density calculation ...... Slot : 176 of 512
Density calculation ...... Slot : 177 of 512
Density calculation ...... Slot : 178 of 512
Density calculation ...... Slot : 179 of 512
Density calculation ...... Slot : 180 of 512
Density calculation ...... Slot : 181 of 512
Density calculation ...... Slot : 182 of 512
Density calculation ...... Slot : 183 of 512
Density calculation ...... Slot : 184 of 512
Density calculation ...... Slot : 185 of 512
Density calculation ...... Slot : 186 of 512
Density calculation ...... Slot : 187 of 512
Density calculation ...... Slot : 188 of 512
Density calculation ...... Slot : 189 of 512
Density calculation ...... Slot : 190 of 512
Density calculation ...... Slot : 191 of 512
Density calculation ...... Slot : 192 of 512
Density calculation ...... Slot : 193 of 512
Density calculation ...... Slot : 194 of 512
Density calculation ...... Slot : 195 of 512
Density calculation ...... Slot : 196 of 512
Density calculation ...... Slot : 197 of 512
Density calculation ...... Slot : 198 of 512
Density calculation ...... Slot : 199 of 512
Density calculation ...... Slot : 200 of 512
Density calculation ...... Slot : 201 of 512
Density calculation ...... Slot : 202 of 512
Density calculation ...... Slot : 203 of 512
Density calculation ...... Slot : 204 of 512
Density calculation ...... Slot : 205 of 512
Density calculation ...... Slot : 206 of 512
Density calculation ...... Slot : 207 of 512
Density calculation ...... Slot : 208 of 512
Density calculation ...... Slot : 209 of 512
Density calculation ...... Slot : 210 of 512
Density calculation ...... Slot : 211 of 512
Density calculation ...... Slot : 212 of 512
Density calculation ...... Slot : 213 of 512
Density calculation ...... Slot : 214 of 512
Density calculation ...... Slot : 215 of 512
Density calculation ...... Slot : 216 of 512
Density calculation ...... Slot : 217 of 512
Density calculation ...... Slot : 218 of 512
Density calculation ...... Slot : 219 of 512
Density calculation ...... Slot : 220 of 512
Density calculation ...... Slot : 221 of 512
Density calculation ...... Slot : 222 of 512
Density calculation ...... Slot : 223 of 512
Density calculation ...... Slot : 224 of 512
Density calculation ...... Slot : 225 of 512
Density calculation ...... Slot : 226 of 512
Density calculation ...... Slot : 227 of 512
Density calculation ...... Slot : 228 of 512
Density calculation ...... Slot : 229 of 512
Density calculation ...... Slot : 230 of 512
Density calculation ...... Slot : 231 of 512
Density calculation ...... Slot : 232 of 512
Density calculation ...... Slot : 233 of 512
Density calculation ...... Slot : 234 of 512
Density calculation ...... Slot : 235 of 512
Density calculation ...... Slot : 236 of 512
Density calculation ...... Slot : 237 of 512
Density calculation ...... Slot : 238 of 512
Density calculation ...... Slot : 239 of 512
Density calculation ...... Slot : 240 of 512
Density calculation ...... Slot : 241 of 512
Density calculation ...... Slot : 242 of 512
Density calculation ...... Slot : 243 of 512
Density calculation ...... Slot : 244 of 512
Density calculation ...... Slot : 245 of 512
Density calculation ...... Slot : 246 of 512
Density calculation ...... Slot : 247 of 512
Density calculation ...... Slot : 248 of 512
Density calculation ...... Slot : 249 of 512
Density calculation ...... Slot : 250 of 512
Density calculation ...... Slot : 251 of 512
Density calculation ...... Slot : 252 of 512
Density calculation ...... Slot : 253 of 512
Density calculation ...... Slot : 254 of 512
Density calculation ...... Slot : 255 of 512
Density calculation ...... Slot : 256 of 512
Density calculation ...... Slot : 257 of 512
Density calculation ...... Slot : 258 of 512
Density calculation ...... Slot : 259 of 512
Density calculation ...... Slot : 260 of 512
Density calculation ...... Slot : 261 of 512
Density calculation ...... Slot : 262 of 512
Density calculation ...... Slot : 263 of 512
Density calculation ...... Slot : 264 of 512
Density calculation ...... Slot : 265 of 512
Density calculation ...... Slot : 266 of 512
Density calculation ...... Slot : 267 of 512
Density calculation ...... Slot : 268 of 512
Density calculation ...... Slot : 269 of 512
Density calculation ...... Slot : 270 of 512
Density calculation ...... Slot : 271 of 512
Density calculation ...... Slot : 272 of 512
Density calculation ...... Slot : 273 of 512
Density calculation ...... Slot : 274 of 512
Density calculation ...... Slot : 275 of 512
Density calculation ...... Slot : 276 of 512
Density calculation ...... Slot : 277 of 512
Density calculation ...... Slot : 278 of 512
Density calculation ...... Slot : 279 of 512
Density calculation ...... Slot : 280 of 512
Density calculation ...... Slot : 281 of 512
Density calculation ...... Slot : 282 of 512
Density calculation ...... Slot : 283 of 512
Density calculation ...... Slot : 284 of 512
Density calculation ...... Slot : 285 of 512
Density calculation ...... Slot : 286 of 512
Density calculation ...... Slot : 287 of 512
Density calculation ...... Slot : 288 of 512
Density calculation ...... Slot : 289 of 512
Density calculation ...... Slot : 290 of 512
Density calculation ...... Slot : 291 of 512
Density calculation ...... Slot : 292 of 512
Density calculation ...... Slot : 293 of 512
Density calculation ...... Slot : 294 of 512
Density calculation ...... Slot : 295 of 512
Density calculation ...... Slot : 296 of 512
Density calculation ...... Slot : 297 of 512
Density calculation ...... Slot : 298 of 512
Density calculation ...... Slot : 299 of 512
Density calculation ...... Slot : 300 of 512
Density calculation ...... Slot : 301 of 512
Density calculation ...... Slot : 302 of 512
Density calculation ...... Slot : 303 of 512
Density calculation ...... Slot : 304 of 512
Density calculation ...... Slot : 305 of 512
Density calculation ...... Slot : 306 of 512
Density calculation ...... Slot : 307 of 512
Density calculation ...... Slot : 308 of 512
Density calculation ...... Slot : 309 of 512
Density calculation ...... Slot : 310 of 512
Density calculation ...... Slot : 311 of 512
Density calculation ...... Slot : 312 of 512
Density calculation ...... Slot : 313 of 512
Density calculation ...... Slot : 314 of 512
Density calculation ...... Slot : 315 of 512
Density calculation ...... Slot : 316 of 512
Density calculation ...... Slot : 317 of 512
Density calculation ...... Slot : 318 of 512
Density calculation ...... Slot : 319 of 512
Density calculation ...... Slot : 320 of 512
Density calculation ...... Slot : 321 of 512
Density calculation ...... Slot : 322 of 512
Density calculation ...... Slot : 323 of 512
Density calculation ...... Slot : 324 of 512
Density calculation ...... Slot : 325 of 512
Density calculation ...... Slot : 326 of 512
Density calculation ...... Slot : 327 of 512
Density calculation ...... Slot : 328 of 512
Density calculation ...... Slot : 329 of 512
Density calculation ...... Slot : 330 of 512
Density calculation ...... Slot : 331 of 512
Density calculation ...... Slot : 332 of 512
Density calculation ...... Slot : 333 of 512
Density calculation ...... Slot : 334 of 512
Density calculation ...... Slot : 335 of 512
Density calculation ...... Slot : 336 of 512
Density calculation ...... Slot : 337 of 512
Density calculation ...... Slot : 338 of 512
Density calculation ...... Slot : 339 of 512
Density calculation ...... Slot : 340 of 512
Density calculation ...... Slot : 341 of 512
Density calculation ...... Slot : 342 of 512
Density calculation ...... Slot : 343 of 512
Density calculation ...... Slot : 344 of 512
Density calculation ...... Slot : 345 of 512
Density calculation ...... Slot : 346 of 512
Density calculation ...... Slot : 347 of 512
Density calculation ...... Slot : 348 of 512
Density calculation ...... Slot : 349 of 512
Density calculation ...... Slot : 350 of 512
Density calculation ...... Slot : 351 of 512
Density calculation ...... Slot : 352 of 512
Density calculation ...... Slot : 353 of 512
Density calculation ...... Slot : 354 of 512
Density calculation ...... Slot : 355 of 512
Density calculation ...... Slot : 356 of 512
Density calculation ...... Slot : 357 of 512
Density calculation ...... Slot : 358 of 512
Density calculation ...... Slot : 359 of 512
Density calculation ...... Slot : 360 of 512
Density calculation ...... Slot : 361 of 512
Density calculation ...... Slot : 362 of 512
Density calculation ...... Slot : 363 of 512
Density calculation ...... Slot : 364 of 512
Density calculation ...... Slot : 365 of 512
Density calculation ...... Slot : 366 of 512
Density calculation ...... Slot : 367 of 512
Density calculation ...... Slot : 368 of 512
Density calculation ...... Slot : 369 of 512
Density calculation ...... Slot : 370 of 512
Density calculation ...... Slot : 371 of 512
Density calculation ...... Slot : 372 of 512
Density calculation ...... Slot : 373 of 512
Density calculation ...... Slot : 374 of 512
Density calculation ...... Slot : 375 of 512
Density calculation ...... Slot : 376 of 512
Density calculation ...... Slot : 377 of 512
Density calculation ...... Slot : 378 of 512
Density calculation ...... Slot : 379 of 512
Density calculation ...... Slot : 380 of 512
Density calculation ...... Slot : 381 of 512
Density calculation ...... Slot : 382 of 512
Density calculation ...... Slot : 383 of 512
Density calculation ...... Slot : 384 of 512
Density calculation ...... Slot : 385 of 512
Density calculation ...... Slot : 386 of 512
Density calculation ...... Slot : 387 of 512
Density calculation ...... Slot : 388 of 512
Density calculation ...... Slot : 389 of 512
Density calculation ...... Slot : 390 of 512
Density calculation ...... Slot : 391 of 512
Density calculation ...... Slot : 392 of 512
Density calculation ...... Slot : 393 of 512
Density calculation ...... Slot : 394 of 512
Density calculation ...... Slot : 395 of 512
Density calculation ...... Slot : 396 of 512
Density calculation ...... Slot : 397 of 512
Density calculation ...... Slot : 398 of 512
Density calculation ...... Slot : 399 of 512
Density calculation ...... Slot : 400 of 512
Density calculation ...... Slot : 401 of 512
Density calculation ...... Slot : 402 of 512
Density calculation ...... Slot : 403 of 512
Density calculation ...... Slot : 404 of 512
Density calculation ...... Slot : 405 of 512
Density calculation ...... Slot : 406 of 512
Density calculation ...... Slot : 407 of 512
Density calculation ...... Slot : 408 of 512
Density calculation ...... Slot : 409 of 512
Density calculation ...... Slot : 410 of 512
Density calculation ...... Slot : 411 of 512
Density calculation ...... Slot : 412 of 512
Density calculation ...... Slot : 413 of 512
Density calculation ...... Slot : 414 of 512
Density calculation ...... Slot : 415 of 512
Density calculation ...... Slot : 416 of 512
Density calculation ...... Slot : 417 of 512
Density calculation ...... Slot : 418 of 512
Density calculation ...... Slot : 419 of 512
Density calculation ...... Slot : 420 of 512
Density calculation ...... Slot : 421 of 512
Density calculation ...... Slot : 422 of 512
Density calculation ...... Slot : 423 of 512
Density calculation ...... Slot : 424 of 512
Density calculation ...... Slot : 425 of 512
Density calculation ...... Slot : 426 of 512
Density calculation ...... Slot : 427 of 512
Density calculation ...... Slot : 428 of 512
Density calculation ...... Slot : 429 of 512
Density calculation ...... Slot : 430 of 512
Density calculation ...... Slot : 431 of 512
Density calculation ...... Slot : 432 of 512
Density calculation ...... Slot : 433 of 512
Density calculation ...... Slot : 434 of 512
Density calculation ...... Slot : 435 of 512
Density calculation ...... Slot : 436 of 512
Density calculation ...... Slot : 437 of 512
Density calculation ...... Slot : 438 of 512
Density calculation ...... Slot : 439 of 512
Density calculation ...... Slot : 440 of 512
Density calculation ...... Slot : 441 of 512
Density calculation ...... Slot : 442 of 512
Density calculation ...... Slot : 443 of 512
Density calculation ...... Slot : 444 of 512
Density calculation ...... Slot : 445 of 512
Density calculation ...... Slot : 446 of 512
Density calculation ...... Slot : 447 of 512
Density calculation ...... Slot : 448 of 512
Density calculation ...... Slot : 449 of 512
Density calculation ...... Slot : 450 of 512
Density calculation ...... Slot : 451 of 512
Density calculation ...... Slot : 452 of 512
Density calculation ...... Slot : 453 of 512
Density calculation ...... Slot : 454 of 512
Density calculation ...... Slot : 455 of 512
Density calculation ...... Slot : 456 of 512
Density calculation ...... Slot : 457 of 512
Density calculation ...... Slot : 458 of 512
Density calculation ...... Slot : 459 of 512
Density calculation ...... Slot : 460 of 512
Density calculation ...... Slot : 461 of 512
Density calculation ...... Slot : 462 of 512
Density calculation ...... Slot : 463 of 512
Density calculation ...... Slot : 464 of 512
Density calculation ...... Slot : 465 of 512
Density calculation ...... Slot : 466 of 512
Density calculation ...... Slot : 467 of 512
Density calculation ...... Slot : 468 of 512
Density calculation ...... Slot : 469 of 512
Density calculation ...... Slot : 470 of 512
Density calculation ...... Slot : 471 of 512
Density calculation ...... Slot : 472 of 512
Density calculation ...... Slot : 473 of 512
Density calculation ...... Slot : 474 of 512
Density calculation ...... Slot : 475 of 512
Density calculation ...... Slot : 476 of 512
Density calculation ...... Slot : 477 of 512
Density calculation ...... Slot : 478 of 512
Density calculation ...... Slot : 479 of 512
Density calculation ...... Slot : 480 of 512
Density calculation ...... Slot : 481 of 512
Density calculation ...... Slot : 482 of 512
Density calculation ...... Slot : 483 of 512
Density calculation ...... Slot : 484 of 512
Density calculation ...... Slot : 485 of 512
Density calculation ...... Slot : 486 of 512
Density calculation ...... Slot : 487 of 512
Density calculation ...... Slot : 488 of 512
Density calculation ...... Slot : 489 of 512
Density calculation ...... Slot : 490 of 512
Density calculation ...... Slot : 491 of 512
Density calculation ...... Slot : 492 of 512
Density calculation ...... Slot : 493 of 512
Density calculation ...... Slot : 494 of 512
Density calculation ...... Slot : 495 of 512
Density calculation ...... Slot : 496 of 512
Density calculation ...... Slot : 497 of 512
Density calculation ...... Slot : 498 of 512
Density calculation ...... Slot : 499 of 512
Density calculation ...... Slot : 500 of 512
Density calculation ...... Slot : 501 of 512
Density calculation ...... Slot : 502 of 512
Density calculation ...... Slot : 503 of 512
Density calculation ...... Slot : 504 of 512
Density calculation ...... Slot : 505 of 512
Density calculation ...... Slot : 506 of 512
Density calculation ...... Slot : 507 of 512
Density calculation ...... Slot : 508 of 512
Density calculation ...... Slot : 509 of 512
Density calculation ...... Slot : 510 of 512
Density calculation ...... Slot : 511 of 512
Density calculation ...... Slot : 512 of 512
Density calculation ...... Slot :   1 of 512
Density calculation ...... Slot :   2 of 512
Density calculation ...... Slot :   3 of 512
Density calculation ...... Slot :   4 of 512
Density calculation ...... Slot :   5 of 512
Density calculation ...... Slot :   6 of 512
Density calculation ...... Slot :   7 of 512
Density calculation ...... Slot :   8 of 512
Density calculation ...... Slot :   9 of 512
Density calculation ...... Slot :  10 of 512
Density calculation ...... Slot :  11 of 512
Density calculation ...... Slot :  12 of 512
Density calculation ...... Slot :  13 of 512
Density calculation ...... Slot :  14 of 512
Density calculation ...... Slot :  15 of 512
Density calculation ...... Slot :  16 of 512
Density calculation ...... Slot :  17 of 512
Density calculation ...... Slot :  18 of 512
Density calculation ...... Slot :  19 of 512
Density calculation ...... Slot :  20 of 512
Density calculation ...... Slot :  21 of 512
Density calculation ...... Slot :  22 of 512
Density calculation ...... Slot :  23 of 512
Density calculation ...... Slot :  24 of 512
Density calculation ...... Slot :  25 of 512
Density calculation ...... Slot :  26 of 512
Density calculation ...... Slot :  27 of 512
Density calculation ...... Slot :  28 of 512
Density calculation ...... Slot :  29 of 512
Density calculation ...... Slot :  30 of 512
Density calculation ...... Slot :  31 of 512
Density calculation ...... Slot :  32 of 512
Density calculation ...... Slot :  33 of 512
Density calculation ...... Slot :  34 of 512
Density calculation ...... Slot :  35 of 512
Density calculation ...... Slot :  36 of 512
Density calculation ...... Slot :  37 of 512
Density calculation ...... Slot :  38 of 512
Density calculation ...... Slot :  39 of 512
Density calculation ...... Slot :  40 of 512
Density calculation ...... Slot :  41 of 512
Density calculation ...... Slot :  42 of 512
Density calculation ...... Slot :  43 of 512
Density calculation ...... Slot :  44 of 512
Density calculation ...... Slot :  45 of 512
Density calculation ...... Slot :  46 of 512
Density calculation ...... Slot :  47 of 512
Density calculation ...... Slot :  48 of 512
Density calculation ...... Slot :  49 of 512
Density calculation ...... Slot :  50 of 512
Density calculation ...... Slot :  51 of 512
Density calculation ...... Slot :  52 of 512
Density calculation ...... Slot :  53 of 512
Density calculation ...... Slot :  54 of 512
Density calculation ...... Slot :  55 of 512
Density calculation ...... Slot :  56 of 512
Density calculation ...... Slot :  57 of 512
Density calculation ...... Slot :  58 of 512
Density calculation ...... Slot :  59 of 512
Density calculation ...... Slot :  60 of 512
Density calculation ...... Slot :  61 of 512
Density calculation ...... Slot :  62 of 512
Density calculation ...... Slot :  63 of 512
Density calculation ...... Slot :  64 of 512
Density calculation ...... Slot :  65 of 512
Density calculation ...... Slot :  66 of 512
Density calculation ...... Slot :  67 of 512
Density calculation ...... Slot :  68 of 512
Density calculation ...... Slot :  69 of 512
Density calculation ...... Slot :  70 of 512
Density calculation ...... Slot :  71 of 512
Density calculation ...... Slot :  72 of 512
Density calculation ...... Slot :  73 of 512
Density calculation ...... Slot :  74 of 512
Density calculation ...... Slot :  75 of 512
Density calculation ...... Slot :  76 of 512
Density calculation ...... Slot :  77 of 512
Density calculation ...... Slot :  78 of 512
Density calculation ...... Slot :  79 of 512
Density calculation ...... Slot :  80 of 512
Density calculation ...... Slot :  81 of 512
Density calculation ...... Slot :  82 of 512
Density calculation ...... Slot :  83 of 512
Density calculation ...... Slot :  84 of 512
Density calculation ...... Slot :  85 of 512
Density calculation ...... Slot :  86 of 512
Density calculation ...... Slot :  87 of 512
Density calculation ...... Slot :  88 of 512
Density calculation ...... Slot :  89 of 512
Density calculation ...... Slot :  90 of 512
Density calculation ...... Slot :  91 of 512
Density calculation ...... Slot :  92 of 512
Density calculation ...... Slot :  93 of 512
Density calculation ...... Slot :  94 of 512
Density calculation ...... Slot :  95 of 512
Density calculation ...... Slot :  96 of 512
Density calculation ...... Slot :  97 of 512
Density calculation ...... Slot :  98 of 512
Density calculation ...... Slot :  99 of 512
Density calculation ...... Slot : 100 of 512
Density calculation ...... Slot : 101 of 512
Density calculation ...... Slot : 102 of 512
Density calculation ...... Slot : 103 of 512
Density calculation ...... Slot : 104 of 512
Density calculation ...... Slot : 105 of 512
Density calculation ...... Slot : 106 of 512
Density calculation ...... Slot : 107 of 512
Density calculation ...... Slot : 108 of 512
Density calculation ...... Slot : 109 of 512
Density calculation ...... Slot : 110 of 512
Density calculation ...... Slot : 111 of 512
Density calculation ...... Slot : 112 of 512
Density calculation ...... Slot : 113 of 512
Density calculation ...... Slot : 114 of 512
Density calculation ...... Slot : 115 of 512
Density calculation ...... Slot : 116 of 512
Density calculation ...... Slot : 117 of 512
Density calculation ...... Slot : 118 of 512
Density calculation ...... Slot : 119 of 512
Density calculation ...... Slot : 120 of 512
Density calculation ...... Slot : 121 of 512
Density calculation ...... Slot : 122 of 512
Density calculation ...... Slot : 123 of 512
Density calculation ...... Slot : 124 of 512
Density calculation ...... Slot : 125 of 512
Density calculation ...... Slot : 126 of 512
Density calculation ...... Slot : 127 of 512
Density calculation ...... Slot : 128 of 512
Density calculation ...... Slot : 129 of 512
Density calculation ...... Slot : 130 of 512
Density calculation ...... Slot : 131 of 512
Density calculation ...... Slot : 132 of 512
Density calculation ...... Slot : 133 of 512
Density calculation ...... Slot : 134 of 512
Density calculation ...... Slot : 135 of 512
Density calculation ...... Slot : 136 of 512
Density calculation ...... Slot : 137 of 512
Density calculation ...... Slot : 138 of 512
Density calculation ...... Slot : 139 of 512
Density calculation ...... Slot : 140 of 512
Density calculation ...... Slot : 141 of 512
Density calculation ...... Slot : 142 of 512
Density calculation ...... Slot : 143 of 512
Density calculation ...... Slot : 144 of 512
Density calculation ...... Slot : 145 of 512
Density calculation ...... Slot : 146 of 512
Density calculation ...... Slot : 147 of 512
Density calculation ...... Slot : 148 of 512
Density calculation ...... Slot : 149 of 512
Density calculation ...... Slot : 150 of 512
Density calculation ...... Slot : 151 of 512
Density calculation ...... Slot : 152 of 512
Density calculation ...... Slot : 153 of 512
Density calculation ...... Slot : 154 of 512
Density calculation ...... Slot : 155 of 512
Density calculation ...... Slot : 156 of 512
Density calculation ...... Slot : 157 of 512
Density calculation ...... Slot : 158 of 512
Density calculation ...... Slot : 159 of 512
Density calculation ...... Slot : 160 of 512
Density calculation ...... Slot : 161 of 512
Density calculation ...... Slot : 162 of 512
Density calculation ...... Slot : 163 of 512
Density calculation ...... Slot : 164 of 512
Density calculation ...... Slot : 165 of 512
Density calculation ...... Slot : 166 of 512
Density calculation ...... Slot : 167 of 512
Density calculation ...... Slot : 168 of 512
Density calculation ...... Slot : 169 of 512
Density calculation ...... Slot : 170 of 512
Density calculation ...... Slot : 171 of 512
Density calculation ...... Slot : 172 of 512
Density calculation ...... Slot : 173 of 512
Density calculation ...... Slot : 174 of 512
Density calculation ...... Slot : 175 of 512
Density calculation ...... Slot : 176 of 512
Density calculation ...... Slot : 177 of 512
Density calculation ...... Slot : 178 of 512
Density calculation ...... Slot : 179 of 512
Density calculation ...... Slot : 180 of 512
Density calculation ...... Slot : 181 of 512
Density calculation ...... Slot : 182 of 512
Density calculation ...... Slot : 183 of 512
Density calculation ...... Slot : 184 of 512
Density calculation ...... Slot : 185 of 512
Density calculation ...... Slot : 186 of 512
Density calculation ...... Slot : 187 of 512
Density calculation ...... Slot : 188 of 512
Density calculation ...... Slot : 189 of 512
Density calculation ...... Slot : 190 of 512
Density calculation ...... Slot : 191 of 512
Density calculation ...... Slot : 192 of 512
Density calculation ...... Slot : 193 of 512
Density calculation ...... Slot : 194 of 512
Density calculation ...... Slot : 195 of 512
Density calculation ...... Slot : 196 of 512
Density calculation ...... Slot : 197 of 512
Density calculation ...... Slot : 198 of 512
Density calculation ...... Slot : 199 of 512
Density calculation ...... Slot : 200 of 512
Density calculation ...... Slot : 201 of 512
Density calculation ...... Slot : 202 of 512
Density calculation ...... Slot : 203 of 512
Density calculation ...... Slot : 204 of 512
Density calculation ...... Slot : 205 of 512
Density calculation ...... Slot : 206 of 512
Density calculation ...... Slot : 207 of 512
Density calculation ...... Slot : 208 of 512
Density calculation ...... Slot : 209 of 512
Density calculation ...... Slot : 210 of 512
Density calculation ...... Slot : 211 of 512
Density calculation ...... Slot : 212 of 512
Density calculation ...... Slot : 213 of 512
Density calculation ...... Slot : 214 of 512
Density calculation ...... Slot : 215 of 512
Density calculation ...... Slot : 216 of 512
Density calculation ...... Slot : 217 of 512
Density calculation ...... Slot : 218 of 512
Density calculation ...... Slot : 219 of 512
Density calculation ...... Slot : 220 of 512
Density calculation ...... Slot : 221 of 512
Density calculation ...... Slot : 222 of 512
Density calculation ...... Slot : 223 of 512
Density calculation ...... Slot : 224 of 512
Density calculation ...... Slot : 225 of 512
Density calculation ...... Slot : 226 of 512
Density calculation ...... Slot : 227 of 512
Density calculation ...... Slot : 228 of 512
Density calculation ...... Slot : 229 of 512
Density calculation ...... Slot : 230 of 512
Density calculation ...... Slot : 231 of 512
Density calculation ...... Slot : 232 of 512
Density calculation ...... Slot : 233 of 512
Density calculation ...... Slot : 234 of 512
Density calculation ...... Slot : 235 of 512
Density calculation ...... Slot : 236 of 512
Density calculation ...... Slot : 237 of 512
Density calculation ...... Slot : 238 of 512
Density calculation ...... Slot : 239 of 512
Density calculation ...... Slot : 240 of 512
Density calculation ...... Slot : 241 of 512
Density calculation ...... Slot : 242 of 512
Density calculation ...... Slot : 243 of 512
Density calculation ...... Slot : 244 of 512
Density calculation ...... Slot : 245 of 512
Density calculation ...... Slot : 246 of 512
Density calculation ...... Slot : 247 of 512
Density calculation ...... Slot : 248 of 512
Density calculation ...... Slot : 249 of 512
Density calculation ...... Slot : 250 of 512
Density calculation ...... Slot : 251 of 512
Density calculation ...... Slot : 252 of 512
Density calculation ...... Slot : 253 of 512
Density calculation ...... Slot : 254 of 512
Density calculation ...... Slot : 255 of 512
Density calculation ...... Slot : 256 of 512
Density calculation ...... Slot : 257 of 512
Density calculation ...... Slot : 258 of 512
Density calculation ...... Slot : 259 of 512
Density calculation ...... Slot : 260 of 512
Density calculation ...... Slot : 261 of 512
Density calculation ...... Slot : 262 of 512
Density calculation ...... Slot : 263 of 512
Density calculation ...... Slot : 264 of 512
Density calculation ...... Slot : 265 of 512
Density calculation ...... Slot : 266 of 512
Density calculation ...... Slot : 267 of 512
Density calculation ...... Slot : 268 of 512
Density calculation ...... Slot : 269 of 512
Density calculation ...... Slot : 270 of 512
Density calculation ...... Slot : 271 of 512
Density calculation ...... Slot : 272 of 512
Density calculation ...... Slot : 273 of 512
Density calculation ...... Slot : 274 of 512
Density calculation ...... Slot : 275 of 512
Density calculation ...... Slot : 276 of 512
Density calculation ...... Slot : 277 of 512
Density calculation ...... Slot : 278 of 512
Density calculation ...... Slot : 279 of 512
Density calculation ...... Slot : 280 of 512
Density calculation ...... Slot : 281 of 512
Density calculation ...... Slot : 282 of 512
Density calculation ...... Slot : 283 of 512
Density calculation ...... Slot : 284 of 512
Density calculation ...... Slot : 285 of 512
Density calculation ...... Slot : 286 of 512
Density calculation ...... Slot : 287 of 512
Density calculation ...... Slot : 288 of 512
Density calculation ...... Slot : 289 of 512
Density calculation ...... Slot : 290 of 512
Density calculation ...... Slot : 291 of 512
Density calculation ...... Slot : 292 of 512
Density calculation ...... Slot : 293 of 512
Density calculation ...... Slot : 294 of 512
Density calculation ...... Slot : 295 of 512
Density calculation ...... Slot : 296 of 512
Density calculation ...... Slot : 297 of 512
Density calculation ...... Slot : 298 of 512
Density calculation ...... Slot : 299 of 512
Density calculation ...... Slot : 300 of 512
Density calculation ...... Slot : 301 of 512
Density calculation ...... Slot : 302 of 512
Density calculation ...... Slot : 303 of 512
Density calculation ...... Slot : 304 of 512
Density calculation ...... Slot : 305 of 512
Density calculation ...... Slot : 306 of 512
Density calculation ...... Slot : 307 of 512
Density calculation ...... Slot : 308 of 512
Density calculation ...... Slot : 309 of 512
Density calculation ...... Slot : 310 of 512
Density calculation ...... Slot : 311 of 512
Density calculation ...... Slot : 312 of 512
Density calculation ...... Slot : 313 of 512
Density calculation ...... Slot : 314 of 512
Density calculation ...... Slot : 315 of 512
Density calculation ...... Slot : 316 of 512
Density calculation ...... Slot : 317 of 512
Density calculation ...... Slot : 318 of 512
Density calculation ...... Slot : 319 of 512
Density calculation ...... Slot : 320 of 512
Density calculation ...... Slot : 321 of 512
Density calculation ...... Slot : 322 of 512
Density calculation ...... Slot : 323 of 512
Density calculation ...... Slot : 324 of 512
Density calculation ...... Slot : 325 of 512
Density calculation ...... Slot : 326 of 512
Density calculation ...... Slot : 327 of 512
Density calculation ...... Slot : 328 of 512
Density calculation ...... Slot : 329 of 512
Density calculation ...... Slot : 330 of 512
Density calculation ...... Slot : 331 of 512
Density calculation ...... Slot : 332 of 512
Density calculation ...... Slot : 333 of 512
Density calculation ...... Slot : 334 of 512
Density calculation ...... Slot : 335 of 512
Density calculation ...... Slot : 336 of 512
Density calculation ...... Slot : 337 of 512
Density calculation ...... Slot : 338 of 512
Density calculation ...... Slot : 339 of 512
Density calculation ...... Slot : 340 of 512
Density calculation ...... Slot : 341 of 512
Density calculation ...... Slot : 342 of 512
Density calculation ...... Slot : 343 of 512
Density calculation ...... Slot : 344 of 512
Density calculation ...... Slot : 345 of 512
Density calculation ...... Slot : 346 of 512
Density calculation ...... Slot : 347 of 512
Density calculation ...... Slot : 348 of 512
Density calculation ...... Slot : 349 of 512
Density calculation ...... Slot : 350 of 512
Density calculation ...... Slot : 351 of 512
Density calculation ...... Slot : 352 of 512
Density calculation ...... Slot : 353 of 512
Density calculation ...... Slot : 354 of 512
Density calculation ...... Slot : 355 of 512
Density calculation ...... Slot : 356 of 512
Density calculation ...... Slot : 357 of 512
Density calculation ...... Slot : 358 of 512
Density calculation ...... Slot : 359 of 512
Density calculation ...... Slot : 360 of 512
Density calculation ...... Slot : 361 of 512
Density calculation ...... Slot : 362 of 512
Density calculation ...... Slot : 363 of 512
Density calculation ...... Slot : 364 of 512
Density calculation ...... Slot : 365 of 512
Density calculation ...... Slot : 366 of 512
Density calculation ...... Slot : 367 of 512
Density calculation ...... Slot : 368 of 512
Density calculation ...... Slot : 369 of 512
Density calculation ...... Slot : 370 of 512
Density calculation ...... Slot : 371 of 512
Density calculation ...... Slot : 372 of 512
Density calculation ...... Slot : 373 of 512
Density calculation ...... Slot : 374 of 512
Density calculation ...... Slot : 375 of 512
Density calculation ...... Slot : 376 of 512
Density calculation ...... Slot : 377 of 512
Density calculation ...... Slot : 378 of 512
Density calculation ...... Slot : 379 of 512
Density calculation ...... Slot : 380 of 512
Density calculation ...... Slot : 381 of 512
Density calculation ...... Slot : 382 of 512
Density calculation ...... Slot : 383 of 512
Density calculation ...... Slot : 384 of 512
Density calculation ...... Slot : 385 of 512
Density calculation ...... Slot : 386 of 512
Density calculation ...... Slot : 387 of 512
Density calculation ...... Slot : 388 of 512
Density calculation ...... Slot : 389 of 512
Density calculation ...... Slot : 390 of 512
Density calculation ...... Slot : 391 of 512
Density calculation ...... Slot : 392 of 512
Density calculation ...... Slot : 393 of 512
Density calculation ...... Slot : 394 of 512
Density calculation ...... Slot : 395 of 512
Density calculation ...... Slot : 396 of 512
Density calculation ...... Slot : 397 of 512
Density calculation ...... Slot : 398 of 512
Density calculation ...... Slot : 399 of 512
Density calculation ...... Slot : 400 of 512
Density calculation ...... Slot : 401 of 512
Density calculation ...... Slot : 402 of 512
Density calculation ...... Slot : 403 of 512
Density calculation ...... Slot : 404 of 512
Density calculation ...... Slot : 405 of 512
Density calculation ...... Slot : 406 of 512
Density calculation ...... Slot : 407 of 512
Density calculation ...... Slot : 408 of 512
Density calculation ...... Slot : 409 of 512
Density calculation ...... Slot : 410 of 512
Density calculation ...... Slot : 411 of 512
Density calculation ...... Slot : 412 of 512
Density calculation ...... Slot : 413 of 512
Density calculation ...... Slot : 414 of 512
Density calculation ...... Slot : 415 of 512
Density calculation ...... Slot : 416 of 512
Density calculation ...... Slot : 417 of 512
Density calculation ...... Slot : 418 of 512
Density calculation ...... Slot : 419 of 512
Density calculation ...... Slot : 420 of 512
Density calculation ...... Slot : 421 of 512
Density calculation ...... Slot : 422 of 512
Density calculation ...... Slot : 423 of 512
Density calculation ...... Slot : 424 of 512
Density calculation ...... Slot : 425 of 512
Density calculation ...... Slot : 426 of 512
Density calculation ...... Slot : 427 of 512
Density calculation ...... Slot : 428 of 512
Density calculation ...... Slot : 429 of 512
Density calculation ...... Slot : 430 of 512
Density calculation ...... Slot : 431 of 512
Density calculation ...... Slot : 432 of 512
Density calculation ...... Slot : 433 of 512
Density calculation ...... Slot : 434 of 512
Density calculation ...... Slot : 435 of 512
Density calculation ...... Slot : 436 of 512
Density calculation ...... Slot : 437 of 512
Density calculation ...... Slot : 438 of 512
Density calculation ...... Slot : 439 of 512
Density calculation ...... Slot : 440 of 512
Density calculation ...... Slot : 441 of 512
Density calculation ...... Slot : 442 of 512
Density calculation ...... Slot : 443 of 512
Density calculation ...... Slot : 444 of 512
Density calculation ...... Slot : 445 of 512
Density calculation ...... Slot : 446 of 512
Density calculation ...... Slot : 447 of 512
Density calculation ...... Slot : 448 of 512
Density calculation ...... Slot : 449 of 512
Density calculation ...... Slot : 450 of 512
Density calculation ...... Slot : 451 of 512
Density calculation ...... Slot : 452 of 512
Density calculation ...... Slot : 453 of 512
Density calculation ...... Slot : 454 of 512
Density calculation ...... Slot : 455 of 512
Density calculation ...... Slot : 456 of 512
Density calculation ...... Slot : 457 of 512
Density calculation ...... Slot : 458 of 512
Density calculation ...... Slot : 459 of 512
Density calculation ...... Slot : 460 of 512
Density calculation ...... Slot : 461 of 512
Density calculation ...... Slot : 462 of 512
Density calculation ...... Slot : 463 of 512
Density calculation ...... Slot : 464 of 512
Density calculation ...... Slot : 465 of 512
Density calculation ...... Slot : 466 of 512
Density calculation ...... Slot : 467 of 512
Density calculation ...... Slot : 468 of 512
Density calculation ...... Slot : 469 of 512
Density calculation ...... Slot : 470 of 512
Density calculation ...... Slot : 471 of 512
Density calculation ...... Slot : 472 of 512
Density calculation ...... Slot : 473 of 512
Density calculation ...... Slot : 474 of 512
Density calculation ...... Slot : 475 of 512
Density calculation ...... Slot : 476 of 512
Density calculation ...... Slot : 477 of 512
Density calculation ...... Slot : 478 of 512
Density calculation ...... Slot : 479 of 512
Density calculation ...... Slot : 480 of 512
Density calculation ...... Slot : 481 of 512
Density calculation ...... Slot : 482 of 512
Density calculation ...... Slot : 483 of 512
Density calculation ...... Slot : 484 of 512
Density calculation ...... Slot : 485 of 512
Density calculation ...... Slot : 486 of 512
Density calculation ...... Slot : 487 of 512
Density calculation ...... Slot : 488 of 512
Density calculation ...... Slot : 489 of 512
Density calculation ...... Slot : 490 of 512
Density calculation ...... Slot : 491 of 512
Density calculation ...... Slot : 492 of 512
Density calculation ...... Slot : 493 of 512
Density calculation ...... Slot : 494 of 512
Density calculation ...... Slot : 495 of 512
Density calculation ...... Slot : 496 of 512
Density calculation ...... Slot : 497 of 512
Density calculation ...... Slot : 498 of 512
Density calculation ...... Slot : 499 of 512
Density calculation ...... Slot : 500 of 512
Density calculation ...... Slot : 501 of 512
Density calculation ...... Slot : 502 of 512
Density calculation ...... Slot : 503 of 512
Density calculation ...... Slot : 504 of 512
Density calculation ...... Slot : 505 of 512
Density calculation ...... Slot : 506 of 512
Density calculation ...... Slot : 507 of 512
Density calculation ...... Slot : 508 of 512
Density calculation ...... Slot : 509 of 512
Density calculation ...... Slot : 510 of 512
Density calculation ...... Slot : 511 of 512
Density calculation ...... Slot : 512 of 512
End of Density Calculation : cpu: 0:00:13, real: 0:00:14, peak: 1559.00 megs
process data during iteration   1 in region   1 of 3721.
process data during iteration   1 in region 101 of 3721.
process data during iteration   1 in region 201 of 3721.
process data during iteration   1 in region 301 of 3721.
process data during iteration   1 in region 401 of 3721.
process data during iteration   1 in region 501 of 3721.
process data during iteration   1 in region 601 of 3721.
process data during iteration   1 in region 701 of 3721.
process data during iteration   1 in region 801 of 3721.
process data during iteration   1 in region 901 of 3721.
process data during iteration   1 in region 1001 of 3721.
process data during iteration   1 in region 1101 of 3721.
process data during iteration   1 in region 1201 of 3721.
process data during iteration   1 in region 1301 of 3721.
process data during iteration   1 in region 1401 of 3721.
process data during iteration   1 in region 1501 of 3721.
process data during iteration   1 in region 1601 of 3721.
process data during iteration   1 in region 1701 of 3721.
process data during iteration   1 in region 1801 of 3721.
process data during iteration   1 in region 1901 of 3721.
process data during iteration   1 in region 2001 of 3721.
process data during iteration   1 in region 2101 of 3721.
process data during iteration   1 in region 2201 of 3721.
process data during iteration   1 in region 2301 of 3721.
process data during iteration   1 in region 2401 of 3721.
process data during iteration   1 in region 2501 of 3721.
process data during iteration   1 in region 2601 of 3721.
process data during iteration   1 in region 2701 of 3721.
process data during iteration   1 in region 2801 of 3721.
process data during iteration   1 in region 2901 of 3721.
process data during iteration   1 in region 3001 of 3721.
process data during iteration   1 in region 3101 of 3721.
process data during iteration   1 in region 3201 of 3721.
process data during iteration   1 in region 3301 of 3721.
process data during iteration   1 in region 3401 of 3721.
process data during iteration   1 in region 3501 of 3721.
process data during iteration   1 in region 3601 of 3721.
process data during iteration   1 in region 3701 of 3721.
process data during iteration   2 in region   1 of 3721.
process data during iteration   2 in region 101 of 3721.
process data during iteration   2 in region 201 of 3721.
process data during iteration   2 in region 301 of 3721.
process data during iteration   2 in region 401 of 3721.
process data during iteration   2 in region 501 of 3721.
process data during iteration   2 in region 601 of 3721.
process data during iteration   2 in region 701 of 3721.
process data during iteration   2 in region 801 of 3721.
process data during iteration   2 in region 901 of 3721.
process data during iteration   2 in region 1001 of 3721.
process data during iteration   2 in region 1101 of 3721.
process data during iteration   2 in region 1201 of 3721.
process data during iteration   2 in region 1301 of 3721.
process data during iteration   2 in region 1401 of 3721.
process data during iteration   2 in region 1501 of 3721.
process data during iteration   2 in region 1601 of 3721.
process data during iteration   2 in region 1701 of 3721.
process data during iteration   2 in region 1801 of 3721.
process data during iteration   2 in region 1901 of 3721.
process data during iteration   2 in region 2001 of 3721.
process data during iteration   2 in region 2101 of 3721.
process data during iteration   2 in region 2201 of 3721.
process data during iteration   2 in region 2301 of 3721.
process data during iteration   2 in region 2401 of 3721.
process data during iteration   2 in region 2501 of 3721.
process data during iteration   2 in region 2601 of 3721.
process data during iteration   2 in region 2701 of 3721.
process data during iteration   2 in region 2801 of 3721.
process data during iteration   2 in region 2901 of 3721.
process data during iteration   2 in region 3001 of 3721.
process data during iteration   2 in region 3101 of 3721.
process data during iteration   2 in region 3201 of 3721.
process data during iteration   2 in region 3301 of 3721.
process data during iteration   2 in region 3401 of 3721.
process data during iteration   2 in region 3501 of 3721.
process data during iteration   2 in region 3601 of 3721.
process data during iteration   2 in region 3701 of 3721.
End metal filling: cpu:  0:04:19,  real:  0:04:20,  mem  2968.12  megs.
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Mon May  4 20:37:03 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg64/ece337/Lab1/Git Repos/ECE337---Floating-Point-Co-Processo
SPECIAL ROUTE ran on machine: ecegrid-thin5.ecn.purdue.edu (Linux 2.6.32-504.12.2.el6.x86_64 Xeon 2.70Ghz)

Begin option processing ...
(from .sroute_2595.conf) srouteConnectPowerBump set to false
(from .sroute_2595.conf) routeSpecial set to true
(from .sroute_2595.conf) srouteFollowCorePinEnd set to 3
(from .sroute_2595.conf) srouteFollowPadPin set to true
(from .sroute_2595.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_2595.conf) sroutePadPinAllPorts set to true
(from .sroute_2595.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3532.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 30 used
Read in 456780 components
  456776 core components: 0 unplaced, 451533 placed, 5243 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 105 physical pins
  105 physical pins: 0 unplaced, 105 placed, 0 fixed
Read in 105 nets
Read in 2 special nets, 2 routed
Read in 913657 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 1 seconds
CPU time for FollowPin 1 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:30, real: 0:00:30, peak: 3532.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 105 io pins ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:9:45
sroute: Total Real time used = 0:9:47
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 2967.47 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Mon May  4 20:46:49 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2967.00 (Mb)
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Mon May  4 20:47:14 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon May  4 20:47:15 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H      214832      15.50%
#  Metal 2        V      214832       0.10%
#  Metal 3        H      214832       0.10%
#  ------------------------------------------
#  Total                 644496       5.24%
#
#  248 nets (0.28%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2988.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2988.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2988.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2988.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 2988.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      9(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   1487(0.69%)    313(0.15%)     25(0.01%)     10(0.00%)   (0.86%)
#   Metal 3     83(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#  --------------------------------------------------------------------------
#     Total   1579(0.25%)    313(0.05%)     25(0.00%)     10(0.00%)   (0.31%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#
#Complete Global Routing.
#Total wire length = 15693328 um.
#Total half perimeter of net bounding box = 13036308 um.
#Total wire length on LAYER metal1 = 96408 um.
#Total wire length on LAYER metal2 = 8281909 um.
#Total wire length on LAYER metal3 = 7315011 um.
#Total number of vias = 339361
#Up-Via Summary (total 339361):
#           
#-----------------------
#  Metal 1       194247
#  Metal 2       145114
#-----------------------
#                339361 
#
#Max overcon = 10 tracks.
#Total overcon = 0.31%.
#Worst layer Gcell overcon rate = 0.86%.
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = 3.00 (Mb)
#Total memory = 2982.00 (Mb)
#Peak memory = 3013.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2985.00 (Mb)
#    completing 20% with 0 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2985.00 (Mb)
#    completing 30% with 4 violations
#    cpu time = 00:00:06, elapsed time = 00:00:07, memory = 2985.00 (Mb)
#    completing 40% with 878 violations
#    cpu time = 00:00:51, elapsed time = 00:00:51, memory = 2985.00 (Mb)
#    completing 50% with 1050 violations
#    cpu time = 00:01:21, elapsed time = 00:01:21, memory = 2985.00 (Mb)
#    completing 60% with 1143 violations
#    cpu time = 00:01:47, elapsed time = 00:01:47, memory = 2985.00 (Mb)
#    completing 70% with 1249 violations
#    cpu time = 00:02:14, elapsed time = 00:02:14, memory = 2985.00 (Mb)
#    completing 80% with 1257 violations
#    cpu time = 00:02:15, elapsed time = 00:02:16, memory = 2985.00 (Mb)
#    completing 90% with 1257 violations
#    cpu time = 00:02:15, elapsed time = 00:02:16, memory = 2985.00 (Mb)
#    completing 100% with 1257 violations
#    cpu time = 00:02:15, elapsed time = 00:02:16, memory = 2985.00 (Mb)
#    number of violations = 1257
#cpu time = 00:02:16, elapsed time = 00:02:16, memory = 2985.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 116
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2985.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 68
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2985.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 29
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2985.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 31
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2985.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2985.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2985.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2985.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2985.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2985.00 (Mb)
#Complete Detail Routing.
#Total wire length = 15956220 um.
#Total half perimeter of net bounding box = 13036308 um.
#Total wire length on LAYER metal1 = 1152407 um.
#Total wire length on LAYER metal2 = 8425653 um.
#Total wire length on LAYER metal3 = 6378160 um.
#Total number of vias = 471459
#Up-Via Summary (total 471459):
#           
#-----------------------
#  Metal 1       243671
#  Metal 2       227788
#-----------------------
#                471459 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:02:38
#Elapsed time = 00:02:39
#Increased memory = 0.00 (Mb)
#Total memory = 2982.00 (Mb)
#Peak memory = 3013.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:43
#Elapsed time = 00:03:43
#Increased memory = -6.00 (Mb)
#Total memory = 2961.00 (Mb)
#Peak memory = 3013.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  4 20:50:32 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'Floating_point_co_processor_top' of instances=456780 and nets=87514 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./Floating_point_co_processor_top_5mAVNp_2595.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2962.7M)
Creating parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb.d/header.seq' for storing RC.
Extracted 10.0003% (CPU Time= 0:00:30.5  MEM= 2970.9M)
Extracted 20.0003% (CPU Time= 0:00:34.4  MEM= 2970.9M)
Extracted 30.0003% (CPU Time= 0:00:38.7  MEM= 2970.9M)
Extracted 40.0002% (CPU Time= 0:00:42.6  MEM= 2970.9M)
Extracted 50.0004% (CPU Time= 0:00:46.5  MEM= 2970.9M)
Extracted 60.0003% (CPU Time= 0:00:49.9  MEM= 2970.9M)
Extracted 70.0003% (CPU Time= 0:00:53.2  MEM= 2970.9M)
Extracted 80.0003% (CPU Time= 0:00:56.6  MEM= 2970.9M)
Extracted 90.0002% (CPU Time= 0:01:00  MEM= 2970.9M)
Extracted 100% (CPU Time= 0:01:31  MEM= 2970.9M)
Nr. Extracted Resistors     : 1034816
Nr. Extracted Ground Cap.   : 1119724
Nr. Extracted Coupling Cap. : 3222944
Opening parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2969.6M)
Creating parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb.d/header.seq'. 85509 times net's RC data read were performed.
Opening parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:01:45  Real Time: 0:01:49  MEM: 2964.348M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2964.3M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 87514 NETS and 0 SPECIALNETS signatures
#Created 456781 instance signatures
Begin checking placement ...
*info: Placed = 451533
*info: Unplaced = 0
Placement Density:100.00%(56007072/56007072)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'Floating_point_co_processor_top' of instances=456780 and nets=87514 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./Floating_point_co_processor_top_5mAVNp_2595.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2974.9M)
Creating parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb.d/header.seq' for storing RC.
Extracted 10.0003% (CPU Time= 0:00:30.5  MEM= 2983.2M)
Extracted 20.0003% (CPU Time= 0:00:34.4  MEM= 2983.2M)
Extracted 30.0003% (CPU Time= 0:00:38.5  MEM= 2983.2M)
Extracted 40.0002% (CPU Time= 0:00:42.3  MEM= 2983.2M)
Extracted 50.0004% (CPU Time= 0:00:45.9  MEM= 2983.2M)
Extracted 60.0003% (CPU Time= 0:00:49.1  MEM= 2983.2M)
Extracted 70.0003% (CPU Time= 0:00:52.2  MEM= 2983.2M)
Extracted 80.0003% (CPU Time= 0:00:55.5  MEM= 2983.2M)
Extracted 90.0002% (CPU Time= 0:00:58.8  MEM= 2983.2M)
Extracted 100% (CPU Time= 0:01:30  MEM= 2983.2M)
Nr. Extracted Resistors     : 1034816
Nr. Extracted Ground Cap.   : 1119724
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:01:41  Real Time: 0:01:42  MEM: 2974.539M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 2986.6M)
Number of Loop : 0
Start delay calculation (mem=2986.574M)...
delayCal using detail RC...
Opening parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.7  MEM= 3003.2M)
Closing parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb.d/header.seq'. 85509 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:15.9 real=0:00:16.0 mem=3000.383M 0)
*** CDM Built up (cpu=0:00:18.7  real=0:00:19.0  mem= 3000.4M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.231  |
|           TNS (ns):|-16835.5 |
|    Violating Paths:|  7697   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     28 (28)      |   -0.248   |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:03:07, real = 0:03:07, mem = 3000.4M **
*** Timing NOT met, worst failing slack is -9.231
*** Check timing (0:00:00.1)
*** Timing NOT met, worst failing slack is -9.231
*** Check timing (0:00:00.0)
Info: 248 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=3000.4M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 85305 net, 0 ipo_ignored
total 236616 term, 0 ipo_ignored
total 451272 comb inst, 251 fixed, 4 dont_touch, 372107 no_footp
total 5508 seq inst, 4996 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -9.231ns, TNS = -13216.473ns (cpu=0:01:03 mem=3039.7M)

Iter 0 ...

Collected 75545 nets for fixing
Evaluate 751(266) resize, Select 66 cand. (cpu=0:01:04 mem=3040.7M)

Commit 15 cand, 0 upSize, 12 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:04 mem=3039.9M)

Calc. DC (cpu=0:01:04 mem=3039.9M) ***

Estimated WNS = -9.207ns, TNS = -13210.534ns (cpu=0:01:05 mem=3039.9M)

Iter 1 ...

Collected 75545 nets for fixing
Evaluate 751(247) resize, Select 106 cand. (cpu=0:01:06 mem=3040.9M)

Commit 30 cand, 0 upSize, 23 downSize, 7 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:06 mem=3039.9M)

Calc. DC (cpu=0:01:06 mem=3039.9M) ***

Estimated WNS = -9.169ns, TNS = -13242.689ns (cpu=0:01:07 mem=3039.9M)

Iter 2 ...

Collected 75545 nets for fixing
Evaluate 750(245) resize, Select 74 cand. (cpu=0:01:08 mem=3040.9M)

Commit 9 cand, 0 upSize, 8 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:08 mem=3039.9M)

Calc. DC (cpu=0:01:08 mem=3039.9M) ***

Estimated WNS = -9.170ns, TNS = -13242.141ns (cpu=0:01:09 mem=3039.9M)

Iter 3 ...

Collected 75545 nets for fixing
Evaluate 752(467) resize, Select 86 cand. (cpu=0:01:10 mem=3040.9M)

Commit 27 cand, 0 upSize, 22 downSize, 5 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:10 mem=3039.9M)

Calc. DC (cpu=0:01:10 mem=3039.9M) ***

Estimated WNS = -9.166ns, TNS = -13242.471ns (cpu=0:01:11 mem=3039.9M)

Iter 4 ...

Collected 75545 nets for fixing
Evaluate 751(219) resize, Select 72 cand. (cpu=0:01:11 mem=3040.9M)

Commit 2 cand, 0 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:11 mem=3039.9M)

Calc. DC (cpu=0:01:11 mem=3039.9M) ***

Estimated WNS = -9.164ns, TNS = -13242.475ns (cpu=0:01:12 mem=3039.9M)

Iter 5 ...

Collected 75545 nets for fixing
Evaluate 753(219) resize, Select 56 cand. (cpu=0:01:13 mem=3040.9M)

Commit 10 cand, 0 upSize, 7 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:13 mem=3039.9M)

Calc. DC (cpu=0:01:13 mem=3039.9M) ***

Estimated WNS = -9.161ns, TNS = -13243.627ns (cpu=0:01:14 mem=3039.9M)

Iter 6 ...

Collected 75545 nets for fixing
Evaluate 750(211) resize, Select 74 cand. (cpu=0:01:15 mem=3040.9M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:15 mem=3039.9M)

Calc. DC (cpu=0:01:15 mem=3039.9M) ***

Estimated WNS = -9.161ns, TNS = -13243.627ns (cpu=0:01:15 mem=3039.9M)

Calc. DC (cpu=0:01:16 mem=3039.9M) ***
*summary:     93 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.987%

*** Finish Post Route Setup Fixing (cpu=0:01:16 mem=3004.6M) ***

Info: 248 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=3004.6M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 99.987%
total 85305 net, 0 ipo_ignored
total 236616 term, 0 ipo_ignored
total 451272 comb inst, 251 fixed, 4 dont_touch, 372107 no_footp
total 5508 seq inst, 4996 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -9.161ns, TNS = -13243.627ns (cpu=0:01:04 mem=3039.9M)

Iter 0 ...

Collected 75545 nets for fixing
Evaluate 750(211) resize, Select 74 cand. (cpu=0:01:05 mem=3040.9M)
Evaluate 32(134) addBuf, Select 3 cand. (cpu=0:01:05 mem=3040.9M)
Evaluate 104(104) delBuf, Select 12 cand. (cpu=0:01:06 mem=3040.9M)

Commit 9 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 9 delBuf, 0 pinSwap (cpu=0:01:06 mem=3039.9M)

Calc. DC (cpu=0:01:06 mem=3039.9M) ***

Estimated WNS = -8.996ns, TNS = -13240.117ns (cpu=0:01:07 mem=3039.9M)

Iter 1 ...

Collected 75536 nets for fixing
Evaluate 752(226) resize, Select 60 cand. (cpu=0:01:08 mem=3040.9M)
Evaluate 32(70) addBuf, Select 2 cand. (cpu=0:01:08 mem=3040.9M)
Evaluate 101(101) delBuf, Select 15 cand. (cpu=0:01:08 mem=3040.9M)

Commit 27 cand, 0 upSize, 11 downSize, 3 sameSize, 2 addBuf, 11 delBuf, 0 pinSwap (cpu=0:01:08 mem=3039.9M)

Calc. DC (cpu=0:01:09 mem=3039.9M) ***

Estimated WNS = -8.857ns, TNS = -13273.895ns (cpu=0:01:10 mem=3039.9M)

Iter 2 ...

Collected 75527 nets for fixing
Evaluate 750(266) resize, Select 95 cand. (cpu=0:01:10 mem=3040.9M)
Evaluate 30(181) addBuf, Select 3 cand. (cpu=0:01:11 mem=3040.9M)
Evaluate 101(101) delBuf, Select 13 cand. (cpu=0:01:11 mem=3040.9M)

Commit 27 cand, 0 upSize, 15 downSize, 3 sameSize, 1 addBuf, 8 delBuf, 0 pinSwap (cpu=0:01:11 mem=3039.9M)

Calc. DC (cpu=0:01:11 mem=3039.9M) ***

Estimated WNS = -8.792ns, TNS = -13214.330ns (cpu=0:01:12 mem=3039.9M)

Iter 3 ...

Collected 75520 nets for fixing
Evaluate 751(205) resize, Select 54 cand. (cpu=0:01:13 mem=3040.9M)
Evaluate 32(58) addBuf, Select 1 cand. (cpu=0:01:13 mem=3040.9M)
Evaluate 104(104) delBuf, Select 6 cand. (cpu=0:01:13 mem=3040.9M)

Commit 24 cand, 0 upSize, 8 downSize, 11 sameSize, 1 addBuf, 4 delBuf, 0 pinSwap (cpu=0:01:13 mem=3039.9M)

Calc. DC (cpu=0:01:14 mem=3039.9M) ***

Estimated WNS = -8.692ns, TNS = -13195.534ns (cpu=0:01:15 mem=3039.9M)

Iter 4 ...

Collected 75517 nets for fixing
Evaluate 756(206) resize, Select 78 cand. (cpu=0:01:15 mem=3040.9M)
Evaluate 30(139) addBuf, Select 3 cand. (cpu=0:01:15 mem=3040.9M)
Evaluate 101(101) delBuf, Select 4 cand. (cpu=0:01:16 mem=3040.9M)

Commit 13 cand, 0 upSize, 6 downSize, 3 sameSize, 2 addBuf, 2 delBuf, 0 pinSwap (cpu=0:01:16 mem=3039.9M)

Calc. DC (cpu=0:01:16 mem=3039.9M) ***

Estimated WNS = -8.674ns, TNS = -13185.711ns (cpu=0:01:17 mem=3039.9M)

Iter 5 ...

Collected 75517 nets for fixing
Evaluate 753(184) resize, Select 40 cand. (cpu=0:01:17 mem=3040.9M)
Evaluate 32(0) addBuf, Select 0 cand. (cpu=0:01:18 mem=3040.9M)
Evaluate 104(104) delBuf, Select 1 cand. (cpu=0:01:18 mem=3040.9M)

Commit 13 cand, 0 upSize, 5 downSize, 7 sameSize, 0 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:18 mem=3039.9M)

Calc. DC (cpu=0:01:18 mem=3039.9M) ***

Estimated WNS = -8.674ns, TNS = -13177.588ns (cpu=0:01:19 mem=3039.9M)
*summary:     72 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.967%

*** Finish Post Route Setup Fixing (cpu=0:01:19 mem=3004.6M) ***

*** Timing NOT met, worst failing slack is -8.674
*** Check timing (0:00:00.2)
Info: 248 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=3004.6M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 99.967%
total 85276 net, 0 ipo_ignored
total 236558 term, 0 ipo_ignored
total 451243 comb inst, 251 fixed, 4 dont_touch, 372107 no_footp
total 5508 seq inst, 4996 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -8.674ns, TNS = -13177.588ns (cpu=0:01:04 mem=3039.9M)

Iter 0 ...

Collected 75516 nets for fixing
Evaluate 750(188) resize, Select 64 cand. (cpu=0:01:05 mem=3040.9M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:05 mem=3039.9M)

Calc. DC (cpu=0:01:05 mem=3039.9M) ***

Estimated WNS = -8.674ns, TNS = -13177.588ns (cpu=0:01:06 mem=3039.9M)

Calc. DC (cpu=0:01:06 mem=3039.9M) ***
*summary:      0 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.967%

*** Finish Post Route Setup Fixing (cpu=0:01:06 mem=3004.6M) ***

Info: 248 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=3004.6M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 99.967%
total 85276 net, 0 ipo_ignored
total 236558 term, 0 ipo_ignored
total 451243 comb inst, 251 fixed, 4 dont_touch, 372107 no_footp
total 5508 seq inst, 4996 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -8.674ns, TNS = -13177.588ns (cpu=0:01:04 mem=3039.9M)

Iter 0 ...

Collected 75516 nets for fixing
Evaluate 750(188) resize, Select 64 cand. (cpu=0:01:04 mem=3040.9M)
Evaluate 32(75) addBuf, Select 1 cand. (cpu=0:01:04 mem=3040.9M)
Evaluate 104(104) delBuf, Select 1 cand. (cpu=0:01:04 mem=3040.9M)

Commit 2 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:04 mem=3039.9M)

Calc. DC (cpu=0:01:05 mem=3039.9M) ***

Estimated WNS = -8.653ns, TNS = -13177.314ns (cpu=0:01:06 mem=3039.9M)

Iter 1 ...

Collected 75516 nets for fixing
Evaluate 753(183) resize, Select 22 cand. (cpu=0:01:06 mem=3040.9M)
Evaluate 32(0) addBuf, Select 0 cand. (cpu=0:01:06 mem=3040.9M)
Evaluate 105(105) delBuf, Select 4 cand. (cpu=0:01:06 mem=3040.9M)

Commit 3 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 3 delBuf, 0 pinSwap (cpu=0:01:06 mem=3039.9M)

Calc. DC (cpu=0:01:07 mem=3039.9M) ***

Estimated WNS = -8.649ns, TNS = -13177.228ns (cpu=0:01:08 mem=3039.9M)

Iter 2 ...

Collected 75513 nets for fixing
Evaluate 752(193) resize, Select 65 cand. (cpu=0:01:08 mem=3040.9M)
Evaluate 32(85) addBuf, Select 1 cand. (cpu=0:01:08 mem=3040.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:01:09 mem=3040.9M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:09 mem=3039.9M)

Calc. DC (cpu=0:01:09 mem=3039.9M) ***

Estimated WNS = -8.635ns, TNS = -13176.900ns (cpu=0:01:10 mem=3039.9M)

Iter 3 ...

Collected 75514 nets for fixing
Evaluate 756(193) resize, Select 29 cand. (cpu=0:01:10 mem=3040.9M)
Evaluate 32(0) addBuf, Select 0 cand. (cpu=0:01:10 mem=3040.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:01:11 mem=3040.9M)

Commit 2 cand, 0 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:11 mem=3039.9M)

Calc. DC (cpu=0:01:11 mem=3039.9M) ***

Estimated WNS = -8.635ns, TNS = -13180.973ns (cpu=0:01:11 mem=3039.9M)
*summary:      2 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 99.966%

*** Finish Post Route Setup Fixing (cpu=0:01:12 mem=3004.6M) ***

*** Timing NOT met, worst failing slack is -8.635
*** Check timing (0:00:00.2)
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%). Stopping detail placement.
Total net length = 1.353e+07 (6.088e+06 7.442e+06) (ext = 5.344e+05)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).

------------------------------------------------------------
     Summary (cpu=5.27min real=5.28min mem=3004.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.635  |
|           TNS (ns):|-16800.0 |
|    Violating Paths:|  7697   |
|          All Paths:|  9478   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     28 (28)      |   -0.315   |     30 (30)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.966%
------------------------------------------------------------
**optDesign ... cpu = 0:08:46, real = 0:08:47, mem = 3004.6M **
*** Timing NOT met, worst failing slack is -8.635
*** Check timing (0:00:00.7)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -8.635
*** Check timing (0:00:01.9)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Mon May  4 21:01:13 2015
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#Loading the last recorded routing design signature
#Created 8 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 2
#  Number of instances deleted (including moved) = 33
#  Number of instances resized = 141
#  Number of instances with different orientation = 1
#  Number of instances with pin swaps = 50
#  Total number of placement changes (moved instances are counted twice) = 177
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (11607.600 8161.500) on metal1 for NET FP_PROCESSOR/FE_OCPN17146_FE_OCP_RBN16909_opA_10_. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET FP_PROCESSOR/FE_OCPN24508_opA_2_ are dangling and deleted.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (10542.000 6460.500) on metal1 for NET FP_PROCESSOR/FE_OCP_RBN16648_source1_0_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (11612.400 8164.500) on metal1 for NET FP_PROCESSOR/FE_OCP_RBN16909_opA_10_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (9068.400 6340.500) on metal1 for NET FP_PROCESSOR/FE_PSN32116_source2_0_. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET FP_PROCESSOR/MULT/FE_OCPN16144_opB_6_ are dangling and deleted.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (11638.800 7660.500) on metal1 for NET FP_PROCESSOR/MULT/FE_OCPN16166_opB_18_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (10513.200 8377.500) on metal1 for NET FP_PROCESSOR/MULT/FE_OCP_RBN16895_n128. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (11643.600 7801.500) on metal1 for NET FP_PROCESSOR/MULT/FE_OCP_RBN24926_n124. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (11334.000 10480.500) on metal1 for NET FP_PROCESSOR/MULT/MUL/mult_32/FE_RN_33619_0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (11336.400 10483.500) on metal1 for NET FP_PROCESSOR/MULT/MUL/mult_32/n1401. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (12673.200 9301.500) on metal1 for NET FP_PROCESSOR/MULT/MUL/mult_32/n323. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (12670.800 9298.500) on metal1 for NET FP_PROCESSOR/MULT/MUL/mult_32/n324. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (11641.200 7798.500) on metal1 for NET FP_PROCESSOR/MULT/n124. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (10510.800 8380.500) on metal1 for NET FP_PROCESSOR/MULT/n128. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (11463.600 8581.500) on metal1 for NET FP_PROCESSOR/MULT/n256. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (11466.000 8578.500) on metal1 for NET FP_PROCESSOR/MULT/op2mant[9]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (6908.400 6784.500) on metal1 for NET FP_PROCESSOR/SIN/ADDX3/FE_OFN4387_reg_stage2_56_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (6913.200 6781.500) on metal1 for NET FP_PROCESSOR/SIN/ADDX3/FE_PSN32121_FE_OFN4387_reg_stage2_56_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (6462.000 6880.500) on metal1 for NET FP_PROCESSOR/SIN/ADDX3/NORM_RESULT/FE_PSN32122_n246. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (6668.400 6583.500) on metal1 for NET FP_PROCESSOR/SIN/ADDX3/NORM_RESULT/n152. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Y at (6670.800 6580.500) on metal1 for NET FP_PROCESSOR/SIN/ADDX3/NORM_RESULT/n156. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) Some WIRE segments on routed NET FP_PROCESSOR/SIN/MULX3FAC/MUL/mult_32/FE_OCPN14997_n790 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET FP_PROCESSOR/State_memory/memOut/FE_OCPN16090_FE_OFN5228_n1102 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN30301_n1101 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET FP_PROCESSOR/State_memory/memOut/FE_OCP_RBN30326_n33 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET FP_PROCESSOR/scheduler/Input_Buffer/FE_OCP_RBN30962_n380 are dangling and deleted.
#284 routed nets are extracted.
#    183 (0.21%) extracted nets are partially routed.
#85196 routed nets are imported.
#2003 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 87483.
#Number of eco nets is 183
#
#Start data preparation...
#
#Data preparation is done on Mon May  4 21:01:42 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon May  4 21:01:43 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H      214832      15.50%
#  Metal 2        V      214832       0.10%
#  Metal 3        H      214832       0.10%
#  ------------------------------------------
#  Total                 644496       5.24%
#
#  248 nets (0.28%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3011.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3011.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3011.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3011.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1    213(0.11%)     10(0.01%)      1(0.00%)   (0.11%)
#   Metal 2    223(0.10%)     28(0.01%)      6(0.00%)   (0.12%)
#   Metal 3    159(0.07%)     19(0.01%)      1(0.00%)   (0.08%)
#  ------------------------------------------------------------
#     Total    595(0.09%)     57(0.01%)      8(0.00%)   (0.11%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#
#Complete Global Routing.
#Total wire length = 15956398 um.
#Total half perimeter of net bounding box = 13036806 um.
#Total wire length on LAYER metal1 = 1151710 um.
#Total wire length on LAYER metal2 = 8426043 um.
#Total wire length on LAYER metal3 = 6378645 um.
#Total number of vias = 471410
#Up-Via Summary (total 471410):
#           
#-----------------------
#  Metal 1       243636
#  Metal 2       227774
#-----------------------
#                471410 
#
#Max overcon = 6 tracks.
#Total overcon = 0.11%.
#Worst layer Gcell overcon rate = 0.12%.
#Cpu time = 00:00:15
#Elapsed time = 00:00:14
#Increased memory = 10.00 (Mb)
#Total memory = 3004.00 (Mb)
#Peak memory = 3018.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    completing 10% with 0 violations
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3007.00 (Mb)
#    completing 20% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3007.00 (Mb)
#    completing 30% with 0 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3007.00 (Mb)
#    completing 40% with 12 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3007.00 (Mb)
#    completing 50% with 13 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3007.00 (Mb)
#    completing 60% with 15 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3007.00 (Mb)
#    completing 70% with 15 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3007.00 (Mb)
#    completing 80% with 15 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3007.00 (Mb)
#    completing 90% with 15 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3007.00 (Mb)
#    completing 100% with 15 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3007.00 (Mb)
# ECO: 0.0% of the total area was rechecked for DRC, and 1.0% required routing.
#    number of violations = 15
#0.3% of the total area is being checked for drcs
#0.3% of the total area was checked
#    number of violations = 22
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3007.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3007.00 (Mb)
#Complete Detail Routing.
#Total wire length = 15957072 um.
#Total half perimeter of net bounding box = 13036806 um.
#Total wire length on LAYER metal1 = 1152464 um.
#Total wire length on LAYER metal2 = 8426480 um.
#Total wire length on LAYER metal3 = 6378128 um.
#Total number of vias = 471440
#Up-Via Summary (total 471440):
#           
#-----------------------
#  Metal 1       243659
#  Metal 2       227781
#-----------------------
#                471440 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 0.00 (Mb)
#Total memory = 3004.00 (Mb)
#Peak memory = 3019.00 (Mb)
#Updating routing design signature
#Created 41 library cell signatures
#Created 87483 NETS and 0 SPECIALNETS signatures
#Created 456750 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:54
#Elapsed time = 00:00:53
#Increased memory = -8.00 (Mb)
#Total memory = 2996.00 (Mb)
#Peak memory = 3019.00 (Mb)
#Number of warnings = 32
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May  4 21:02:06 2015
#
**optDesign ... cpu = 0:09:46, real = 0:09:45, mem = 2996.8M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'Floating_point_co_processor_top' of instances=456749 and nets=87483 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design Floating_point_co_processor_top.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./Floating_point_co_processor_top_5mAVNp_2595.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2996.8M)
Creating parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb.d/header.seq' for storing RC.
Extracted 10.0003% (CPU Time= 0:00:30.9  MEM= 3002.4M)
Extracted 20.0002% (CPU Time= 0:00:34.6  MEM= 3002.4M)
Extracted 30.0003% (CPU Time= 0:00:38.7  MEM= 3002.4M)
Extracted 40.0003% (CPU Time= 0:00:42.4  MEM= 3002.4M)
Extracted 50.0004% (CPU Time= 0:00:46.2  MEM= 3002.4M)
Extracted 60.0003% (CPU Time= 0:00:49.4  MEM= 3002.4M)
Extracted 70.0002% (CPU Time= 0:00:52.5  MEM= 3002.4M)
Extracted 80.0003% (CPU Time= 0:00:55.7  MEM= 3002.4M)
Extracted 90.0003% (CPU Time= 0:00:58.9  MEM= 3002.4M)
Extracted 100% (CPU Time= 0:01:30  MEM= 3002.4M)
Nr. Extracted Resistors     : 1034797
Nr. Extracted Ground Cap.   : 1119675
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:01:41  Real Time: 0:01:42  MEM: 2996.828M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.3, MEM = 3010.9M)
Number of Loop : 0
Start delay calculation (mem=3010.863M)...
delayCal using detail RC...
Opening parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.7  MEM= 3024.5M)
Closing parasitic data file './Floating_point_co_processor_top_5mAVNp_2595.rcdb.d/header.seq'. 85478 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:16.3 real=0:00:16.0 mem=3024.559M 0)
*** CDM Built up (cpu=0:00:19.1  real=0:00:19.0  mem= 3024.6M) ***
*** Timing NOT met, worst failing slack is -8.634
*** Check timing (0:00:00.7)
Clearing footprints for all libraries
Loading footprints for 'common' libraries
***** CTE Mode is Operational *****
Info: 248 clock nets excluded from IPO operation.
*** Starting new resizing ***
density before resizing = 99.966%
start postIPO sizing
0 instances have been resized
*summary:      0 instances changed cell type
density after resizing = 99.966%
*** Finish new resizing (cpu=0:01:12 mem=3024.6M) ***
*** Starting sequential cell resizing ***
density before resizing = 99.966%
*summary:      0 instances changed cell type
density after resizing = 99.966%
*** Finish sequential cell resizing (cpu=0:01:05 mem=3024.6M) ***
Instances Resized for DRV   : 0
Instances Resized for Timing: 0
Total Instances Resized     : 0
Restoring original footprint information
Clearing footprints for all libraries
Loading footprints for 'common' libraries
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:14:25, real = 0:14:25, mem = 3024.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -8.634  | -8.634  | -2.544  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-16802.1 |-13181.4 | -3928.3 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|  7697   |  2949   |  4981   |   N/A   |   N/A   |   N/A   |
|          All Paths:|  9478   |  4483   |  5228   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     28 (28)      |   -0.315   |     30 (30)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.966%
------------------------------------------------------------
**optDesign ... cpu = 0:15:02, real = 0:15:03, mem = 3024.6M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 263 filler insts (cell FILL / prefix FIL).
*INFO: Total 263 filler insts added - prefix FIL (CPU: 0:00:21.1).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:01:16).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:01:16 ).
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon May  4 21:09:02 2015

Design Name: Floating_point_co_processor_top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (18099.7500, 18070.9492)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 21:09:05 **** Processed 5000 nets (Total 87482)
**** 21:09:05 **** Processed 10000 nets (Total 87482)
**** 21:09:05 **** Processed 15000 nets (Total 87482)
**** 21:09:05 **** Processed 20000 nets (Total 87482)
**** 21:09:06 **** Processed 25000 nets (Total 87482)
**** 21:09:06 **** Processed 30000 nets (Total 87482)
**** 21:09:06 **** Processed 35000 nets (Total 87482)
**** 21:09:06 **** Processed 40000 nets (Total 87482)
**** 21:09:06 **** Processed 45000 nets (Total 87482)
**** 21:09:06 **** Processed 50000 nets (Total 87482)
**** 21:09:06 **** Processed 55000 nets (Total 87482)
**** 21:09:07 **** Processed 60000 nets (Total 87482)
**** 21:09:07 **** Processed 65000 nets (Total 87482)
**** 21:09:07 **** Processed 70000 nets (Total 87482)
**** 21:09:07 **** Processed 75000 nets (Total 87482)
**** 21:09:07 **** Processed 80000 nets (Total 87482)
**** 21:09:07 **** Processed 85000 nets (Total 87482)
*** 21:09:08 *** Building data for Net vdd
*** 21:09:08 *** Building data for Net vdd
*** 21:09:08 *** Building data for Net vdd
*** 21:09:08 *** Building data for Net vdd
*** 21:09:22 *** Building data for Net gnd
*** 21:09:22 *** Building data for Net gnd
*** 21:09:22 *** Building data for Net gnd
*** 21:09:22 *** Building data for Net gnd

VC Elapsed Time: 0:00:40.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon May  4 21:09:41 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:38.9  MEM: 101.391M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 3024.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 10 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 11 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 12 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 13 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 14 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 15 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 16 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 17 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 18 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 19 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 20 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 21 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 22 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 22 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 23 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 24 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 24 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 25 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 25 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 26 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 26 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 27 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 27 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 28 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 28 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 29 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 29 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 30 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 30 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 31 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 31 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 32 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 32 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 33 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 33 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 34 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 34 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 35 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 35 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 36 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 36 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 37 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 37 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 38 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 38 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 39 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 39 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 40 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 40 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 41 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 41 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 42 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 42 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 43 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 43 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 44 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 44 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 45 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 45 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 46 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 46 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 47 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 47 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 48 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 48 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 49 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 49 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 50 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 50 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 51 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 51 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 52 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 52 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 53 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 53 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 54 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 54 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 55 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 55 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 56 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 56 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 57 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 57 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 58 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 58 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 59 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 59 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 60 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 60 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 61 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 61 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 62 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 62 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 63 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 63 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 64 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 64 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 65 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 65 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 66 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 66 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 67 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 67 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 68 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 68 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 69 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 69 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 70 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 70 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 71 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 71 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 72 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 72 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 73 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 73 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 74 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 74 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 75 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 75 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 76 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 76 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 77 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 77 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 78 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 78 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 79 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 79 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 80 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 80 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 81 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 81 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 82 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 82 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 83 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 83 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 84 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 84 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 85 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 85 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 86 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 86 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 87 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 87 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 88 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 88 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 89 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 89 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 90 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 90 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 91 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 91 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 92 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 92 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 93 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 93 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 94 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 94 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 95 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 95 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 96 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 96 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 97 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 97 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 98 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 98 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 99 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 99 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 100 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 100 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 101 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 101 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 102 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 102 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 103 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 103 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 104 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 104 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 105 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 105 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 106 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 106 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 107 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 107 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 108 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 108 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 109 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 109 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 110 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 110 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 111 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 111 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 112 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 112 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 113 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 113 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 114 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 114 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 115 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 115 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 116 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 116 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 117 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 117 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 118 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 118 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 119 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 119 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 120 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 120 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 121 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 121 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 122 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 122 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 123 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 123 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 124 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 124 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 125 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 125 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 126 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 126 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 127 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 127 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 128 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 128 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 129 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 129 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 130 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 130 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 131 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 131 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 132 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 132 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 133 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 133 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 134 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 134 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 135 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 135 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 136 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 136 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 137 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 137 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 138 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 138 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 139 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 139 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 140 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 140 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 141 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 141 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 142 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 142 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 143 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 143 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 144 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 144 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 145 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 145 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 146 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  29 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 146 complete 29 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 147 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  33 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 147 complete 33 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 148 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  36 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 148 complete 36 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 149 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 149 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 150 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  26 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 150 complete 26 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 151 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  12 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 151 complete 12 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 152 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  20 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 152 complete 20 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 153 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  21 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 153 complete 21 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 154 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 154 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 155 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 155 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 156 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 156 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 157 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 157 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 158 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 158 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 159 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 159 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 160 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 160 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 161 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 161 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 162 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 162 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 163 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 163 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 164 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 164 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 165 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 165 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 166 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 166 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 167 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 167 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 168 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 168 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 169 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 169 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 170 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 170 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 171 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 171 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 172 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 172 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 173 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 173 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 174 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 174 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 175 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 175 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 176 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 176 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 177 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 177 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 178 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 178 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 179 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 179 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 180 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 180 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 181 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 181 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 182 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 182 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 183 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 183 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 184 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 184 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 185 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 185 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 186 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 186 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 187 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 187 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 188 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 188 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 189 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 189 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 190 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 190 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 191 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 191 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 192 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 192 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 193 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 193 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 194 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 194 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 195 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 195 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 196 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 196 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 197 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 197 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 198 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 198 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 199 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 199 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 200 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 200 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 201 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 201 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 202 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 202 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 203 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 203 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 204 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 204 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 205 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 205 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 206 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 206 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 207 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 207 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 208 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 208 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 209 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 209 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 210 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 210 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 211 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 211 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 212 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 212 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 213 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 213 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 214 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 214 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 215 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 215 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 216 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 216 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 217 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 217 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 218 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 218 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 219 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 219 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 220 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 220 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 221 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 221 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 222 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 222 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 223 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 223 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 224 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 224 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 225 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 225 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 226 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 226 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 227 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 227 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 228 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 228 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 229 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 229 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 230 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 230 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 231 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 231 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 232 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 232 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 233 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 233 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 234 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 234 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 235 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 235 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 236 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 236 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 237 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 237 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 238 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 238 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 239 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 239 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 240 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 240 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 241 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 241 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 242 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 242 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 243 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 243 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 244 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 244 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 245 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 245 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 246 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 246 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 247 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 247 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 248 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 248 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 249 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 249 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 250 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 250 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 251 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 251 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 252 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 252 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 253 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 253 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 254 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 254 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 255 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 255 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 256 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 256 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 257 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 257 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 258 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 258 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 259 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 259 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 260 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 260 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 261 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 261 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 262 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 262 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 263 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 263 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 264 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 264 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 265 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 265 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 266 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 266 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 267 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 267 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 268 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 268 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 269 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 269 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 270 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 270 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 271 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 271 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 272 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 272 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 273 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 273 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 274 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 274 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 275 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 275 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 276 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 276 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 277 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 277 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 278 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 278 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 279 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 279 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 280 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 280 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 281 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 281 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 282 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 282 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 283 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 283 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 284 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 284 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 285 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 285 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 286 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 286 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 287 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 287 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 288 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 288 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 289 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 289 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 290 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 290 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 291 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 291 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 292 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 292 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 293 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 293 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 294 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 294 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 295 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 295 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 296 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 296 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 297 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 297 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 298 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 298 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 299 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 299 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 300 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 300 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 301 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 301 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 302 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  8 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 302 complete 8 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 303 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  38 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 303 complete 38 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 304 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  36 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 304 complete 36 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 305 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  39 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 305 complete 39 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 306 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  36 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 306 complete 36 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 307 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  1 Viols.
  VERIFY GEOMETRY ...... Wiring         :  232 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 307 complete 233 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 308 of 1089
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (ENCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 25.00
Begin Summary ...
  Cells       : 0
  SameNet     : 1
  Wiring      : 144
  Antenna     : 0
  Short       : 855
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:25.1  MEM: 53.5M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Usage: streamOut                <gdsFileName> 
                                [-mapFile <mapFileName>] 
                                [-libName <libName>] 
                                [-noStructureName | -structureName <structureName>] 
                                [-units {100|200|1000|2000|10000|20000}] 
                                [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
                                [-offset x y] 
                                [-outputMacros] 
                                [-dieAreaAsBoundary] 
                                [-stripes <number>] 
                                [-merge {list of external Stream files}] 
                                [-uniquifyCellNames] 
                                [-reportFile <fileName>] 
                                [-attachInstanceName <attrNumber>] 
                                [-attachNetName <attrNumber>]

ERROR: Incorrect usage for command "streamOut"
**ERROR: (ENCOGDS-2):	Cannot open 'gds2_encounter.map'
