#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5564887f82c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5564887f7a20 .scope module, "uart_tb" "uart_tb" 3 4;
 .timescale -9 -12;
v0x55648883dcd0_0 .var "axiid", 7 0;
v0x55648883ddb0_0 .var "axiiv", 0 0;
v0x55648883de80_0 .var "clk", 0 0;
v0x55648883df80_0 .var "rst", 0 0;
S_0x5564887e5590 .scope module, "uart_inst" "uart" 3 17, 4 4 0, S_0x5564887f7a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 8 "axiid";
    .port_info 4 /OUTPUT 1 "axiready";
    .port_info 5 /OUTPUT 1 "uart_tx";
P_0x556488810160 .param/l "BAUD_RATE" 0 4 4, +C4<00000000000000011100001000000000>;
P_0x5564888101a0 .param/l "CLOCK_CYCLES_PER_BIT" 1 4 13, +C4<00000000000000000000001101100100>;
P_0x5564888101e0 .param/l "STATE_START" 1 4 22, C4<01>;
P_0x556488810220 .param/l "STATE_TRANSMIT" 1 4 23, C4<10>;
v0x55648881f930_0 .net "axiid", 7 0, v0x55648883dcd0_0;  1 drivers
v0x55648883d3e0_0 .net "axiid_parity", 0 0, L_0x55648883e050;  1 drivers
v0x55648883d4a0_0 .net "axiiv", 0 0, v0x55648883ddb0_0;  1 drivers
v0x55648883d540_0 .var "axiready", 0 0;
v0x55648883d600_0 .net "clk", 0 0, v0x55648883de80_0;  1 drivers
v0x55648883d710_0 .net "rst", 0 0, v0x55648883df80_0;  1 drivers
v0x55648883d7d0_0 .var "state", 1 0;
v0x55648883d8b0_0 .var "tx_bit_counter", 3 0;
v0x55648883d990_0 .var "tx_buffer", 11 0;
v0x55648883da70_0 .var "tx_clock_counter", 9 0;
v0x55648883db50_0 .var "uart_tx", 0 0;
E_0x556488820fb0 .event posedge, v0x55648883d600_0;
L_0x55648883e050 .reduce/xor v0x55648883dcd0_0;
    .scope S_0x5564887e5590;
T_0 ;
    %wait E_0x556488820fb0;
    %load/vec4 v0x55648883d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55648883d990_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55648883da70_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55648883d8b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55648883d7d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55648883d7d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55648883d7d0_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x55648883d4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55648881f930_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55648881f930_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55648881f930_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55648881f930_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55648881f930_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55648881f930_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55648881f930_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55648881f930_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55648883d3e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %pad/u 12;
    %assign/vec4 v0x55648883d990_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55648883da70_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55648883d8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55648883d540_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55648883d7d0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55648883db50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55648883d540_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x55648883da70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x55648883d8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55648883d7d0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x55648883d990_0;
    %load/vec4 v0x55648883d8b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x55648883db50_0, 0;
    %load/vec4 v0x55648883d8b0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55648883d8b0_0, 0;
    %load/vec4 v0x55648883da70_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55648883da70_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55648883da70_0;
    %pad/u 32;
    %cmpi/e 868, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55648883da70_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x55648883da70_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55648883da70_0, 0;
T_0.13 ;
T_0.9 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5564887f7a20;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x55648883de80_0;
    %inv;
    %store/vec4 v0x55648883de80_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5564887f7a20;
T_2 ;
    %vpi_call/w 3 27 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5564887f7a20 {0 0 0};
    %vpi_call/w 3 29 "$display", "Starting sim..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55648883de80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55648883df80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55648883df80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55648883df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55648883ddb0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55648883dcd0_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55648883ddb0_0, 0, 1;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x55648883dcd0_0, 0, 8;
    %delay 300000000, 0;
    %vpi_call/w 3 62 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/uart_tb.sv";
    "src/uart.sv";
