// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arg1_r_1_reload,
        arg1_r_2_reload,
        arg1_r_3_reload,
        arg1_r_4_reload,
        arg1_r_5_reload,
        arg1_r_6_reload,
        arg1_r_7_reload,
        arg2_r_9_reload,
        arg2_r_8_reload,
        arg1_r_8_reload,
        arg2_r_7_reload,
        arg1_r_9_reload,
        arg2_r_6_reload,
        arg2_r_5_reload,
        arg2_r_4_reload,
        arg2_r_3_reload,
        arg2_r_2_reload,
        arg2_r_1_reload,
        add59_1_4321_out,
        add59_1_4321_out_ap_vld,
        add59_1_3320_out,
        add59_1_3320_out_ap_vld,
        add59_1_2229319_out,
        add59_1_2229319_out_ap_vld,
        add59_1_1209318_out,
        add59_1_1209318_out_ap_vld,
        add59_1317_out,
        add59_1317_out_ap_vld,
        add59_4316_out,
        add59_4316_out_ap_vld,
        add59_3315_out,
        add59_3315_out_ap_vld,
        add59_2300314_out,
        add59_2300314_out_ap_vld,
        add59_1282313_out,
        add59_1282313_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] arg1_r_1_reload;
input  [31:0] arg1_r_2_reload;
input  [31:0] arg1_r_3_reload;
input  [31:0] arg1_r_4_reload;
input  [31:0] arg1_r_5_reload;
input  [31:0] arg1_r_6_reload;
input  [31:0] arg1_r_7_reload;
input  [31:0] arg2_r_9_reload;
input  [31:0] arg2_r_8_reload;
input  [31:0] arg1_r_8_reload;
input  [31:0] arg2_r_7_reload;
input  [31:0] arg1_r_9_reload;
input  [31:0] arg2_r_6_reload;
input  [31:0] arg2_r_5_reload;
input  [31:0] arg2_r_4_reload;
input  [31:0] arg2_r_3_reload;
input  [31:0] arg2_r_2_reload;
input  [31:0] arg2_r_1_reload;
output  [63:0] add59_1_4321_out;
output   add59_1_4321_out_ap_vld;
output  [63:0] add59_1_3320_out;
output   add59_1_3320_out_ap_vld;
output  [63:0] add59_1_2229319_out;
output   add59_1_2229319_out_ap_vld;
output  [63:0] add59_1_1209318_out;
output   add59_1_1209318_out_ap_vld;
output  [63:0] add59_1317_out;
output   add59_1317_out_ap_vld;
output  [63:0] add59_4316_out;
output   add59_4316_out_ap_vld;
output  [63:0] add59_3315_out;
output   add59_3315_out_ap_vld;
output  [63:0] add59_2300314_out;
output   add59_2300314_out_ap_vld;
output  [63:0] add59_1282313_out;
output   add59_1282313_out_ap_vld;

reg ap_idle;
reg add59_1_4321_out_ap_vld;
reg add59_1_3320_out_ap_vld;
reg add59_1_2229319_out_ap_vld;
reg add59_1_1209318_out_ap_vld;
reg add59_1317_out_ap_vld;
reg add59_4316_out_ap_vld;
reg add59_3315_out_ap_vld;
reg add59_2300314_out_ap_vld;
reg add59_1282313_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln36_fu_562_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] tmp_fu_580_p10;
reg   [31:0] tmp_reg_1661;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln48_fu_608_p2;
reg   [0:0] icmp_ln48_reg_1666;
wire   [31:0] mul_ln49_fu_429_p2;
reg   [31:0] mul_ln49_reg_1671;
wire   [31:0] mul_ln49_1_fu_467_p2;
reg   [31:0] mul_ln49_1_reg_1676;
wire   [0:0] icmp_ln49_fu_635_p2;
reg   [0:0] icmp_ln49_reg_1681;
wire   [31:0] tmp_3_fu_647_p10;
reg   [31:0] tmp_3_reg_1686;
wire   [31:0] mul_ln49_2_fu_473_p2;
reg   [31:0] mul_ln49_2_reg_1691;
wire   [31:0] mul_ln49_3_fu_434_p2;
reg   [31:0] mul_ln49_3_reg_1696;
wire   [31:0] mul_ln49_4_fu_479_p2;
reg   [31:0] mul_ln49_4_reg_1701;
wire   [0:0] icmp_ln49_1_fu_724_p2;
reg   [0:0] icmp_ln49_1_reg_1706;
wire   [31:0] tmp_5_fu_730_p10;
reg   [31:0] tmp_5_reg_1711;
wire   [31:0] mul_ln49_8_fu_439_p2;
reg   [31:0] mul_ln49_8_reg_1716;
wire   [31:0] mul_ln49_12_fu_484_p2;
reg   [31:0] mul_ln49_12_reg_1721;
wire   [0:0] icmp_ln49_2_fu_807_p2;
reg   [0:0] icmp_ln49_2_reg_1726;
wire   [0:0] icmp_ln48_1_fu_819_p2;
reg   [0:0] icmp_ln48_1_reg_1731;
wire   [31:0] mul_ln49_16_fu_443_p2;
reg   [31:0] mul_ln49_16_reg_1736;
wire   [31:0] mul_ln49_17_fu_489_p2;
reg   [31:0] mul_ln49_17_reg_1741;
wire   [0:0] icmp_ln49_3_fu_914_p2;
reg   [0:0] icmp_ln49_3_reg_1746;
wire   [31:0] mul_ln49_18_fu_447_p2;
reg   [31:0] mul_ln49_18_reg_1751;
wire   [31:0] mul_ln49_19_fu_451_p2;
reg   [31:0] mul_ln49_19_reg_1756;
wire   [31:0] mul_ln49_20_fu_494_p2;
reg   [31:0] mul_ln49_20_reg_1761;
wire   [31:0] mul_ln49_21_fu_455_p2;
reg   [31:0] mul_ln49_21_reg_1766;
wire   [31:0] mul_ln49_22_fu_499_p2;
reg   [31:0] mul_ln49_22_reg_1771;
wire   [31:0] mul_ln49_23_fu_459_p2;
reg   [31:0] mul_ln49_23_reg_1776;
wire   [31:0] mul_ln49_33_fu_504_p2;
reg   [31:0] mul_ln49_33_reg_1781;
wire   [31:0] mul_ln49_37_fu_463_p2;
reg   [31:0] mul_ln49_37_reg_1786;
reg   [63:0] arr_9_fu_122;
wire   [63:0] arr_fu_1164_p2;
wire    ap_block_pp0_stage0;
wire    ap_loop_init;
reg   [63:0] arr_10_fu_126;
wire   [63:0] arr_18_fu_1195_p2;
reg   [63:0] arr_11_fu_130;
wire   [63:0] arr_19_fu_1243_p2;
reg   [63:0] arr_12_fu_134;
wire   [63:0] arr_20_fu_1291_p2;
reg   [63:0] arr_13_fu_138;
wire   [63:0] arr_21_fu_1369_p2;
reg   [63:0] arr_14_fu_142;
wire   [63:0] arr_22_fu_1412_p2;
reg   [63:0] arr_15_fu_146;
wire   [63:0] arr_23_fu_1442_p2;
reg   [63:0] arr_16_fu_150;
wire   [63:0] arr_24_fu_1470_p2;
reg   [63:0] arr_17_fu_154;
wire   [63:0] arr_25_fu_1492_p2;
reg   [3:0] i1_fu_158;
wire   [3:0] add_ln48_fu_602_p2;
reg   [3:0] ap_sig_allocacmp_i1_3;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] mul_ln49_5_fu_333_p0;
wire   [63:0] zext_ln49_7_fu_1139_p1;
wire   [31:0] mul_ln49_5_fu_333_p1;
wire   [63:0] zext_ln49_1_fu_1106_p1;
wire   [31:0] mul_ln49_6_fu_337_p0;
wire   [63:0] zext_ln49_3_fu_1116_p1;
wire   [31:0] mul_ln49_6_fu_337_p1;
wire   [31:0] mul_ln49_7_fu_341_p0;
wire   [31:0] mul_ln49_7_fu_341_p1;
wire   [63:0] zext_ln49_2_fu_1111_p1;
wire   [31:0] mul_ln49_9_fu_345_p0;
wire   [31:0] mul_ln49_9_fu_345_p1;
wire   [63:0] zext_ln49_8_fu_1201_p1;
wire   [31:0] mul_ln49_10_fu_349_p0;
wire   [31:0] mul_ln49_10_fu_349_p1;
wire   [63:0] zext_ln49_fu_1096_p1;
wire   [31:0] mul_ln49_11_fu_353_p0;
wire   [31:0] mul_ln49_11_fu_353_p1;
wire   [31:0] mul_ln49_13_fu_357_p0;
wire   [63:0] zext_ln49_9_fu_1249_p1;
wire   [31:0] mul_ln49_13_fu_357_p1;
wire   [31:0] mul_ln49_14_fu_361_p0;
wire   [31:0] mul_ln49_14_fu_361_p1;
wire   [31:0] mul_ln49_15_fu_365_p0;
wire   [31:0] mul_ln49_15_fu_365_p1;
wire   [31:0] mul_ln49_24_fu_369_p0;
wire   [63:0] zext_ln49_10_fu_1297_p1;
wire   [31:0] mul_ln49_24_fu_369_p1;
wire   [31:0] mul_ln49_25_fu_373_p0;
wire   [31:0] mul_ln49_25_fu_373_p1;
wire   [31:0] mul_ln49_26_fu_377_p0;
wire   [31:0] mul_ln49_26_fu_377_p1;
wire   [31:0] mul_ln49_27_fu_381_p0;
wire   [63:0] zext_ln49_11_fu_1302_p1;
wire   [31:0] mul_ln49_27_fu_381_p1;
wire   [31:0] mul_ln49_28_fu_385_p0;
wire   [31:0] mul_ln49_28_fu_385_p1;
wire   [31:0] mul_ln49_29_fu_389_p0;
wire   [31:0] mul_ln49_29_fu_389_p1;
wire   [31:0] mul_ln49_30_fu_393_p0;
wire   [31:0] mul_ln49_30_fu_393_p1;
wire   [31:0] mul_ln49_31_fu_397_p0;
wire   [31:0] mul_ln49_31_fu_397_p1;
wire   [31:0] mul_ln49_32_fu_401_p0;
wire   [63:0] zext_ln49_12_fu_1307_p1;
wire   [31:0] mul_ln49_32_fu_401_p1;
wire   [31:0] mul_ln49_34_fu_405_p0;
wire   [31:0] mul_ln49_34_fu_405_p1;
wire   [31:0] mul_ln49_35_fu_409_p0;
wire   [31:0] mul_ln49_35_fu_409_p1;
wire   [31:0] mul_ln49_36_fu_413_p0;
wire   [31:0] mul_ln49_36_fu_413_p1;
wire   [31:0] mul_ln49_38_fu_417_p0;
wire   [31:0] mul_ln49_38_fu_417_p1;
wire   [31:0] mul_ln49_39_fu_421_p0;
wire   [31:0] mul_ln49_39_fu_421_p1;
wire   [31:0] mul_ln49_40_fu_425_p0;
wire   [31:0] mul_ln49_40_fu_425_p1;
wire  signed [6:0] mul_ln49_fu_429_p1;
wire  signed [6:0] mul_ln49_3_fu_434_p1;
wire  signed [31:0] tmp_4_fu_696_p12;
wire  signed [6:0] mul_ln49_8_fu_439_p1;
wire  signed [31:0] tmp_7_fu_846_p12;
wire  signed [6:0] mul_ln49_16_fu_443_p1;
wire  signed [31:0] tmp_9_fu_936_p12;
wire  signed [6:0] mul_ln49_18_fu_447_p1;
wire  signed [31:0] select_ln49_8_fu_920_p3;
wire  signed [31:0] tmp_6_fu_779_p12;
wire  signed [6:0] mul_ln49_19_fu_451_p1;
wire  signed [31:0] tmp_8_fu_880_p12;
wire  signed [6:0] mul_ln49_21_fu_455_p1;
wire  signed [31:0] tmp_s_fu_1009_p11;
wire  signed [6:0] mul_ln49_23_fu_459_p1;
wire  signed [31:0] tmp_1_fu_1041_p10;
wire  signed [6:0] mul_ln49_37_fu_463_p1;
wire   [5:0] mul_ln49_1_fu_467_p1;
wire   [5:0] mul_ln49_2_fu_473_p1;
wire   [5:0] mul_ln49_4_fu_479_p1;
wire   [5:0] mul_ln49_12_fu_484_p1;
wire   [5:0] mul_ln49_17_fu_489_p1;
wire   [5:0] mul_ln49_20_fu_494_p1;
wire   [5:0] mul_ln49_22_fu_499_p1;
wire   [5:0] mul_ln49_33_fu_504_p1;
wire   [2:0] trunc_ln36_fu_572_p1;
wire   [0:0] empty_fu_576_p1;
wire   [0:0] and_ln48_fu_614_p2;
wire   [3:0] add_ln49_fu_629_p2;
wire   [0:0] cmp32_1232_fu_641_p2;
wire   [0:0] and_ln48_1_fu_669_p2;
wire   [3:0] tmp_4_fu_696_p11;
wire   [3:0] add_ln49_1_fu_684_p2;
wire   [0:0] and_ln48_2_fu_752_p2;
wire   [3:0] tmp_6_fu_779_p11;
wire   [3:0] add_ln49_8_fu_767_p2;
wire   [4:0] zext_ln36_fu_568_p1;
wire   [4:0] add_ln48_1_fu_813_p2;
wire   [0:0] and_ln48_3_fu_825_p2;
wire   [3:0] tmp_7_fu_846_p11;
wire   [3:0] tmp_8_fu_880_p11;
wire   [4:0] add_ln49_12_fu_908_p2;
wire   [3:0] tmp_9_fu_936_p11;
wire   [0:0] and_ln48_4_fu_964_p2;
wire   [0:0] and_ln48_5_fu_979_p2;
wire   [3:0] tmp_s_fu_1009_p10;
wire   [2:0] tmp_1_fu_1041_p9;
wire   [63:0] mul_ln49_5_fu_333_p2;
wire   [63:0] select_ln49_2_fu_1151_p3;
wire   [63:0] and_ln49_fu_1158_p2;
wire   [63:0] mul_ln49_6_fu_337_p2;
wire   [63:0] mul_ln49_7_fu_341_p2;
wire   [63:0] select_ln49_3_fu_1176_p3;
wire   [63:0] and_ln49_2_fu_1183_p2;
wire   [63:0] and_ln49_1_fu_1170_p2;
wire   [63:0] add_ln49_3_fu_1189_p2;
wire   [63:0] mul_ln49_9_fu_345_p2;
wire   [63:0] select_ln49_5_fu_1206_p3;
wire   [63:0] mul_ln49_10_fu_349_p2;
wire   [63:0] mul_ln49_11_fu_353_p2;
wire   [63:0] and_ln49_5_fu_1225_p2;
wire   [63:0] and_ln49_3_fu_1213_p2;
wire   [63:0] add_ln49_5_fu_1231_p2;
wire   [63:0] and_ln49_4_fu_1219_p2;
wire   [63:0] add_ln49_6_fu_1237_p2;
wire   [63:0] mul_ln49_13_fu_357_p2;
wire   [63:0] select_ln49_6_fu_1254_p3;
wire   [63:0] mul_ln49_14_fu_361_p2;
wire   [63:0] mul_ln49_15_fu_365_p2;
wire   [63:0] and_ln49_8_fu_1273_p2;
wire   [63:0] and_ln49_6_fu_1261_p2;
wire   [63:0] add_ln49_9_fu_1279_p2;
wire   [63:0] and_ln49_7_fu_1267_p2;
wire   [63:0] add_ln49_10_fu_1285_p2;
wire   [63:0] mul_ln49_24_fu_369_p2;
wire   [63:0] select_ln49_12_fu_1332_p3;
wire   [63:0] mul_ln49_25_fu_373_p2;
wire   [63:0] mul_ln49_26_fu_377_p2;
wire   [63:0] and_ln49_11_fu_1351_p2;
wire   [63:0] and_ln49_9_fu_1339_p2;
wire   [63:0] add_ln49_13_fu_1357_p2;
wire   [63:0] and_ln49_10_fu_1345_p2;
wire   [63:0] add_ln49_14_fu_1363_p2;
wire   [63:0] mul_ln49_27_fu_381_p2;
wire   [63:0] select_ln49_13_fu_1375_p3;
wire   [63:0] mul_ln49_28_fu_385_p2;
wire   [63:0] mul_ln49_29_fu_389_p2;
wire   [63:0] and_ln49_14_fu_1394_p2;
wire   [63:0] and_ln49_12_fu_1382_p2;
wire   [63:0] add_ln49_16_fu_1400_p2;
wire   [63:0] and_ln49_13_fu_1388_p2;
wire   [63:0] add_ln49_17_fu_1406_p2;
wire   [63:0] mul_ln49_30_fu_393_p2;
wire   [63:0] mul_ln49_31_fu_397_p2;
wire   [63:0] and_ln49_16_fu_1424_p2;
wire   [63:0] mul_ln49_32_fu_401_p2;
wire   [63:0] add_ln49_19_fu_1430_p2;
wire   [63:0] and_ln49_15_fu_1418_p2;
wire   [63:0] add_ln49_20_fu_1436_p2;
wire   [63:0] mul_ln49_34_fu_405_p2;
wire   [63:0] mul_ln49_36_fu_413_p2;
wire   [63:0] mul_ln49_35_fu_409_p2;
wire   [63:0] add_ln49_22_fu_1458_p2;
wire   [63:0] and_ln49_17_fu_1452_p2;
wire   [63:0] add_ln49_23_fu_1464_p2;
wire   [63:0] mul_ln49_40_fu_425_p2;
wire   [63:0] mul_ln49_38_fu_417_p2;
wire   [63:0] add_ln49_25_fu_1480_p2;
wire   [63:0] mul_ln49_39_fu_421_p2;
wire   [63:0] add_ln49_26_fu_1486_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [63:0] mul_ln49_11_fu_353_p10;
wire   [63:0] mul_ln49_15_fu_365_p00;
wire  signed [31:0] mul_ln49_16_fu_443_p10;
wire  signed [31:0] mul_ln49_19_fu_451_p10;
wire  signed [31:0] mul_ln49_21_fu_455_p10;
wire  signed [31:0] mul_ln49_23_fu_459_p10;
wire   [63:0] mul_ln49_26_fu_377_p00;
wire   [63:0] mul_ln49_29_fu_389_p00;
wire   [63:0] mul_ln49_31_fu_397_p00;
wire   [63:0] mul_ln49_35_fu_409_p00;
wire   [63:0] mul_ln49_36_fu_413_p00;
wire   [63:0] mul_ln49_38_fu_417_p00;
wire  signed [31:0] mul_ln49_3_fu_434_p10;
wire   [63:0] mul_ln49_40_fu_425_p00;
wire   [63:0] mul_ln49_6_fu_337_p10;
wire  signed [31:0] mul_ln49_8_fu_439_p10;
wire  signed [31:0] mul_ln49_fu_429_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U25(
    .din0(mul_ln49_5_fu_333_p0),
    .din1(mul_ln49_5_fu_333_p1),
    .dout(mul_ln49_5_fu_333_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U26(
    .din0(mul_ln49_6_fu_337_p0),
    .din1(mul_ln49_6_fu_337_p1),
    .dout(mul_ln49_6_fu_337_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U27(
    .din0(mul_ln49_7_fu_341_p0),
    .din1(mul_ln49_7_fu_341_p1),
    .dout(mul_ln49_7_fu_341_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U28(
    .din0(mul_ln49_9_fu_345_p0),
    .din1(mul_ln49_9_fu_345_p1),
    .dout(mul_ln49_9_fu_345_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U29(
    .din0(mul_ln49_10_fu_349_p0),
    .din1(mul_ln49_10_fu_349_p1),
    .dout(mul_ln49_10_fu_349_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U30(
    .din0(mul_ln49_11_fu_353_p0),
    .din1(mul_ln49_11_fu_353_p1),
    .dout(mul_ln49_11_fu_353_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U31(
    .din0(mul_ln49_13_fu_357_p0),
    .din1(mul_ln49_13_fu_357_p1),
    .dout(mul_ln49_13_fu_357_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U32(
    .din0(mul_ln49_14_fu_361_p0),
    .din1(mul_ln49_14_fu_361_p1),
    .dout(mul_ln49_14_fu_361_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U33(
    .din0(mul_ln49_15_fu_365_p0),
    .din1(mul_ln49_15_fu_365_p1),
    .dout(mul_ln49_15_fu_365_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U34(
    .din0(mul_ln49_24_fu_369_p0),
    .din1(mul_ln49_24_fu_369_p1),
    .dout(mul_ln49_24_fu_369_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U35(
    .din0(mul_ln49_25_fu_373_p0),
    .din1(mul_ln49_25_fu_373_p1),
    .dout(mul_ln49_25_fu_373_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U36(
    .din0(mul_ln49_26_fu_377_p0),
    .din1(mul_ln49_26_fu_377_p1),
    .dout(mul_ln49_26_fu_377_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U37(
    .din0(mul_ln49_27_fu_381_p0),
    .din1(mul_ln49_27_fu_381_p1),
    .dout(mul_ln49_27_fu_381_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U38(
    .din0(mul_ln49_28_fu_385_p0),
    .din1(mul_ln49_28_fu_385_p1),
    .dout(mul_ln49_28_fu_385_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U39(
    .din0(mul_ln49_29_fu_389_p0),
    .din1(mul_ln49_29_fu_389_p1),
    .dout(mul_ln49_29_fu_389_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U40(
    .din0(mul_ln49_30_fu_393_p0),
    .din1(mul_ln49_30_fu_393_p1),
    .dout(mul_ln49_30_fu_393_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U41(
    .din0(mul_ln49_31_fu_397_p0),
    .din1(mul_ln49_31_fu_397_p1),
    .dout(mul_ln49_31_fu_397_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U42(
    .din0(mul_ln49_32_fu_401_p0),
    .din1(mul_ln49_32_fu_401_p1),
    .dout(mul_ln49_32_fu_401_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U43(
    .din0(mul_ln49_34_fu_405_p0),
    .din1(mul_ln49_34_fu_405_p1),
    .dout(mul_ln49_34_fu_405_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U44(
    .din0(mul_ln49_35_fu_409_p0),
    .din1(mul_ln49_35_fu_409_p1),
    .dout(mul_ln49_35_fu_409_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U45(
    .din0(mul_ln49_36_fu_413_p0),
    .din1(mul_ln49_36_fu_413_p1),
    .dout(mul_ln49_36_fu_413_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U46(
    .din0(mul_ln49_38_fu_417_p0),
    .din1(mul_ln49_38_fu_417_p1),
    .dout(mul_ln49_38_fu_417_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U47(
    .din0(mul_ln49_39_fu_421_p0),
    .din1(mul_ln49_39_fu_421_p1),
    .dout(mul_ln49_39_fu_421_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U48(
    .din0(mul_ln49_40_fu_425_p0),
    .din1(mul_ln49_40_fu_425_p1),
    .dout(mul_ln49_40_fu_425_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U49(
    .din0(arg2_r_9_reload),
    .din1(mul_ln49_fu_429_p1),
    .dout(mul_ln49_fu_429_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U50(
    .din0(arg2_r_8_reload),
    .din1(mul_ln49_3_fu_434_p1),
    .dout(mul_ln49_3_fu_434_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U51(
    .din0(tmp_4_fu_696_p12),
    .din1(mul_ln49_8_fu_439_p1),
    .dout(mul_ln49_8_fu_439_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U52(
    .din0(tmp_7_fu_846_p12),
    .din1(mul_ln49_16_fu_443_p1),
    .dout(mul_ln49_16_fu_443_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U53(
    .din0(tmp_9_fu_936_p12),
    .din1(mul_ln49_18_fu_447_p1),
    .dout(mul_ln49_18_fu_447_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U54(
    .din0(tmp_6_fu_779_p12),
    .din1(mul_ln49_19_fu_451_p1),
    .dout(mul_ln49_19_fu_451_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U55(
    .din0(tmp_8_fu_880_p12),
    .din1(mul_ln49_21_fu_455_p1),
    .dout(mul_ln49_21_fu_455_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U56(
    .din0(tmp_s_fu_1009_p11),
    .din1(mul_ln49_23_fu_459_p1),
    .dout(mul_ln49_23_fu_459_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U57(
    .din0(tmp_1_fu_1041_p10),
    .din1(mul_ln49_37_fu_463_p1),
    .dout(mul_ln49_37_fu_463_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U58(
    .din0(arg2_r_8_reload),
    .din1(mul_ln49_1_fu_467_p1),
    .dout(mul_ln49_1_fu_467_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U59(
    .din0(arg2_r_9_reload),
    .din1(mul_ln49_2_fu_473_p1),
    .dout(mul_ln49_2_fu_473_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U60(
    .din0(tmp_4_fu_696_p12),
    .din1(mul_ln49_4_fu_479_p1),
    .dout(mul_ln49_4_fu_479_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U61(
    .din0(tmp_6_fu_779_p12),
    .din1(mul_ln49_12_fu_484_p1),
    .dout(mul_ln49_12_fu_484_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U62(
    .din0(tmp_8_fu_880_p12),
    .din1(mul_ln49_17_fu_489_p1),
    .dout(mul_ln49_17_fu_489_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U63(
    .din0(tmp_7_fu_846_p12),
    .din1(mul_ln49_20_fu_494_p1),
    .dout(mul_ln49_20_fu_494_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U64(
    .din0(tmp_9_fu_936_p12),
    .din1(mul_ln49_22_fu_499_p1),
    .dout(mul_ln49_22_fu_499_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U65(
    .din0(tmp_s_fu_1009_p11),
    .din1(mul_ln49_33_fu_504_p1),
    .dout(mul_ln49_33_fu_504_p2)
);

fiat_25519_carry_mul_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U66(
    .din0(32'd0),
    .din1(arg1_r_1_reload),
    .din2(arg1_r_2_reload),
    .din3(arg1_r_3_reload),
    .din4(arg1_r_4_reload),
    .din5(arg1_r_5_reload),
    .din6(arg1_r_6_reload),
    .din7(arg1_r_7_reload),
    .din8(trunc_ln36_fu_572_p1),
    .dout(tmp_fu_580_p10)
);

fiat_25519_carry_mul_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U67(
    .din0(32'd0),
    .din1(arg1_r_2_reload),
    .din2(arg1_r_3_reload),
    .din3(arg1_r_4_reload),
    .din4(arg1_r_5_reload),
    .din5(arg1_r_6_reload),
    .din6(arg1_r_7_reload),
    .din7(arg1_r_8_reload),
    .din8(trunc_ln36_fu_572_p1),
    .dout(tmp_3_fu_647_p10)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U68(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_4_fu_696_p11),
    .dout(tmp_4_fu_696_p12)
);

fiat_25519_carry_mul_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U69(
    .din0(32'd0),
    .din1(arg1_r_3_reload),
    .din2(arg1_r_4_reload),
    .din3(arg1_r_5_reload),
    .din4(arg1_r_6_reload),
    .din5(arg1_r_7_reload),
    .din6(arg1_r_8_reload),
    .din7(arg1_r_9_reload),
    .din8(trunc_ln36_fu_572_p1),
    .dout(tmp_5_fu_730_p10)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U70(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_6_fu_779_p11),
    .dout(tmp_6_fu_779_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U71(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_7_fu_846_p11),
    .dout(tmp_7_fu_846_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U72(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_8_fu_880_p11),
    .dout(tmp_8_fu_880_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U73(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_9_fu_936_p11),
    .dout(tmp_9_fu_936_p12)
);

fiat_25519_carry_mul_mux_9_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_9_4_32_1_1_U74(
    .din0(32'd0),
    .din1(32'd0),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(tmp_s_fu_1009_p10),
    .dout(tmp_s_fu_1009_p11)
);

fiat_25519_carry_mul_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U75(
    .din0(32'd0),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(tmp_1_fu_1041_p9),
    .dout(tmp_1_fu_1041_p10)
);

fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            arr_10_fu_126 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            arr_10_fu_126 <= arr_18_fu_1195_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            arr_11_fu_130 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            arr_11_fu_130 <= arr_19_fu_1243_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            arr_12_fu_134 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            arr_12_fu_134 <= arr_20_fu_1291_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            arr_13_fu_138 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            arr_13_fu_138 <= arr_21_fu_1369_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            arr_14_fu_142 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            arr_14_fu_142 <= arr_22_fu_1412_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            arr_15_fu_146 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            arr_15_fu_146 <= arr_23_fu_1442_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            arr_16_fu_150 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            arr_16_fu_150 <= arr_24_fu_1470_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            arr_17_fu_154 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            arr_17_fu_154 <= arr_25_fu_1492_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            arr_9_fu_122 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            arr_9_fu_122 <= arr_fu_1164_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln36_fu_562_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i1_fu_158 <= add_ln48_fu_602_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i1_fu_158 <= 4'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_fu_562_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln48_1_reg_1731 <= icmp_ln48_1_fu_819_p2;
        icmp_ln48_reg_1666 <= icmp_ln48_fu_608_p2;
        icmp_ln49_1_reg_1706 <= icmp_ln49_1_fu_724_p2;
        icmp_ln49_2_reg_1726 <= icmp_ln49_2_fu_807_p2;
        icmp_ln49_3_reg_1746 <= icmp_ln49_3_fu_914_p2;
        icmp_ln49_reg_1681 <= icmp_ln49_fu_635_p2;
        mul_ln49_12_reg_1721 <= mul_ln49_12_fu_484_p2;
        mul_ln49_16_reg_1736 <= mul_ln49_16_fu_443_p2;
        mul_ln49_17_reg_1741 <= mul_ln49_17_fu_489_p2;
        mul_ln49_18_reg_1751 <= mul_ln49_18_fu_447_p2;
        mul_ln49_19_reg_1756 <= mul_ln49_19_fu_451_p2;
        mul_ln49_1_reg_1676 <= mul_ln49_1_fu_467_p2;
        mul_ln49_20_reg_1761 <= mul_ln49_20_fu_494_p2;
        mul_ln49_21_reg_1766 <= mul_ln49_21_fu_455_p2;
        mul_ln49_22_reg_1771 <= mul_ln49_22_fu_499_p2;
        mul_ln49_23_reg_1776 <= mul_ln49_23_fu_459_p2;
        mul_ln49_2_reg_1691 <= mul_ln49_2_fu_473_p2;
        mul_ln49_33_reg_1781 <= mul_ln49_33_fu_504_p2;
        mul_ln49_37_reg_1786 <= mul_ln49_37_fu_463_p2;
        mul_ln49_3_reg_1696 <= mul_ln49_3_fu_434_p2;
        mul_ln49_4_reg_1701 <= mul_ln49_4_fu_479_p2;
        mul_ln49_8_reg_1716 <= mul_ln49_8_fu_439_p2;
        mul_ln49_reg_1671 <= mul_ln49_fu_429_p2;
        tmp_3_reg_1686 <= tmp_3_fu_647_p10;
        tmp_5_reg_1711 <= tmp_5_fu_730_p10;
        tmp_reg_1661 <= tmp_fu_580_p10;
    end
end

always @ (*) begin
    if (((icmp_ln36_fu_562_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add59_1282313_out_ap_vld = 1'b1;
    end else begin
        add59_1282313_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_fu_562_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add59_1317_out_ap_vld = 1'b1;
    end else begin
        add59_1317_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_fu_562_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add59_1_1209318_out_ap_vld = 1'b1;
    end else begin
        add59_1_1209318_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_fu_562_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add59_1_2229319_out_ap_vld = 1'b1;
    end else begin
        add59_1_2229319_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_fu_562_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add59_1_3320_out_ap_vld = 1'b1;
    end else begin
        add59_1_3320_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_fu_562_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add59_1_4321_out_ap_vld = 1'b1;
    end else begin
        add59_1_4321_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_fu_562_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add59_2300314_out_ap_vld = 1'b1;
    end else begin
        add59_2300314_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_fu_562_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add59_3315_out_ap_vld = 1'b1;
    end else begin
        add59_3315_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_fu_562_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add59_4316_out_ap_vld = 1'b1;
    end else begin
        add59_4316_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln36_fu_562_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i1_3 = 4'd1;
    end else begin
        ap_sig_allocacmp_i1_3 = i1_fu_158;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add59_1282313_out = arr_9_fu_122;

assign add59_1317_out = arr_13_fu_138;

assign add59_1_1209318_out = arr_14_fu_142;

assign add59_1_2229319_out = arr_15_fu_146;

assign add59_1_3320_out = arr_16_fu_150;

assign add59_1_4321_out = arr_17_fu_154;

assign add59_2300314_out = arr_10_fu_126;

assign add59_3315_out = arr_11_fu_130;

assign add59_4316_out = arr_12_fu_134;

assign add_ln48_1_fu_813_p2 = (zext_ln36_fu_568_p1 + 5'd7);

assign add_ln48_fu_602_p2 = (ap_sig_allocacmp_i1_3 + 4'd3);

assign add_ln49_10_fu_1285_p2 = (add_ln49_9_fu_1279_p2 + and_ln49_7_fu_1267_p2);

assign add_ln49_12_fu_908_p2 = (zext_ln36_fu_568_p1 + 5'd8);

assign add_ln49_13_fu_1357_p2 = (and_ln49_11_fu_1351_p2 + and_ln49_9_fu_1339_p2);

assign add_ln49_14_fu_1363_p2 = (add_ln49_13_fu_1357_p2 + and_ln49_10_fu_1345_p2);

assign add_ln49_16_fu_1400_p2 = (and_ln49_14_fu_1394_p2 + and_ln49_12_fu_1382_p2);

assign add_ln49_17_fu_1406_p2 = (add_ln49_16_fu_1400_p2 + and_ln49_13_fu_1388_p2);

assign add_ln49_19_fu_1430_p2 = (and_ln49_16_fu_1424_p2 + mul_ln49_32_fu_401_p2);

assign add_ln49_1_fu_684_p2 = (ap_sig_allocacmp_i1_3 + 4'd5);

assign add_ln49_20_fu_1436_p2 = (add_ln49_19_fu_1430_p2 + and_ln49_15_fu_1418_p2);

assign add_ln49_22_fu_1458_p2 = (mul_ln49_36_fu_413_p2 + mul_ln49_35_fu_409_p2);

assign add_ln49_23_fu_1464_p2 = (add_ln49_22_fu_1458_p2 + and_ln49_17_fu_1452_p2);

assign add_ln49_25_fu_1480_p2 = (mul_ln49_40_fu_425_p2 + mul_ln49_38_fu_417_p2);

assign add_ln49_26_fu_1486_p2 = (add_ln49_25_fu_1480_p2 + mul_ln49_39_fu_421_p2);

assign add_ln49_3_fu_1189_p2 = (and_ln49_2_fu_1183_p2 + and_ln49_1_fu_1170_p2);

assign add_ln49_5_fu_1231_p2 = (and_ln49_5_fu_1225_p2 + and_ln49_3_fu_1213_p2);

assign add_ln49_6_fu_1237_p2 = (add_ln49_5_fu_1231_p2 + and_ln49_4_fu_1219_p2);

assign add_ln49_8_fu_767_p2 = (ap_sig_allocacmp_i1_3 + 4'd6);

assign add_ln49_9_fu_1279_p2 = (and_ln49_8_fu_1273_p2 + and_ln49_6_fu_1261_p2);

assign add_ln49_fu_629_p2 = (ap_sig_allocacmp_i1_3 + 4'd4);

assign and_ln48_1_fu_669_p2 = (icmp_ln49_fu_635_p2 & cmp32_1232_fu_641_p2);

assign and_ln48_2_fu_752_p2 = (icmp_ln49_1_fu_724_p2 & empty_fu_576_p1);

assign and_ln48_3_fu_825_p2 = (icmp_ln48_1_fu_819_p2 & empty_fu_576_p1);

assign and_ln48_4_fu_964_p2 = (icmp_ln49_2_fu_807_p2 & cmp32_1232_fu_641_p2);

assign and_ln48_5_fu_979_p2 = (icmp_ln49_3_fu_914_p2 & cmp32_1232_fu_641_p2);

assign and_ln48_fu_614_p2 = (icmp_ln48_fu_608_p2 & empty_fu_576_p1);

assign and_ln49_10_fu_1345_p2 = (select_ln49_5_fu_1206_p3 & mul_ln49_25_fu_373_p2);

assign and_ln49_11_fu_1351_p2 = (select_ln49_6_fu_1254_p3 & mul_ln49_26_fu_377_p2);

assign and_ln49_12_fu_1382_p2 = (select_ln49_13_fu_1375_p3 & mul_ln49_27_fu_381_p2);

assign and_ln49_13_fu_1388_p2 = (select_ln49_6_fu_1254_p3 & mul_ln49_28_fu_385_p2);

assign and_ln49_14_fu_1394_p2 = (select_ln49_12_fu_1332_p3 & mul_ln49_29_fu_389_p2);

assign and_ln49_15_fu_1418_p2 = (select_ln49_12_fu_1332_p3 & mul_ln49_30_fu_393_p2);

assign and_ln49_16_fu_1424_p2 = (select_ln49_13_fu_1375_p3 & mul_ln49_31_fu_397_p2);

assign and_ln49_17_fu_1452_p2 = (select_ln49_13_fu_1375_p3 & mul_ln49_34_fu_405_p2);

assign and_ln49_1_fu_1170_p2 = (select_ln49_2_fu_1151_p3 & mul_ln49_6_fu_337_p2);

assign and_ln49_2_fu_1183_p2 = (select_ln49_3_fu_1176_p3 & mul_ln49_7_fu_341_p2);

assign and_ln49_3_fu_1213_p2 = (select_ln49_5_fu_1206_p3 & mul_ln49_9_fu_345_p2);

assign and_ln49_4_fu_1219_p2 = (select_ln49_2_fu_1151_p3 & mul_ln49_10_fu_349_p2);

assign and_ln49_5_fu_1225_p2 = (select_ln49_3_fu_1176_p3 & mul_ln49_11_fu_353_p2);

assign and_ln49_6_fu_1261_p2 = (select_ln49_6_fu_1254_p3 & mul_ln49_13_fu_357_p2);

assign and_ln49_7_fu_1267_p2 = (select_ln49_3_fu_1176_p3 & mul_ln49_14_fu_361_p2);

assign and_ln49_8_fu_1273_p2 = (select_ln49_5_fu_1206_p3 & mul_ln49_15_fu_365_p2);

assign and_ln49_9_fu_1339_p2 = (select_ln49_12_fu_1332_p3 & mul_ln49_24_fu_369_p2);

assign and_ln49_fu_1158_p2 = (select_ln49_2_fu_1151_p3 & mul_ln49_5_fu_333_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign arr_18_fu_1195_p2 = (arr_10_fu_126 + add_ln49_3_fu_1189_p2);

assign arr_19_fu_1243_p2 = (arr_11_fu_130 + add_ln49_6_fu_1237_p2);

assign arr_20_fu_1291_p2 = (arr_12_fu_134 + add_ln49_10_fu_1285_p2);

assign arr_21_fu_1369_p2 = (arr_13_fu_138 + add_ln49_14_fu_1363_p2);

assign arr_22_fu_1412_p2 = (arr_14_fu_142 + add_ln49_17_fu_1406_p2);

assign arr_23_fu_1442_p2 = (arr_15_fu_146 + add_ln49_20_fu_1436_p2);

assign arr_24_fu_1470_p2 = (arr_16_fu_150 + add_ln49_23_fu_1464_p2);

assign arr_25_fu_1492_p2 = (arr_17_fu_154 + add_ln49_26_fu_1486_p2);

assign arr_fu_1164_p2 = (and_ln49_fu_1158_p2 + arr_9_fu_122);

assign cmp32_1232_fu_641_p2 = (empty_fu_576_p1 ^ 1'd1);

assign empty_fu_576_p1 = ap_sig_allocacmp_i1_3[0:0];

assign icmp_ln36_fu_562_p2 = ((ap_sig_allocacmp_i1_3 < 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln48_1_fu_819_p2 = ((add_ln48_1_fu_813_p2 > 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_608_p2 = ((add_ln48_fu_602_p2 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_1_fu_724_p2 = ((add_ln49_1_fu_684_p2 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_2_fu_807_p2 = ((add_ln49_8_fu_767_p2 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_3_fu_914_p2 = ((add_ln49_12_fu_908_p2 > 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_635_p2 = ((add_ln49_fu_629_p2 > 4'd9) ? 1'b1 : 1'b0);

assign mul_ln49_10_fu_349_p0 = zext_ln49_1_fu_1106_p1;

assign mul_ln49_10_fu_349_p1 = zext_ln49_fu_1096_p1;

assign mul_ln49_11_fu_353_p0 = zext_ln49_3_fu_1116_p1;

assign mul_ln49_11_fu_353_p1 = mul_ln49_11_fu_353_p10;

assign mul_ln49_11_fu_353_p10 = mul_ln49_3_reg_1696;

assign mul_ln49_12_fu_484_p1 = 32'd19;

assign mul_ln49_13_fu_357_p0 = zext_ln49_9_fu_1249_p1;

assign mul_ln49_13_fu_357_p1 = zext_ln49_7_fu_1139_p1;

assign mul_ln49_14_fu_361_p0 = zext_ln49_2_fu_1111_p1;

assign mul_ln49_14_fu_361_p1 = zext_ln49_fu_1096_p1;

assign mul_ln49_15_fu_365_p0 = mul_ln49_15_fu_365_p00;

assign mul_ln49_15_fu_365_p00 = mul_ln49_4_reg_1701;

assign mul_ln49_15_fu_365_p1 = zext_ln49_3_fu_1116_p1;

assign mul_ln49_16_fu_443_p1 = mul_ln49_16_fu_443_p10;

assign mul_ln49_16_fu_443_p10 = ((and_ln48_3_fu_825_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln49_17_fu_489_p1 = 32'd19;

assign mul_ln49_18_fu_447_p1 = select_ln49_8_fu_920_p3;

assign mul_ln49_19_fu_451_p1 = mul_ln49_19_fu_451_p10;

assign mul_ln49_19_fu_451_p10 = ((and_ln48_4_fu_964_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln49_1_fu_467_p1 = 32'd19;

assign mul_ln49_20_fu_494_p1 = 32'd19;

assign mul_ln49_21_fu_455_p1 = mul_ln49_21_fu_455_p10;

assign mul_ln49_21_fu_455_p10 = ((and_ln48_5_fu_979_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln49_22_fu_499_p1 = 32'd19;

assign mul_ln49_23_fu_459_p1 = mul_ln49_23_fu_459_p10;

assign mul_ln49_23_fu_459_p10 = ((empty_fu_576_p1[0:0] == 1'b1) ? 32'd19 : 32'd38);

assign mul_ln49_24_fu_369_p0 = zext_ln49_10_fu_1297_p1;

assign mul_ln49_24_fu_369_p1 = zext_ln49_7_fu_1139_p1;

assign mul_ln49_25_fu_373_p0 = zext_ln49_8_fu_1201_p1;

assign mul_ln49_25_fu_373_p1 = zext_ln49_fu_1096_p1;

assign mul_ln49_26_fu_377_p0 = mul_ln49_26_fu_377_p00;

assign mul_ln49_26_fu_377_p00 = mul_ln49_19_reg_1756;

assign mul_ln49_26_fu_377_p1 = zext_ln49_3_fu_1116_p1;

assign mul_ln49_27_fu_381_p0 = zext_ln49_11_fu_1302_p1;

assign mul_ln49_27_fu_381_p1 = zext_ln49_7_fu_1139_p1;

assign mul_ln49_28_fu_385_p0 = zext_ln49_9_fu_1249_p1;

assign mul_ln49_28_fu_385_p1 = zext_ln49_fu_1096_p1;

assign mul_ln49_29_fu_389_p0 = mul_ln49_29_fu_389_p00;

assign mul_ln49_29_fu_389_p00 = mul_ln49_20_reg_1761;

assign mul_ln49_29_fu_389_p1 = zext_ln49_3_fu_1116_p1;

assign mul_ln49_2_fu_473_p1 = 32'd19;

assign mul_ln49_30_fu_393_p0 = zext_ln49_10_fu_1297_p1;

assign mul_ln49_30_fu_393_p1 = zext_ln49_fu_1096_p1;

assign mul_ln49_31_fu_397_p0 = mul_ln49_31_fu_397_p00;

assign mul_ln49_31_fu_397_p00 = mul_ln49_21_reg_1766;

assign mul_ln49_31_fu_397_p1 = zext_ln49_3_fu_1116_p1;

assign mul_ln49_32_fu_401_p0 = zext_ln49_12_fu_1307_p1;

assign mul_ln49_32_fu_401_p1 = zext_ln49_7_fu_1139_p1;

assign mul_ln49_33_fu_504_p1 = 32'd19;

assign mul_ln49_34_fu_405_p0 = zext_ln49_11_fu_1302_p1;

assign mul_ln49_34_fu_405_p1 = zext_ln49_fu_1096_p1;

assign mul_ln49_35_fu_409_p0 = mul_ln49_35_fu_409_p00;

assign mul_ln49_35_fu_409_p00 = mul_ln49_33_reg_1781;

assign mul_ln49_35_fu_409_p1 = zext_ln49_7_fu_1139_p1;

assign mul_ln49_36_fu_413_p0 = mul_ln49_36_fu_413_p00;

assign mul_ln49_36_fu_413_p00 = mul_ln49_22_reg_1771;

assign mul_ln49_36_fu_413_p1 = zext_ln49_3_fu_1116_p1;

assign mul_ln49_37_fu_463_p1 = select_ln49_8_fu_920_p3;

assign mul_ln49_38_fu_417_p0 = mul_ln49_38_fu_417_p00;

assign mul_ln49_38_fu_417_p00 = mul_ln49_37_reg_1786;

assign mul_ln49_38_fu_417_p1 = zext_ln49_7_fu_1139_p1;

assign mul_ln49_39_fu_421_p0 = zext_ln49_12_fu_1307_p1;

assign mul_ln49_39_fu_421_p1 = zext_ln49_fu_1096_p1;

assign mul_ln49_3_fu_434_p1 = mul_ln49_3_fu_434_p10;

assign mul_ln49_3_fu_434_p10 = ((and_ln48_1_fu_669_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln49_40_fu_425_p0 = mul_ln49_40_fu_425_p00;

assign mul_ln49_40_fu_425_p00 = mul_ln49_23_reg_1776;

assign mul_ln49_40_fu_425_p1 = zext_ln49_3_fu_1116_p1;

assign mul_ln49_4_fu_479_p1 = 32'd19;

assign mul_ln49_5_fu_333_p0 = zext_ln49_7_fu_1139_p1;

assign mul_ln49_5_fu_333_p1 = zext_ln49_1_fu_1106_p1;

assign mul_ln49_6_fu_337_p0 = zext_ln49_3_fu_1116_p1;

assign mul_ln49_6_fu_337_p1 = mul_ln49_6_fu_337_p10;

assign mul_ln49_6_fu_337_p10 = mul_ln49_2_reg_1691;

assign mul_ln49_7_fu_341_p0 = zext_ln49_7_fu_1139_p1;

assign mul_ln49_7_fu_341_p1 = zext_ln49_2_fu_1111_p1;

assign mul_ln49_8_fu_439_p1 = mul_ln49_8_fu_439_p10;

assign mul_ln49_8_fu_439_p10 = ((and_ln48_2_fu_752_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln49_9_fu_345_p0 = zext_ln49_7_fu_1139_p1;

assign mul_ln49_9_fu_345_p1 = zext_ln49_8_fu_1201_p1;

assign mul_ln49_fu_429_p1 = mul_ln49_fu_429_p10;

assign mul_ln49_fu_429_p10 = ((and_ln48_fu_614_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign select_ln49_12_fu_1332_p3 = ((icmp_ln48_1_reg_1731[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln49_13_fu_1375_p3 = ((icmp_ln49_3_reg_1746[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln49_2_fu_1151_p3 = ((icmp_ln48_reg_1666[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln49_3_fu_1176_p3 = ((icmp_ln49_reg_1681[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln49_5_fu_1206_p3 = ((icmp_ln49_1_reg_1706[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln49_6_fu_1254_p3 = ((icmp_ln49_2_reg_1726[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln49_8_fu_920_p3 = ((empty_fu_576_p1[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign tmp_1_fu_1041_p9 = (3'd0 - trunc_ln36_fu_572_p1);

assign tmp_4_fu_696_p11 = ($signed(4'd14) - $signed(ap_sig_allocacmp_i1_3));

assign tmp_6_fu_779_p11 = ($signed(4'd13) - $signed(ap_sig_allocacmp_i1_3));

assign tmp_7_fu_846_p11 = ($signed(4'd12) - $signed(ap_sig_allocacmp_i1_3));

assign tmp_8_fu_880_p11 = ($signed(4'd11) - $signed(ap_sig_allocacmp_i1_3));

assign tmp_9_fu_936_p11 = ($signed(4'd10) - $signed(ap_sig_allocacmp_i1_3));

assign tmp_s_fu_1009_p10 = ($signed(4'd9) - $signed(ap_sig_allocacmp_i1_3));

assign trunc_ln36_fu_572_p1 = ap_sig_allocacmp_i1_3[2:0];

assign zext_ln36_fu_568_p1 = ap_sig_allocacmp_i1_3;

assign zext_ln49_10_fu_1297_p1 = mul_ln49_16_reg_1736;

assign zext_ln49_11_fu_1302_p1 = mul_ln49_17_reg_1741;

assign zext_ln49_12_fu_1307_p1 = mul_ln49_18_reg_1751;

assign zext_ln49_1_fu_1106_p1 = mul_ln49_reg_1671;

assign zext_ln49_2_fu_1111_p1 = mul_ln49_1_reg_1676;

assign zext_ln49_3_fu_1116_p1 = tmp_3_reg_1686;

assign zext_ln49_7_fu_1139_p1 = tmp_5_reg_1711;

assign zext_ln49_8_fu_1201_p1 = mul_ln49_8_reg_1716;

assign zext_ln49_9_fu_1249_p1 = mul_ln49_12_reg_1721;

assign zext_ln49_fu_1096_p1 = tmp_reg_1661;

endmodule //fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1
