<div id="pf2ed" class="pf w0 h0" data-page-no="2ed"><div class="pc pc2ed w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2ed.png"/><div class="c x9 y4226 w83 h1da"><div class="t m64 x46 h97 y4227 ff2 fs4c fc0 sc0 ls0 ws0">ALL 1s</div><div class="t m1b x2b h97 y4228 ff2 fs4c fc0 sc0 ls0">M</div><div class="t m1b x147 h97 y4229 ff2 fs4c fc0 sc0 ls0 ws2c2">WAKE</div><div class="t m1b x8 h97 y422a ff2 fs4c fc0 sc0 ls0 ws2c2">ILT</div><div class="t m1b xca h97 y422b ff2 fs4c fc0 sc0 ls0 ws2c2">PE</div><div class="t m1b x3e h97 y422c ff2 fs4c fc0 sc0 ls0 ws2c2">PT</div><div class="t m1b x154 h97 y422d ff2 fs4c fc0 sc0 ls0 ws4d9">RE <span class="ls2a5 ws4d6 v33">H<span class="_ _153"></span>876543210L<span class="_ _256"></span></span></div><div class="t m1b xd9 h97 y422e ff2 fs4c fc0 sc0 ls0 ws0">1<span class="_ _16"></span>1<span class="_ _16"></span>-<span class="_ _16"></span>B<span class="_ _16"></span>I<span class="_ _16"></span>T<span class="_ _153"></span> R<span class="_ _16"></span>E<span class="_ _153"></span>CE<span class="_ _153"></span>IV<span class="_ _153"></span>E <span class="_ _153"></span>SH<span class="_ _153"></span>IF<span class="_ _153"></span>T <span class="_ _153"></span>RE<span class="_ _153"></span>GI<span class="_ _153"></span>ST<span class="_ _153"></span>ER</div><div class="t m64 x131 h1d7 y422f ff2 fs4c fc0 sc0 ls0 ws2c2">STOP<span class="ff3 fscb ws0"> </span></div><div class="t m64 x7d h97 y4230 ff2 fs4c fc0 sc0 ls31 ws2c1">START</div><div class="t m1b xa9 h97 y4231 ff2 fs4c fc0 sc0 ls0 ws2c2">DATA</div><div class="t m1b x20 h97 y4232 ff2 fs4c fc0 sc0 ls0 ws2c2">WAKEUP</div><div class="t m1b xb4 h1d7 y4233 ff2 fs4c fc0 sc0 ls1f7 ws4d8">PARITY<span class="ff3 fscb ls0 ws0"> </span></div><div class="t m1b x47 h97 y4234 ff2 fs4c fc0 sc0 ls0 ws2c2">CHECKING</div><div class="t m64 xc h97 y4235 ff2 fs4c fc0 sc0 ls0 ws2c2">MSB</div><div class="t m1b x42 h97 y4236 ff2 fs4c fc0 sc0 ls0 ws0">UART DATA REGISTER (UART_D)</div><div class="t m1b x117 h97 y4237 ff2 fs4c fc0 sc0 ls0 ws2c2">R8</div><div class="t m66 x11b h1db y4238 ff2 fscd fc0 sc0 ls0 ws1bf">RWU</div><div class="t m1b x1e h1d7 y4239 ff2 fs4c fc0 sc0 ls31 ws0">INTERNAL BUS<span class="ff3 fscb ls0"> </span></div><div class="t m1b xcb h97 y423a ff2 fs4c fc0 sc0 ls0 ws2c2">MODULE</div><div class="t m1b x84 h1d7 y423b ff2 fs4c fc0 sc0 ls0 ws2c2">SB<span class="_ _153"></span>R1<span class="_ _16"></span>2â€“<span class="_ _153"></span>SB<span class="_ _16"></span>R0<span class="ff3 fscb ws0"> </span></div><div class="t m1b x89 h97 y423c ff2 fs4c fc0 sc0 ls0 ws0">B<span class="_ _16"></span>A<span class="_ _16"></span>U<span class="_ _16"></span>D<span class="_ _16"></span> <span class="_ _153"></span>DI<span class="_ _16"></span>V<span class="_ _16"></span>I<span class="_ _153"></span>DE<span class="_ _153"></span>R</div><div class="t m1b xba h97 y423d ff2 fs4c fc0 sc0 ls31 ws2c1">CLOCK</div><div class="t m1b x157 h1dc y423e ff2 fs4c fc0 sc0 ls0 ws2c2">RAF<span class="ff3 fscb ls2a7 ws0"> </span><span class="ls1f7 ws4d8 v13">RECOVERY</span><span class="ff3 fscb ws0 v13"> </span></div><div class="t m1b x21 h97 y423f ff2 fs4c fc0 sc0 ls0 ws2c2">LOGIC</div><div class="t m67 x132 h1dd y4240 ff2 fsce fc0 sc0 ls0 ws4da">RDRF</div><div class="t m1b xf8 h97 y4241 ff2 fs4c fc0 sc0 ls0 ws0">S<span class="_ _16"></span>H<span class="_ _16"></span>I<span class="_ _16"></span>F<span class="_ _16"></span>T<span class="_ _16"></span> <span class="_ _16"></span>D<span class="_ _153"></span>IR<span class="_ _153"></span>EC<span class="_ _153"></span>TI<span class="_ _153"></span>ON</div><div class="t m1b xba h1d7 y4242 ff2 fs4c fc0 sc0 ls0 ws2c2">RXINV<span class="ff3 fscb ws0"> </span></div><div class="t m1b x35 h97 y4243 ff2 fs4c fc0 sc0 ls0 ws0">From RxD Pin</div><div class="t m1b xf9 h1d7 y4244 ff2 fs4c fc0 sc0 ls0 ws2c2">LOOPS<span class="ff3 fscb ws0"> </span></div><div class="t m1b x84 h97 y4245 ff2 fs4c fc0 sc0 ls0 ws2c2">RSRC</div><div class="t m1b x4b h1d7 y4246 ff2 fs4c fc0 sc0 ls0 ws2c2">SINGLE-WIRE<span class="ff3 fscb ws0"> </span></div><div class="t m1b x2c h97 y4247 ff2 fs4c fc0 sc0 ls0 ws0">LOOP CONTROL</div><div class="t m1b xcc h1d7 y4248 ff2 fs4c fc0 sc0 ls0 ws2c2">FROM<span class="ff3 fscb ws0"> </span></div><div class="t m1b xcb h97 y4249 ff2 fs4c fc0 sc0 ls31 ws2c1">TRANSMITTER</div><div class="t m1b x14b h1d7 y424a ff2 fs4c fc0 sc0 ls1f7 ws0">ACTIVE EDGE<span class="ff3 fscb ls0"> </span></div><div class="t m1b x118 h97 y424b ff2 fs4c fc0 sc0 ls0 ws2c2">DETECT</div><div class="t m1b x5 h97 y424c ff2 fs4c fc0 sc0 ls0 ws2c2">LBKDE</div><div class="t m67 x2d h1dd y424d ff2 fsce fc0 sc0 ls0 ws4da">RIE</div><div class="t m67 xea h1dd y424e ff2 fsce fc0 sc0 ls0 ws4da">IDLE</div><div class="t m67 x2d h1dd y424f ff2 fsce fc0 sc0 ls0 ws4da">ILIE</div><div class="t m67 x144 h1dd y4250 ff2 fsce fc0 sc0 ls0 ws4da">LBKDIF</div><div class="t m67 x144 h1dd y4251 ff2 fsce fc0 sc0 ls0 ws4da">LBKDIE</div><div class="t m67 xa3 h1dd y4252 ff2 fsce fc0 sc0 ls0 ws4da">RXEDGIF</div><div class="t m67 xa3 h1dd y4253 ff2 fsce fc0 sc0 ls0 ws4da">RXEDGIE</div><div class="t m67 x11b h1dd y4254 ff2 fsce fc0 sc0 ls0 ws4da">OR</div><div class="t m67 xea h1dd y4255 ff2 fsce fc0 sc0 ls0 ws4da">ORIE</div><div class="t m67 xde h1dd y4256 ff2 fsce fc0 sc0 ls0 ws4da">FE</div><div class="t m67 x2d h1dd y4257 ff2 fsce fc0 sc0 ls89 ws4db">FEIE</div><div class="t m67 x11b h1dd y4258 ff2 fsce fc0 sc0 ls0 ws4da">NF</div><div class="t m67 xea h1dd y4259 ff2 fsce fc0 sc0 ls0 ws4da">NEIE</div><div class="t m67 xde h1dd y425a ff2 fsce fc0 sc0 ls0 ws4da">PF</div><div class="t m67 x2d h1dd y425b ff2 fsce fc0 sc0 ls0 ws4da">PEIE</div><div class="t m66 x16d h1db y4238 ff2 fscd fc0 sc0 ls0 ws1bf">RWUID</div><div class="t m1b x96 h1d7 y425c ff2 fs4c fc0 sc0 ls0 ws2c2">Rx<span class="ff3 fscb ws0"> </span></div><div class="t m1b x62 h1d7 y425d ff2 fs4c fc0 sc0 ls31 ws2c1">Error<span class="ff3 fscb ls0 ws0"> </span></div><div class="t m1b x96 h1d7 y425e ff2 fs4c fc0 sc0 ls31 ws2c1">Request<span class="ff3 fscb ls0 ws0"> </span></div><div class="t m1b x96 h1d7 y425f ff2 fs4c fc0 sc0 ls1ca ws2c3">Interrupt/DMA<span class="ff3 fscb ls0 ws0"> </span></div><div class="t m1b x62 h1d7 y4260 ff2 fs4c fc0 sc0 ls0 ws2c2">Requestt<span class="ff3 fscb ws0"> </span></div><div class="t m1b x62 h97 y4261 ff2 fs4c fc0 sc0 ls1ca ws2c3">Interrupt</div></div><div class="t m0 xe8 h9 y4262 ff1 fs2 fc0 sc0 ls0 ws0">Figure 40-2. UART receiver block diagram</div><div class="t m0 x21 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 40 Universal Asynchronous Receiver/Transmitter (UART1 and UART2)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>749</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
