Warning (10268): Verilog HDL information at restPara.sv(15): always construct contains both blocking and non-blocking assignments File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labUNo/Problema3/restPara.sv Line: 15
