<stg><name>fir</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="10" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %coef) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %taps) nounwind, !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %taps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %taps) nounwind

]]></Node>
<StgValue><ssdm name="taps_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="64">
<![CDATA[
:7  %data_in = alloca [8388708 x i24], align 4

]]></Node>
<StgValue><ssdm name="data_in"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
:8  %data_out = alloca [8388708 x i16], align 2

]]></Node>
<StgValue><ssdm name="data_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
:0  %k_0 = phi i24 [ 0, %0 ], [ %k, %2 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1  %icmp_ln41 = icmp eq i24 %k_0, -8388608

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8388608, i64 8388608, i64 8388608) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:3  %k = add i24 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln41, label %.preheader3.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="24">
<![CDATA[
:0  %zext_ln42 = zext i24 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data_in_addr = getelementptr [8388708 x i24]* %data_in, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="data_in_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:2  store i24 %k_0, i24* %data_in_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %data_out_addr = getelementptr [8388708 x i16]* %data_out, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="data_out_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="16" op_1_bw="24">
<![CDATA[
:4  store i16 0, i16* %data_out_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3.preheader:0  %add_ln54_1 = add i32 %taps_read, -1

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:2  store i24 %k_0, i24* %data_in_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="16" op_1_bw="24">
<![CDATA[
:4  store i16 0, i16* %data_out_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3:0  %i_0 = phi i7 [ 0, %.preheader3.preheader ], [ %i, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:1  %icmp_ln49 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln49, label %5, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln65 = sext i32 %idx_read to i64

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data_out_addr_1 = getelementptr [8388708 x i16]* %data_out, i64 0, i64 %sext_ln65

]]></Node>
<StgValue><ssdm name="data_out_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="24">
<![CDATA[
:2  %data_out_load = load i16* %data_out_addr_1, align 2

]]></Node>
<StgValue><ssdm name="data_out_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
.preheader2:0  %j_0 = phi i24 [ %j, %4 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="24">
<![CDATA[
.preheader2:1  %zext_ln51 = zext i24 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader2:2  %icmp_ln51 = icmp eq i24 %j_0, -8388608

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8388608, i64 8388608, i64 8388608) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader2:4  %j = add i24 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %icmp_ln51, label %.preheader3.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader:0  %fir_0 = phi i16 [ %fir_1, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="fir_0"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader:1  %k1_0 = phi i31 [ %k_1, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k1_0"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="31">
<![CDATA[
.preheader:2  %zext_ln53 = zext i31 %k1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %icmp_ln53 = icmp slt i32 %zext_ln53, %taps_read

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:4  %k_1 = add i31 %k1_0, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln53, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln54 = add nsw i32 %zext_ln53, %zext_ln51

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln54 = sext i32 %add_ln54 to i64

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %data_in_addr_1 = getelementptr [8388708 x i24]* %data_in, i64 0, i64 %sext_ln54

]]></Node>
<StgValue><ssdm name="data_in_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24">
<![CDATA[
:3  %data_in_load = load i24* %data_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sub_ln54 = sub i32 %add_ln54_1, %zext_ln53

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:5  %sext_ln54_1 = sext i32 %sub_ln54 to i64

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %coef_addr = getelementptr [100 x i32]* %coef, i64 0, i64 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="coef_addr"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
:7  %coef_load = load i32* %coef_addr, align 4

]]></Node>
<StgValue><ssdm name="coef_load"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="24">
<![CDATA[
:0  %zext_ln56 = zext i24 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %data_out_addr_2 = getelementptr [8388708 x i16]* %data_out, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="data_out_addr_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="16" op_1_bw="24">
<![CDATA[
:2  store i16 %fir_0, i16* %data_out_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24">
<![CDATA[
:3  %data_in_load = load i24* %data_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
:7  %coef_load = load i32* %coef_addr, align 4

]]></Node>
<StgValue><ssdm name="coef_load"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
:8  %trunc_ln54 = trunc i32 %coef_load to i16

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24">
<![CDATA[
:3  %data_in_load = load i24* %data_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24">
<![CDATA[
:3  %data_in_load = load i24* %data_in_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_in_load"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="24">
<![CDATA[
:9  %trunc_ln54_1 = trunc i24 %data_in_load to i16

]]></Node>
<StgValue><ssdm name="trunc_ln54_1"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %mul_ln54 = mul i16 %trunc_ln54, %trunc_ln54_1

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %fir_1 = add i16 %mul_ln54, %fir_0

]]></Node>
<StgValue><ssdm name="fir_1"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="16" op_1_bw="24">
<![CDATA[
:2  store i16 %fir_0, i16* %data_out_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="84" st_id="11" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="24">
<![CDATA[
:2  %data_out_load = load i16* %data_out_addr_1, align 2

]]></Node>
<StgValue><ssdm name="data_out_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="85" st_id="12" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="24">
<![CDATA[
:2  %data_out_load = load i16* %data_out_addr_1, align 2

]]></Node>
<StgValue><ssdm name="data_out_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="86" st_id="13" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="24">
<![CDATA[
:2  %data_out_load = load i16* %data_out_addr_1, align 2

]]></Node>
<StgValue><ssdm name="data_out_load"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="16">
<![CDATA[
:3  %v = zext i16 %data_out_load to i32

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32">
<![CDATA[
:4  ret i32 %v

]]></Node>
<StgValue><ssdm name="ret_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="109" name="idx" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="idx"/></StgValue>
</port>
<port id="110" name="coef" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="coef"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="taps" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="taps"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="113" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="112" toId="14">
</dataflow>
<dataflow id="114" from="idx" to="specbitsmap_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="112" toId="15">
</dataflow>
<dataflow id="116" from="coef" to="specbitsmap_ln0" fromId="110" toId="15">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="112" toId="16">
</dataflow>
<dataflow id="118" from="taps" to="specbitsmap_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="112" toId="17">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specbitsmap_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="122" toId="18">
</dataflow>
<dataflow id="125" from="fir_str" to="spectopmodule_ln0" fromId="124" toId="18">
</dataflow>
<dataflow id="127" from="_ssdm_op_Read.ap_auto.i32" to="taps_read" fromId="126" toId="19">
</dataflow>
<dataflow id="128" from="taps" to="taps_read" fromId="111" toId="19">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_auto.i32" to="idx_read" fromId="126" toId="20">
</dataflow>
<dataflow id="130" from="idx" to="idx_read" fromId="109" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="data_in" fromId="131" toId="21">
</dataflow>
<dataflow id="133" from="StgValue_131" to="data_out" fromId="131" toId="22">
</dataflow>
<dataflow id="135" from="StgValue_134" to="k_0" fromId="134" toId="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="br_ln41" to="k_0" fromId="23" toId="24">
</dataflow>
<dataflow id="137" from="k" to="k_0" fromId="27" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="br_ln41" to="k_0" fromId="38" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="139" from="k_0" to="icmp_ln41" fromId="24" toId="25">
</dataflow>
<dataflow id="141" from="StgValue_140" to="icmp_ln41" fromId="140" toId="25">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="142" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_144" to="empty" fromId="144" toId="26">
</dataflow>
<dataflow id="146" from="StgValue_144" to="empty" fromId="144" toId="26">
</dataflow>
<dataflow id="147" from="StgValue_144" to="empty" fromId="144" toId="26">
</dataflow>
<dataflow id="148" from="k_0" to="k" fromId="24" toId="27">
</dataflow>
<dataflow id="150" from="StgValue_149" to="k" fromId="149" toId="27">
</dataflow>
<dataflow id="151" from="icmp_ln41" to="br_ln41" fromId="25" toId="28">
</dataflow>
<dataflow id="152" from="k_0" to="zext_ln42" fromId="24" toId="29">
</dataflow>
<dataflow id="153" from="data_in" to="data_in_addr" fromId="21" toId="30">
</dataflow>
<dataflow id="155" from="StgValue_154" to="data_in_addr" fromId="154" toId="30">
</dataflow>
<dataflow id="156" from="zext_ln42" to="data_in_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="157" from="k_0" to="store_ln42" fromId="24" toId="31">
</dataflow>
<dataflow id="158" from="data_in_addr" to="store_ln42" fromId="30" toId="31">
</dataflow>
<dataflow id="159" from="data_out" to="data_out_addr" fromId="22" toId="32">
</dataflow>
<dataflow id="160" from="StgValue_154" to="data_out_addr" fromId="154" toId="32">
</dataflow>
<dataflow id="161" from="zext_ln42" to="data_out_addr" fromId="29" toId="32">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln43" fromId="162" toId="33">
</dataflow>
<dataflow id="164" from="data_out_addr" to="store_ln43" fromId="32" toId="33">
</dataflow>
<dataflow id="165" from="taps_read" to="add_ln54_1" fromId="19" toId="34">
</dataflow>
<dataflow id="167" from="StgValue_166" to="add_ln54_1" fromId="166" toId="34">
</dataflow>
<dataflow id="168" from="k_0" to="store_ln42" fromId="24" toId="36">
</dataflow>
<dataflow id="169" from="data_in_addr" to="store_ln42" fromId="30" toId="36">
</dataflow>
<dataflow id="170" from="StgValue_162" to="store_ln43" fromId="162" toId="37">
</dataflow>
<dataflow id="171" from="data_out_addr" to="store_ln43" fromId="32" toId="37">
</dataflow>
<dataflow id="173" from="StgValue_172" to="i_0" fromId="172" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="174" from="br_ln49" to="i_0" fromId="35" toId="39">
</dataflow>
<dataflow id="175" from="i" to="i_0" fromId="42" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="br_ln0" to="i_0" fromId="55" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="177" from="i_0" to="icmp_ln49" fromId="39" toId="40">
</dataflow>
<dataflow id="179" from="StgValue_178" to="icmp_ln49" fromId="178" toId="40">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="142" toId="41">
</dataflow>
<dataflow id="182" from="StgValue_181" to="empty_3" fromId="181" toId="41">
</dataflow>
<dataflow id="183" from="StgValue_181" to="empty_3" fromId="181" toId="41">
</dataflow>
<dataflow id="184" from="StgValue_181" to="empty_3" fromId="181" toId="41">
</dataflow>
<dataflow id="185" from="i_0" to="i" fromId="39" toId="42">
</dataflow>
<dataflow id="187" from="StgValue_186" to="i" fromId="186" toId="42">
</dataflow>
<dataflow id="188" from="icmp_ln49" to="br_ln49" fromId="40" toId="43">
</dataflow>
<dataflow id="189" from="idx_read" to="sext_ln65" fromId="20" toId="45">
</dataflow>
<dataflow id="190" from="data_out" to="data_out_addr_1" fromId="22" toId="46">
</dataflow>
<dataflow id="191" from="StgValue_154" to="data_out_addr_1" fromId="154" toId="46">
</dataflow>
<dataflow id="192" from="sext_ln65" to="data_out_addr_1" fromId="45" toId="46">
</dataflow>
<dataflow id="193" from="data_out_addr_1" to="data_out_load" fromId="46" toId="47">
</dataflow>
<dataflow id="194" from="j" to="j_0" fromId="52" toId="48">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="195" from="br_ln51" to="j_0" fromId="83" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="196" from="StgValue_134" to="j_0" fromId="134" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="197" from="br_ln51" to="j_0" fromId="44" toId="48">
</dataflow>
<dataflow id="198" from="j_0" to="zext_ln51" fromId="48" toId="49">
</dataflow>
<dataflow id="199" from="j_0" to="icmp_ln51" fromId="48" toId="50">
</dataflow>
<dataflow id="200" from="StgValue_140" to="icmp_ln51" fromId="140" toId="50">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="142" toId="51">
</dataflow>
<dataflow id="202" from="StgValue_144" to="empty_4" fromId="144" toId="51">
</dataflow>
<dataflow id="203" from="StgValue_144" to="empty_4" fromId="144" toId="51">
</dataflow>
<dataflow id="204" from="StgValue_144" to="empty_4" fromId="144" toId="51">
</dataflow>
<dataflow id="205" from="j_0" to="j" fromId="48" toId="52">
</dataflow>
<dataflow id="206" from="StgValue_149" to="j" fromId="149" toId="52">
</dataflow>
<dataflow id="207" from="icmp_ln51" to="br_ln51" fromId="50" toId="53">
</dataflow>
<dataflow id="208" from="fir_1" to="fir_0" fromId="80" toId="56">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="br_ln53" to="fir_0" fromId="81" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="210" from="StgValue_162" to="fir_0" fromId="162" toId="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="br_ln53" to="fir_0" fromId="54" toId="56">
</dataflow>
<dataflow id="212" from="k_1" to="k1_0" fromId="60" toId="57">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="213" from="br_ln53" to="k1_0" fromId="81" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="215" from="StgValue_214" to="k1_0" fromId="214" toId="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="216" from="br_ln53" to="k1_0" fromId="54" toId="57">
</dataflow>
<dataflow id="217" from="k1_0" to="zext_ln53" fromId="57" toId="58">
</dataflow>
<dataflow id="218" from="zext_ln53" to="icmp_ln53" fromId="58" toId="59">
</dataflow>
<dataflow id="219" from="taps_read" to="icmp_ln53" fromId="19" toId="59">
</dataflow>
<dataflow id="220" from="k1_0" to="k_1" fromId="57" toId="60">
</dataflow>
<dataflow id="222" from="StgValue_221" to="k_1" fromId="221" toId="60">
</dataflow>
<dataflow id="223" from="icmp_ln53" to="br_ln53" fromId="59" toId="61">
</dataflow>
<dataflow id="224" from="zext_ln53" to="add_ln54" fromId="58" toId="62">
</dataflow>
<dataflow id="225" from="zext_ln51" to="add_ln54" fromId="49" toId="62">
</dataflow>
<dataflow id="226" from="add_ln54" to="sext_ln54" fromId="62" toId="63">
</dataflow>
<dataflow id="227" from="data_in" to="data_in_addr_1" fromId="21" toId="64">
</dataflow>
<dataflow id="228" from="StgValue_154" to="data_in_addr_1" fromId="154" toId="64">
</dataflow>
<dataflow id="229" from="sext_ln54" to="data_in_addr_1" fromId="63" toId="64">
</dataflow>
<dataflow id="230" from="data_in_addr_1" to="data_in_load" fromId="64" toId="65">
</dataflow>
<dataflow id="231" from="add_ln54_1" to="sub_ln54" fromId="34" toId="66">
</dataflow>
<dataflow id="232" from="zext_ln53" to="sub_ln54" fromId="58" toId="66">
</dataflow>
<dataflow id="233" from="sub_ln54" to="sext_ln54_1" fromId="66" toId="67">
</dataflow>
<dataflow id="234" from="coef" to="coef_addr" fromId="110" toId="68">
</dataflow>
<dataflow id="235" from="StgValue_154" to="coef_addr" fromId="154" toId="68">
</dataflow>
<dataflow id="236" from="sext_ln54_1" to="coef_addr" fromId="67" toId="68">
</dataflow>
<dataflow id="237" from="coef_addr" to="coef_load" fromId="68" toId="69">
</dataflow>
<dataflow id="238" from="j_0" to="zext_ln56" fromId="48" toId="70">
</dataflow>
<dataflow id="239" from="data_out" to="data_out_addr_2" fromId="22" toId="71">
</dataflow>
<dataflow id="240" from="StgValue_154" to="data_out_addr_2" fromId="154" toId="71">
</dataflow>
<dataflow id="241" from="zext_ln56" to="data_out_addr_2" fromId="70" toId="71">
</dataflow>
<dataflow id="242" from="fir_0" to="store_ln56" fromId="56" toId="72">
</dataflow>
<dataflow id="243" from="data_out_addr_2" to="store_ln56" fromId="71" toId="72">
</dataflow>
<dataflow id="244" from="data_in_addr_1" to="data_in_load" fromId="64" toId="73">
</dataflow>
<dataflow id="245" from="coef_addr" to="coef_load" fromId="68" toId="74">
</dataflow>
<dataflow id="246" from="coef_load" to="trunc_ln54" fromId="74" toId="75">
</dataflow>
<dataflow id="247" from="data_in_addr_1" to="data_in_load" fromId="64" toId="76">
</dataflow>
<dataflow id="248" from="data_in_addr_1" to="data_in_load" fromId="64" toId="77">
</dataflow>
<dataflow id="249" from="data_in_load" to="trunc_ln54_1" fromId="77" toId="78">
</dataflow>
<dataflow id="250" from="trunc_ln54" to="mul_ln54" fromId="75" toId="79">
</dataflow>
<dataflow id="251" from="trunc_ln54_1" to="mul_ln54" fromId="78" toId="79">
</dataflow>
<dataflow id="252" from="mul_ln54" to="fir_1" fromId="79" toId="80">
</dataflow>
<dataflow id="253" from="fir_0" to="fir_1" fromId="56" toId="80">
</dataflow>
<dataflow id="254" from="fir_0" to="store_ln56" fromId="56" toId="82">
</dataflow>
<dataflow id="255" from="data_out_addr_2" to="store_ln56" fromId="71" toId="82">
</dataflow>
<dataflow id="256" from="data_out_addr_1" to="data_out_load" fromId="46" toId="84">
</dataflow>
<dataflow id="257" from="data_out_addr_1" to="data_out_load" fromId="46" toId="85">
</dataflow>
<dataflow id="258" from="data_out_addr_1" to="data_out_load" fromId="46" toId="86">
</dataflow>
<dataflow id="259" from="data_out_load" to="v" fromId="86" toId="87">
</dataflow>
<dataflow id="260" from="v" to="ret_ln70" fromId="87" toId="88">
</dataflow>
<dataflow id="261" from="icmp_ln41" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="262" from="icmp_ln49" to="StgValue_4" fromId="40" toId="4">
</dataflow>
<dataflow id="263" from="icmp_ln51" to="StgValue_5" fromId="50" toId="5">
</dataflow>
<dataflow id="264" from="icmp_ln53" to="StgValue_6" fromId="59" toId="6">
</dataflow>
</dataflows>


</stg>
