<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  18574, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 209842 *, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  73955, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  72782, user inline pragmas are applied</column>
            <column name="">(4) simplification,  69434, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 544982 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 114599 *, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 114649 *, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 118305 *, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 121400 *, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 116978 *, loop and instruction simplification</column>
            <column name="">(2) parallelization, 116215 *, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 116215 *, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 116215 *, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 116172 *, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 117964 *, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr0" col1="slr0.cpp:1163" col2="18574" col3="69434" col4="121400" col4_note="*" col5="116215" col5_note="*" col6="117964" col6_note="*">
                    <row id="3" col0="load_vC_for_task3" col1="slr0.cpp:9" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="4" col0="load_vB_for_task1" col1="slr0.cpp:44" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="5" col0="load_vA_for_task1" col1="slr0.cpp:79" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="20" col0="load_vD_for_task2" col1="slr0.cpp:114" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="22" col0="FT0_level0" col1="slr0.cpp:252" col2="6687" col3="24664" col4="41395" col5="38176" col6="38795">
                        <row id="12" col0="read_B_FT0" col1="slr0.cpp:526" col2="367" col3="96" col4="772" col5="771" col6="809"/>
                        <row id="9" col0="read_A_FT0" col1="slr0.cpp:595" col2="1302" col2_disp="1,302 (3 calls)" col3="561" col3_disp="  561 (3 calls)" col4="9492" col4_disp=" 9,492 (3 calls)" col5="9486" col5_disp=" 9,486 (3 calls)" col6="9603" col6_disp=" 9,603 (3 calls)"/>
                        <row id="2" col0="FT0_level1" col1="slr0.cpp:299" col2="4962" col2_disp="4,962 (2 calls)" col3="23978" col3_disp="23,978 (2 calls)" col4="30174" col4_disp="30,174 (2 calls)" col5="26962" col5_disp="26,962 (2 calls)" col6="27422" col6_disp="27,422 (2 calls)">
                            <row id="13" col0="compute_FT0_level1" col1="slr0.cpp:285" col2="3396" col2_disp="3,396 (4 calls)" col3="23528" col3_disp="23,528 (4 calls)" col4="26420" col4_disp="26,420 (4 calls)" col5="22572" col5_disp="22,572 (4 calls)" col6="22884" col6_disp="22,884 (4 calls)">
                                <row id="23" col0="task0_intra" col1="slr0.cpp:450" col2="112" col2_disp="  112 (4 calls)" col3="2564" col3_disp="2,564 (4 calls)" col4="1284" col4_disp=" 1,284 (4 calls)" col5="1284" col5_disp=" 1,284 (4 calls)" col6="1288" col6_disp=" 1,288 (4 calls)"/>
                                <row id="14" col0="task1_intra" col1="slr0.cpp:465" col2="264" col2_disp="  264 (4 calls)" col3="20100" col3_disp="20,100 (4 calls)" col4="20208" col4_disp="20,208 (4 calls)" col5="18928" col5_disp="18,928 (4 calls)" col6="18948" col6_disp="18,948 (4 calls)"/>
                                <row id="1" col0="write_tmp_FT0" col1="slr0.cpp:1006" col2="2960" col2_disp="2,960 (8 calls)" col3="808" col3_disp="  808 (8 calls)" col4="4904" col4_disp=" 4,904 (8 calls)" col5="2336" col5_disp=" 2,336 (8 calls)" col6="2616" col6_disp=" 2,616 (8 calls)"/>
                            </row>
                            <row id="1" col0="write_tmp_FT0" col1="slr0.cpp:1006" col2="1480" col2_disp="1,480 (4 calls)" col3="404" col3_disp="  404 (4 calls)" col4="2444" col4_disp=" 2,444 (4 calls)" col5="1160" col5_disp=" 1,160 (4 calls)" col6="1300" col6_disp=" 1,300 (4 calls)"/>
                        </row>
                    </row>
                    <row id="18" col0="FT1_level0" col1="slr0.cpp:337" col2="11654" col3="44629" col4="78994" col5="77028" col6="78169">
                        <row id="7" col0="read_C_FT1" col1="slr0.cpp:718" col2="1110" col2_disp="1,110 (3 calls)" col3="297" col3_disp="  297 (3 calls)" col4="2724" col4_disp=" 2,724 (3 calls)" col5="2718" col5_disp=" 2,718 (3 calls)" col6="2835" col6_disp=" 2,835 (3 calls)"/>
                        <row id="19" col0="FT1_level1" col1="slr0.cpp:392" col2="10472" col2_disp="10,472 (2 calls)" col3="44296" col3_disp="44,296 (2 calls)" col4="74382" col4_disp="74,382 (2 calls)" col5="72422" col5_disp="72,422 (2 calls)" col6="73442" col6_disp="73,442 (2 calls)">
                            <row id="11" col0="read_D_FT1" col1="slr0.cpp:793" col2="744" col2_disp="  744 (2 calls)" col3="202" col3_disp="  202 (2 calls)" col4="2246" col4_disp=" 2,246 (2 calls)" col5="2242" col5_disp=" 2,242 (2 calls)" col6="2320" col6_disp=" 2,320 (2 calls)"/>
                            <row id="10" col0="read_tmp_FT1" col1="slr0.cpp:869" col2="926" col2_disp="  926 (2 calls)" col3="222" col3_disp="  222 (2 calls)" col4="4678" col4_disp=" 4,678 (2 calls)" col5="4674" col5_disp=" 4,674 (2 calls)" col6="4758" col6_disp=" 4,758 (2 calls)"/>
                            <row id="15" col0="compute_FT1_level1" col1="slr0.cpp:375" col2="7938" col2_disp="7,938 (6 calls)" col3="43608" col3_disp="43,608 (6 calls)" col4="64278" col4_disp="64,278 (6 calls)" col5="60408" col5_disp="60,408 (6 calls)" col6="61188" col6_disp="61,188 (6 calls)">
                                <row id="11" col0="read_D_FT1" col1="slr0.cpp:793" col2="2232" col2_disp="2,232 (6 calls)" col3="606" col3_disp="  606 (6 calls)" col4="6750" col4_disp=" 6,750 (6 calls)" col5="6738" col5_disp=" 6,738 (6 calls)" col6="6972" col6_disp=" 6,972 (6 calls)"/>
                                <row id="10" col0="read_tmp_FT1" col1="slr0.cpp:869" col2="2778" col2_disp="2,778 (6 calls)" col3="666" col3_disp="  666 (6 calls)" col4="14076" col4_disp="14,076 (6 calls)" col5="14064" col5_disp="14,064 (6 calls)" col6="14352" col6_disp="14,352 (6 calls)"/>
                                <row id="6" col0="task2_intra" col1="slr0.cpp:488" col2="204" col2_disp="  204 (6 calls)" col3="7686" col3_disp="7,686 (6 calls)" col4="5766" col4_disp=" 5,766 (6 calls)" col5="5766" col5_disp=" 5,766 (6 calls)" col6="5772" col6_disp=" 5,772 (6 calls)"/>
                                <row id="16" col0="task3_intra" col1="slr0.cpp:503" col2="390" col2_disp="  390 (6 calls)" col3="33936" col3_disp="33,936 (6 calls)" col4="33960" col4_disp="33,960 (6 calls)" col5="32040" col5_disp="32,040 (6 calls)" col6="32070" col6_disp="32,070 (6 calls)"/>
                                <row id="8" col0="write_D_FT1" col1="slr0.cpp:1085" col2="2220" col2_disp="2,220 (6 calls)" col3="606" col3_disp="  606 (6 calls)" col4="3678" col4_disp=" 3,678 (6 calls)" col5="1752" col5_disp=" 1,752 (6 calls)" col6="1962" col6_disp=" 1,962 (6 calls)"/>
                            </row>
                            <row id="8" col0="write_D_FT1" col1="slr0.cpp:1085" col2="740" col2_disp="  740 (2 calls)" col3="202" col3_disp="  202 (2 calls)" col4="1222" col4_disp=" 1,222 (2 calls)" col5="580" col5_disp="   580 (2 calls)" col6="650" col6_disp="   650 (2 calls)"/>
                        </row>
                    </row>
                    <row id="21" col0="store_vtmp_for_task1" col1="slr0.cpp:149" col2="26" col3="10" col4="160" col5="160" col6="156"/>
                    <row id="17" col0="store_vD_for_task2" col1="slr0.cpp:201" col2="26" col3="10" col4="160" col5="160" col6="156"/>
                </row>
            </rows>
            <notes>
                <note name="*" desc="Exceeded design size warning message threshold"/>
            </notes>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

