
Beans.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000104d8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000528  08010668  08010668  00011668  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010b90  08010b90  00012250  2**0
                  CONTENTS
  4 .ARM          00000008  08010b90  08010b90  00011b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010b98  08010b98  00012250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010b98  08010b98  00011b98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010b9c  08010b9c  00011b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  08010ba0  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00012250  2**0
                  CONTENTS
 10 .bss          000055f4  20000250  20000250  00012250  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20005844  20005844  00012250  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00012250  2**0
                  CONTENTS, READONLY
 13 .debug_info   000256f5  00000000  00000000  00012280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005413  00000000  00000000  00037975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f38  00000000  00000000  0003cd88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000184d  00000000  00000000  0003ecc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026a4a  00000000  00000000  0004050d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000254aa  00000000  00000000  00066f57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2856  00000000  00000000  0008c401  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016ec57  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009410  00000000  00000000  0016ec9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  001780ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000250 	.word	0x20000250
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010650 	.word	0x08010650

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000254 	.word	0x20000254
 80001cc:	08010650 	.word	0x08010650

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <BMI088_delay_ms>:


}

void BMI088_delay_ms(uint16_t ms)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	80fb      	strh	r3, [r7, #6]
    while(ms--)
 8000ea2:	e003      	b.n	8000eac <BMI088_delay_ms+0x14>
    {
        BMI088_delay_us(1000);
 8000ea4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ea8:	f000 f80a 	bl	8000ec0 <BMI088_delay_us>
    while(ms--)
 8000eac:	88fb      	ldrh	r3, [r7, #6]
 8000eae:	1e5a      	subs	r2, r3, #1
 8000eb0:	80fa      	strh	r2, [r7, #6]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d1f6      	bne.n	8000ea4 <BMI088_delay_ms+0xc>
    }
}
 8000eb6:	bf00      	nop
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <BMI088_delay_us>:

void BMI088_delay_us(uint16_t us)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b089      	sub	sp, #36	@ 0x24
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	80fb      	strh	r3, [r7, #6]

    uint32_t ticks = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	617b      	str	r3, [r7, #20]
    uint32_t told = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	61fb      	str	r3, [r7, #28]
    uint32_t tnow = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	613b      	str	r3, [r7, #16]
    uint32_t tcnt = 0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 8000eda:	2300      	movs	r3, #0
 8000edc:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 8000ede:	4b19      	ldr	r3, [pc, #100]	@ (8000f44 <BMI088_delay_us+0x84>)
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	60fb      	str	r3, [r7, #12]
    ticks = us * 168;
 8000ee4:	88fb      	ldrh	r3, [r7, #6]
 8000ee6:	22a8      	movs	r2, #168	@ 0xa8
 8000ee8:	fb02 f303 	mul.w	r3, r2, r3
 8000eec:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 8000eee:	4b15      	ldr	r3, [pc, #84]	@ (8000f44 <BMI088_delay_us+0x84>)
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8000ef4:	4b13      	ldr	r3, [pc, #76]	@ (8000f44 <BMI088_delay_us+0x84>)
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	69fb      	ldr	r3, [r7, #28]
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d0f8      	beq.n	8000ef4 <BMI088_delay_us+0x34>
        {
            if (tnow < told)
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d206      	bcs.n	8000f18 <BMI088_delay_us+0x58>
            {
                tcnt += told - tnow;
 8000f0a:	69fa      	ldr	r2, [r7, #28]
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	1ad3      	subs	r3, r2, r3
 8000f10:	69ba      	ldr	r2, [r7, #24]
 8000f12:	4413      	add	r3, r2
 8000f14:	61bb      	str	r3, [r7, #24]
 8000f16:	e007      	b.n	8000f28 <BMI088_delay_us+0x68>
            }
            else
            {
                tcnt += reload - tnow + told;
 8000f18:	68fa      	ldr	r2, [r7, #12]
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	1ad2      	subs	r2, r2, r3
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	4413      	add	r3, r2
 8000f22:	69ba      	ldr	r2, [r7, #24]
 8000f24:	4413      	add	r3, r2
 8000f26:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8000f2c:	69ba      	ldr	r2, [r7, #24]
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d200      	bcs.n	8000f36 <BMI088_delay_us+0x76>
        tnow = SysTick->VAL;
 8000f34:	e7de      	b.n	8000ef4 <BMI088_delay_us+0x34>
            {
                break;
 8000f36:	bf00      	nop
            }
        }
    }


}
 8000f38:	bf00      	nop
 8000f3a:	3724      	adds	r7, #36	@ 0x24
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	e000e010 	.word	0xe000e010

08000f48 <BMI088_ACCEL_NS_L>:




void BMI088_ACCEL_NS_L(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_RESET);
 8000f4c:	4b04      	ldr	r3, [pc, #16]	@ (8000f60 <BMI088_ACCEL_NS_L+0x18>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a04      	ldr	r2, [pc, #16]	@ (8000f64 <BMI088_ACCEL_NS_L+0x1c>)
 8000f52:	8811      	ldrh	r1, [r2, #0]
 8000f54:	2200      	movs	r2, #0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f005 fbf4 	bl	8006744 <HAL_GPIO_WritePin>
}
 8000f5c:	bf00      	nop
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000000 	.word	0x20000000
 8000f64:	20000004 	.word	0x20000004

08000f68 <BMI088_ACCEL_NS_H>:
void BMI088_ACCEL_NS_H(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_SET);
 8000f6c:	4b04      	ldr	r3, [pc, #16]	@ (8000f80 <BMI088_ACCEL_NS_H+0x18>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4a04      	ldr	r2, [pc, #16]	@ (8000f84 <BMI088_ACCEL_NS_H+0x1c>)
 8000f72:	8811      	ldrh	r1, [r2, #0]
 8000f74:	2201      	movs	r2, #1
 8000f76:	4618      	mov	r0, r3
 8000f78:	f005 fbe4 	bl	8006744 <HAL_GPIO_WritePin>
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20000000 	.word	0x20000000
 8000f84:	20000004 	.word	0x20000004

08000f88 <BMI088_GYRO_NS_L>:

void BMI088_GYRO_NS_L(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_RESET);
 8000f8c:	4b04      	ldr	r3, [pc, #16]	@ (8000fa0 <BMI088_GYRO_NS_L+0x18>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a04      	ldr	r2, [pc, #16]	@ (8000fa4 <BMI088_GYRO_NS_L+0x1c>)
 8000f92:	8811      	ldrh	r1, [r2, #0]
 8000f94:	2200      	movs	r2, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f005 fbd4 	bl	8006744 <HAL_GPIO_WritePin>
}
 8000f9c:	bf00      	nop
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	20000008 	.word	0x20000008
 8000fa4:	2000000c 	.word	0x2000000c

08000fa8 <BMI088_GYRO_NS_H>:
void BMI088_GYRO_NS_H(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_SET);
 8000fac:	4b04      	ldr	r3, [pc, #16]	@ (8000fc0 <BMI088_GYRO_NS_H+0x18>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a04      	ldr	r2, [pc, #16]	@ (8000fc4 <BMI088_GYRO_NS_H+0x1c>)
 8000fb2:	8811      	ldrh	r1, [r2, #0]
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f005 fbc4 	bl	8006744 <HAL_GPIO_WritePin>
}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000008 	.word	0x20000008
 8000fc4:	2000000c 	.word	0x2000000c

08000fc8 <BMI088_read_write_byte>:

uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af02      	add	r7, sp, #8
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&hspi1, &txdata, &rx_data, 1, 1000);
 8000fd2:	f107 020f 	add.w	r2, r7, #15
 8000fd6:	1df9      	adds	r1, r7, #7
 8000fd8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fdc:	9300      	str	r3, [sp, #0]
 8000fde:	2301      	movs	r3, #1
 8000fe0:	4803      	ldr	r0, [pc, #12]	@ (8000ff0 <BMI088_read_write_byte+0x28>)
 8000fe2:	f007 f8a9 	bl	8008138 <HAL_SPI_TransmitReceive>
    return rx_data;
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20000858 	.word	0x20000858

08000ff4 <BMI088_accel_init>:

    return error;
}

uint8_t BMI088_accel_init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 8000ffe:	2300      	movs	r3, #0
 8001000:	71fb      	strb	r3, [r7, #7]

    //check communication
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8001002:	f7ff ffa1 	bl	8000f48 <BMI088_ACCEL_NS_L>
 8001006:	2080      	movs	r0, #128	@ 0x80
 8001008:	f7ff ffde 	bl	8000fc8 <BMI088_read_write_byte>
 800100c:	2055      	movs	r0, #85	@ 0x55
 800100e:	f7ff ffdb 	bl	8000fc8 <BMI088_read_write_byte>
 8001012:	2055      	movs	r0, #85	@ 0x55
 8001014:	f7ff ffd8 	bl	8000fc8 <BMI088_read_write_byte>
 8001018:	4603      	mov	r3, r0
 800101a:	71bb      	strb	r3, [r7, #6]
 800101c:	f7ff ffa4 	bl	8000f68 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001020:	2096      	movs	r0, #150	@ 0x96
 8001022:	f7ff ff4d 	bl	8000ec0 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8001026:	f7ff ff8f 	bl	8000f48 <BMI088_ACCEL_NS_L>
 800102a:	2080      	movs	r0, #128	@ 0x80
 800102c:	f7ff ffcc 	bl	8000fc8 <BMI088_read_write_byte>
 8001030:	2055      	movs	r0, #85	@ 0x55
 8001032:	f7ff ffc9 	bl	8000fc8 <BMI088_read_write_byte>
 8001036:	2055      	movs	r0, #85	@ 0x55
 8001038:	f7ff ffc6 	bl	8000fc8 <BMI088_read_write_byte>
 800103c:	4603      	mov	r3, r0
 800103e:	71bb      	strb	r3, [r7, #6]
 8001040:	f7ff ff92 	bl	8000f68 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001044:	2096      	movs	r0, #150	@ 0x96
 8001046:	f7ff ff3b 	bl	8000ec0 <BMI088_delay_us>

    //accel software reset
    BMI088_accel_write_single_reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 800104a:	f7ff ff7d 	bl	8000f48 <BMI088_ACCEL_NS_L>
 800104e:	21b6      	movs	r1, #182	@ 0xb6
 8001050:	207e      	movs	r0, #126	@ 0x7e
 8001052:	f000 fa21 	bl	8001498 <BMI088_write_single_reg>
 8001056:	f7ff ff87 	bl	8000f68 <BMI088_ACCEL_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 800105a:	2050      	movs	r0, #80	@ 0x50
 800105c:	f7ff ff1c 	bl	8000e98 <BMI088_delay_ms>

    //check communication is normal after reset
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8001060:	f7ff ff72 	bl	8000f48 <BMI088_ACCEL_NS_L>
 8001064:	2080      	movs	r0, #128	@ 0x80
 8001066:	f7ff ffaf 	bl	8000fc8 <BMI088_read_write_byte>
 800106a:	2055      	movs	r0, #85	@ 0x55
 800106c:	f7ff ffac 	bl	8000fc8 <BMI088_read_write_byte>
 8001070:	2055      	movs	r0, #85	@ 0x55
 8001072:	f7ff ffa9 	bl	8000fc8 <BMI088_read_write_byte>
 8001076:	4603      	mov	r3, r0
 8001078:	71bb      	strb	r3, [r7, #6]
 800107a:	f7ff ff75 	bl	8000f68 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800107e:	2096      	movs	r0, #150	@ 0x96
 8001080:	f7ff ff1e 	bl	8000ec0 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8001084:	f7ff ff60 	bl	8000f48 <BMI088_ACCEL_NS_L>
 8001088:	2080      	movs	r0, #128	@ 0x80
 800108a:	f7ff ff9d 	bl	8000fc8 <BMI088_read_write_byte>
 800108e:	2055      	movs	r0, #85	@ 0x55
 8001090:	f7ff ff9a 	bl	8000fc8 <BMI088_read_write_byte>
 8001094:	2055      	movs	r0, #85	@ 0x55
 8001096:	f7ff ff97 	bl	8000fc8 <BMI088_read_write_byte>
 800109a:	4603      	mov	r3, r0
 800109c:	71bb      	strb	r3, [r7, #6]
 800109e:	f7ff ff63 	bl	8000f68 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80010a2:	2096      	movs	r0, #150	@ 0x96
 80010a4:	f7ff ff0c 	bl	8000ec0 <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 80010a8:	79bb      	ldrb	r3, [r7, #6]
 80010aa:	2b1e      	cmp	r3, #30
 80010ac:	d001      	beq.n	80010b2 <BMI088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 80010ae:	23ff      	movs	r3, #255	@ 0xff
 80010b0:	e052      	b.n	8001158 <BMI088_accel_init+0x164>
    }

    //set accel sensor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 80010b2:	2300      	movs	r3, #0
 80010b4:	71fb      	strb	r3, [r7, #7]
 80010b6:	e04b      	b.n	8001150 <BMI088_accel_init+0x15c>
    {

        BMI088_accel_write_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], write_BMI088_accel_reg_data_error[write_reg_num][1]);
 80010b8:	f7ff ff46 	bl	8000f48 <BMI088_ACCEL_NS_L>
 80010bc:	79fa      	ldrb	r2, [r7, #7]
 80010be:	4928      	ldr	r1, [pc, #160]	@ (8001160 <BMI088_accel_init+0x16c>)
 80010c0:	4613      	mov	r3, r2
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	4413      	add	r3, r2
 80010c6:	440b      	add	r3, r1
 80010c8:	7818      	ldrb	r0, [r3, #0]
 80010ca:	79fa      	ldrb	r2, [r7, #7]
 80010cc:	4924      	ldr	r1, [pc, #144]	@ (8001160 <BMI088_accel_init+0x16c>)
 80010ce:	4613      	mov	r3, r2
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	4413      	add	r3, r2
 80010d4:	440b      	add	r3, r1
 80010d6:	3301      	adds	r3, #1
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	4619      	mov	r1, r3
 80010dc:	f000 f9dc 	bl	8001498 <BMI088_write_single_reg>
 80010e0:	f7ff ff42 	bl	8000f68 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80010e4:	2096      	movs	r0, #150	@ 0x96
 80010e6:	f7ff feeb 	bl	8000ec0 <BMI088_delay_us>

        BMI088_accel_read_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], res);
 80010ea:	f7ff ff2d 	bl	8000f48 <BMI088_ACCEL_NS_L>
 80010ee:	79fa      	ldrb	r2, [r7, #7]
 80010f0:	491b      	ldr	r1, [pc, #108]	@ (8001160 <BMI088_accel_init+0x16c>)
 80010f2:	4613      	mov	r3, r2
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	4413      	add	r3, r2
 80010f8:	440b      	add	r3, r1
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001100:	b2db      	uxtb	r3, r3
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff ff60 	bl	8000fc8 <BMI088_read_write_byte>
 8001108:	2055      	movs	r0, #85	@ 0x55
 800110a:	f7ff ff5d 	bl	8000fc8 <BMI088_read_write_byte>
 800110e:	2055      	movs	r0, #85	@ 0x55
 8001110:	f7ff ff5a 	bl	8000fc8 <BMI088_read_write_byte>
 8001114:	4603      	mov	r3, r0
 8001116:	71bb      	strb	r3, [r7, #6]
 8001118:	f7ff ff26 	bl	8000f68 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800111c:	2096      	movs	r0, #150	@ 0x96
 800111e:	f7ff fecf 	bl	8000ec0 <BMI088_delay_us>

        if (res != write_BMI088_accel_reg_data_error[write_reg_num][1])
 8001122:	79fa      	ldrb	r2, [r7, #7]
 8001124:	490e      	ldr	r1, [pc, #56]	@ (8001160 <BMI088_accel_init+0x16c>)
 8001126:	4613      	mov	r3, r2
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	4413      	add	r3, r2
 800112c:	440b      	add	r3, r1
 800112e:	3301      	adds	r3, #1
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	79ba      	ldrb	r2, [r7, #6]
 8001134:	429a      	cmp	r2, r3
 8001136:	d008      	beq.n	800114a <BMI088_accel_init+0x156>
        {
            return write_BMI088_accel_reg_data_error[write_reg_num][2];
 8001138:	79fa      	ldrb	r2, [r7, #7]
 800113a:	4909      	ldr	r1, [pc, #36]	@ (8001160 <BMI088_accel_init+0x16c>)
 800113c:	4613      	mov	r3, r2
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	4413      	add	r3, r2
 8001142:	440b      	add	r3, r1
 8001144:	3302      	adds	r3, #2
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	e006      	b.n	8001158 <BMI088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	3301      	adds	r3, #1
 800114e:	71fb      	strb	r3, [r7, #7]
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	2b05      	cmp	r3, #5
 8001154:	d9b0      	bls.n	80010b8 <BMI088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 8001156:	2300      	movs	r3, #0
}
 8001158:	4618      	mov	r0, r3
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000018 	.word	0x20000018

08001164 <BMI088_gyro_init>:

uint8_t BMI088_gyro_init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	71bb      	strb	r3, [r7, #6]

    //check communication
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001172:	f7ff ff09 	bl	8000f88 <BMI088_GYRO_NS_L>
 8001176:	1dbb      	adds	r3, r7, #6
 8001178:	4619      	mov	r1, r3
 800117a:	2000      	movs	r0, #0
 800117c:	f000 f9a0 	bl	80014c0 <BMI088_read_single_reg>
 8001180:	f7ff ff12 	bl	8000fa8 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001184:	2096      	movs	r0, #150	@ 0x96
 8001186:	f7ff fe9b 	bl	8000ec0 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 800118a:	f7ff fefd 	bl	8000f88 <BMI088_GYRO_NS_L>
 800118e:	1dbb      	adds	r3, r7, #6
 8001190:	4619      	mov	r1, r3
 8001192:	2000      	movs	r0, #0
 8001194:	f000 f994 	bl	80014c0 <BMI088_read_single_reg>
 8001198:	f7ff ff06 	bl	8000fa8 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800119c:	2096      	movs	r0, #150	@ 0x96
 800119e:	f7ff fe8f 	bl	8000ec0 <BMI088_delay_us>

    //reset the gyro sensor
    BMI088_gyro_write_single_reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 80011a2:	f7ff fef1 	bl	8000f88 <BMI088_GYRO_NS_L>
 80011a6:	21b6      	movs	r1, #182	@ 0xb6
 80011a8:	2014      	movs	r0, #20
 80011aa:	f000 f975 	bl	8001498 <BMI088_write_single_reg>
 80011ae:	f7ff fefb 	bl	8000fa8 <BMI088_GYRO_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 80011b2:	2050      	movs	r0, #80	@ 0x50
 80011b4:	f7ff fe70 	bl	8000e98 <BMI088_delay_ms>
    //check commiunication is normal after reset
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 80011b8:	f7ff fee6 	bl	8000f88 <BMI088_GYRO_NS_L>
 80011bc:	1dbb      	adds	r3, r7, #6
 80011be:	4619      	mov	r1, r3
 80011c0:	2000      	movs	r0, #0
 80011c2:	f000 f97d 	bl	80014c0 <BMI088_read_single_reg>
 80011c6:	f7ff feef 	bl	8000fa8 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80011ca:	2096      	movs	r0, #150	@ 0x96
 80011cc:	f7ff fe78 	bl	8000ec0 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 80011d0:	f7ff feda 	bl	8000f88 <BMI088_GYRO_NS_L>
 80011d4:	1dbb      	adds	r3, r7, #6
 80011d6:	4619      	mov	r1, r3
 80011d8:	2000      	movs	r0, #0
 80011da:	f000 f971 	bl	80014c0 <BMI088_read_single_reg>
 80011de:	f7ff fee3 	bl	8000fa8 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80011e2:	2096      	movs	r0, #150	@ 0x96
 80011e4:	f7ff fe6c 	bl	8000ec0 <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 80011e8:	79bb      	ldrb	r3, [r7, #6]
 80011ea:	2b0f      	cmp	r3, #15
 80011ec:	d001      	beq.n	80011f2 <BMI088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 80011ee:	23ff      	movs	r3, #255	@ 0xff
 80011f0:	e049      	b.n	8001286 <BMI088_gyro_init+0x122>
    }

    //set gyro sensor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 80011f2:	2300      	movs	r3, #0
 80011f4:	71fb      	strb	r3, [r7, #7]
 80011f6:	e042      	b.n	800127e <BMI088_gyro_init+0x11a>
    {

        BMI088_gyro_write_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], write_BMI088_gyro_reg_data_error[write_reg_num][1]);
 80011f8:	f7ff fec6 	bl	8000f88 <BMI088_GYRO_NS_L>
 80011fc:	79fa      	ldrb	r2, [r7, #7]
 80011fe:	4924      	ldr	r1, [pc, #144]	@ (8001290 <BMI088_gyro_init+0x12c>)
 8001200:	4613      	mov	r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4413      	add	r3, r2
 8001206:	440b      	add	r3, r1
 8001208:	7818      	ldrb	r0, [r3, #0]
 800120a:	79fa      	ldrb	r2, [r7, #7]
 800120c:	4920      	ldr	r1, [pc, #128]	@ (8001290 <BMI088_gyro_init+0x12c>)
 800120e:	4613      	mov	r3, r2
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	4413      	add	r3, r2
 8001214:	440b      	add	r3, r1
 8001216:	3301      	adds	r3, #1
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	4619      	mov	r1, r3
 800121c:	f000 f93c 	bl	8001498 <BMI088_write_single_reg>
 8001220:	f7ff fec2 	bl	8000fa8 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001224:	2096      	movs	r0, #150	@ 0x96
 8001226:	f7ff fe4b 	bl	8000ec0 <BMI088_delay_us>

        BMI088_gyro_read_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], res);
 800122a:	f7ff fead 	bl	8000f88 <BMI088_GYRO_NS_L>
 800122e:	79fa      	ldrb	r2, [r7, #7]
 8001230:	4917      	ldr	r1, [pc, #92]	@ (8001290 <BMI088_gyro_init+0x12c>)
 8001232:	4613      	mov	r3, r2
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	4413      	add	r3, r2
 8001238:	440b      	add	r3, r1
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	1dba      	adds	r2, r7, #6
 800123e:	4611      	mov	r1, r2
 8001240:	4618      	mov	r0, r3
 8001242:	f000 f93d 	bl	80014c0 <BMI088_read_single_reg>
 8001246:	f7ff feaf 	bl	8000fa8 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800124a:	2096      	movs	r0, #150	@ 0x96
 800124c:	f7ff fe38 	bl	8000ec0 <BMI088_delay_us>

        if (res != write_BMI088_gyro_reg_data_error[write_reg_num][1])
 8001250:	79fa      	ldrb	r2, [r7, #7]
 8001252:	490f      	ldr	r1, [pc, #60]	@ (8001290 <BMI088_gyro_init+0x12c>)
 8001254:	4613      	mov	r3, r2
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	4413      	add	r3, r2
 800125a:	440b      	add	r3, r1
 800125c:	3301      	adds	r3, #1
 800125e:	781a      	ldrb	r2, [r3, #0]
 8001260:	79bb      	ldrb	r3, [r7, #6]
 8001262:	429a      	cmp	r2, r3
 8001264:	d008      	beq.n	8001278 <BMI088_gyro_init+0x114>
        {
            return write_BMI088_gyro_reg_data_error[write_reg_num][2];
 8001266:	79fa      	ldrb	r2, [r7, #7]
 8001268:	4909      	ldr	r1, [pc, #36]	@ (8001290 <BMI088_gyro_init+0x12c>)
 800126a:	4613      	mov	r3, r2
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	4413      	add	r3, r2
 8001270:	440b      	add	r3, r1
 8001272:	3302      	adds	r3, #2
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	e006      	b.n	8001286 <BMI088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	3301      	adds	r3, #1
 800127c:	71fb      	strb	r3, [r7, #7]
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	2b05      	cmp	r3, #5
 8001282:	d9b9      	bls.n	80011f8 <BMI088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	2000002c 	.word	0x2000002c

08001294 <IMU_get_temp>:
		return accel[2];
	} else {
		return 0;
	}
}
float IMU_get_temp(void) {
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
	BMI088_read(gyro, accel, &temp);
 8001298:	4a05      	ldr	r2, [pc, #20]	@ (80012b0 <IMU_get_temp+0x1c>)
 800129a:	4906      	ldr	r1, [pc, #24]	@ (80012b4 <IMU_get_temp+0x20>)
 800129c:	4806      	ldr	r0, [pc, #24]	@ (80012b8 <IMU_get_temp+0x24>)
 800129e:	f000 f80d 	bl	80012bc <BMI088_read>
	return temp;
 80012a2:	4b03      	ldr	r3, [pc, #12]	@ (80012b0 <IMU_get_temp+0x1c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	ee07 3a90 	vmov	s15, r3
}
 80012aa:	eeb0 0a67 	vmov.f32	s0, s15
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20000284 	.word	0x20000284
 80012b4:	20000278 	.word	0x20000278
 80012b8:	2000026c 	.word	0x2000026c

080012bc <BMI088_read>:
void BMI088_read(float gyro[3], float accel[3], float *temperate)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b088      	sub	sp, #32
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	60f8      	str	r0, [r7, #12]
 80012c4:	60b9      	str	r1, [r7, #8]
 80012c6:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 80012c8:	4a70      	ldr	r2, [pc, #448]	@ (800148c <BMI088_read+0x1d0>)
 80012ca:	f107 0314 	add.w	r3, r7, #20
 80012ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012d2:	6018      	str	r0, [r3, #0]
 80012d4:	3304      	adds	r3, #4
 80012d6:	8019      	strh	r1, [r3, #0]
 80012d8:	3302      	adds	r3, #2
 80012da:	0c0a      	lsrs	r2, r1, #16
 80012dc:	701a      	strb	r2, [r3, #0]
 80012de:	2300      	movs	r3, #0
 80012e0:	76fb      	strb	r3, [r7, #27]
    int16_t bmi088_raw_temp;

    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 80012e2:	f7ff fe31 	bl	8000f48 <BMI088_ACCEL_NS_L>
 80012e6:	2092      	movs	r0, #146	@ 0x92
 80012e8:	f7ff fe6e 	bl	8000fc8 <BMI088_read_write_byte>
 80012ec:	f107 0314 	add.w	r3, r7, #20
 80012f0:	2206      	movs	r2, #6
 80012f2:	4619      	mov	r1, r3
 80012f4:	2012      	movs	r0, #18
 80012f6:	f000 f8fb 	bl	80014f0 <BMI088_read_muli_reg>
 80012fa:	f7ff fe35 	bl	8000f68 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 80012fe:	7d7b      	ldrb	r3, [r7, #21]
 8001300:	021b      	lsls	r3, r3, #8
 8001302:	b21a      	sxth	r2, r3
 8001304:	7d3b      	ldrb	r3, [r7, #20]
 8001306:	b21b      	sxth	r3, r3
 8001308:	4313      	orrs	r3, r2
 800130a:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 800130c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001310:	ee07 3a90 	vmov	s15, r3
 8001314:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001318:	4b5d      	ldr	r3, [pc, #372]	@ (8001490 <BMI088_read+0x1d4>)
 800131a:	edd3 7a00 	vldr	s15, [r3]
 800131e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8001328:	7dfb      	ldrb	r3, [r7, #23]
 800132a:	021b      	lsls	r3, r3, #8
 800132c:	b21a      	sxth	r2, r3
 800132e:	7dbb      	ldrb	r3, [r7, #22]
 8001330:	b21b      	sxth	r3, r3
 8001332:	4313      	orrs	r3, r2
 8001334:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8001336:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800133a:	ee07 3a90 	vmov	s15, r3
 800133e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001342:	4b53      	ldr	r3, [pc, #332]	@ (8001490 <BMI088_read+0x1d4>)
 8001344:	edd3 7a00 	vldr	s15, [r3]
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	3304      	adds	r3, #4
 800134c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001350:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8001354:	7e7b      	ldrb	r3, [r7, #25]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	b21a      	sxth	r2, r3
 800135a:	7e3b      	ldrb	r3, [r7, #24]
 800135c:	b21b      	sxth	r3, r3
 800135e:	4313      	orrs	r3, r2
 8001360:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8001362:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001366:	ee07 3a90 	vmov	s15, r3
 800136a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800136e:	4b48      	ldr	r3, [pc, #288]	@ (8001490 <BMI088_read+0x1d4>)
 8001370:	edd3 7a00 	vldr	s15, [r3]
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	3308      	adds	r3, #8
 8001378:	ee67 7a27 	vmul.f32	s15, s14, s15
 800137c:	edc3 7a00 	vstr	s15, [r3]

    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 8001380:	f7ff fe02 	bl	8000f88 <BMI088_GYRO_NS_L>
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	2208      	movs	r2, #8
 800138a:	4619      	mov	r1, r3
 800138c:	2000      	movs	r0, #0
 800138e:	f000 f8af 	bl	80014f0 <BMI088_read_muli_reg>
 8001392:	f7ff fe09 	bl	8000fa8 <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 8001396:	7d3b      	ldrb	r3, [r7, #20]
 8001398:	2b0f      	cmp	r3, #15
 800139a:	d140      	bne.n	800141e <BMI088_read+0x162>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 800139c:	7dfb      	ldrb	r3, [r7, #23]
 800139e:	021b      	lsls	r3, r3, #8
 80013a0:	b21a      	sxth	r2, r3
 80013a2:	7dbb      	ldrb	r3, [r7, #22]
 80013a4:	b21b      	sxth	r3, r3
 80013a6:	4313      	orrs	r3, r2
 80013a8:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 80013aa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013ae:	ee07 3a90 	vmov	s15, r3
 80013b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013b6:	4b37      	ldr	r3, [pc, #220]	@ (8001494 <BMI088_read+0x1d8>)
 80013b8:	edd3 7a00 	vldr	s15, [r3]
 80013bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 80013c6:	7e7b      	ldrb	r3, [r7, #25]
 80013c8:	021b      	lsls	r3, r3, #8
 80013ca:	b21a      	sxth	r2, r3
 80013cc:	7e3b      	ldrb	r3, [r7, #24]
 80013ce:	b21b      	sxth	r3, r3
 80013d0:	4313      	orrs	r3, r2
 80013d2:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 80013d4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013d8:	ee07 3a90 	vmov	s15, r3
 80013dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013e0:	4b2c      	ldr	r3, [pc, #176]	@ (8001494 <BMI088_read+0x1d8>)
 80013e2:	edd3 7a00 	vldr	s15, [r3]
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3304      	adds	r3, #4
 80013ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013ee:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 80013f2:	7efb      	ldrb	r3, [r7, #27]
 80013f4:	021b      	lsls	r3, r3, #8
 80013f6:	b21a      	sxth	r2, r3
 80013f8:	7ebb      	ldrb	r3, [r7, #26]
 80013fa:	b21b      	sxth	r3, r3
 80013fc:	4313      	orrs	r3, r2
 80013fe:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8001400:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001404:	ee07 3a90 	vmov	s15, r3
 8001408:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800140c:	4b21      	ldr	r3, [pc, #132]	@ (8001494 <BMI088_read+0x1d8>)
 800140e:	edd3 7a00 	vldr	s15, [r3]
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	3308      	adds	r3, #8
 8001416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800141a:	edc3 7a00 	vstr	s15, [r3]
    }
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 800141e:	f7ff fd93 	bl	8000f48 <BMI088_ACCEL_NS_L>
 8001422:	20a2      	movs	r0, #162	@ 0xa2
 8001424:	f7ff fdd0 	bl	8000fc8 <BMI088_read_write_byte>
 8001428:	f107 0314 	add.w	r3, r7, #20
 800142c:	2202      	movs	r2, #2
 800142e:	4619      	mov	r1, r3
 8001430:	2022      	movs	r0, #34	@ 0x22
 8001432:	f000 f85d 	bl	80014f0 <BMI088_read_muli_reg>
 8001436:	f7ff fd97 	bl	8000f68 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 800143a:	7d3b      	ldrb	r3, [r7, #20]
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	b21a      	sxth	r2, r3
 8001440:	7d7b      	ldrb	r3, [r7, #21]
 8001442:	095b      	lsrs	r3, r3, #5
 8001444:	b2db      	uxtb	r3, r3
 8001446:	b21b      	sxth	r3, r3
 8001448:	4313      	orrs	r3, r2
 800144a:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 800144c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001450:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001454:	db04      	blt.n	8001460 <BMI088_read+0x1a4>
    {
        bmi088_raw_temp -= 2048;
 8001456:	8bfb      	ldrh	r3, [r7, #30]
 8001458:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 800145c:	b29b      	uxth	r3, r3
 800145e:	83fb      	strh	r3, [r7, #30]
    }

    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 8001460:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001464:	ee07 3a90 	vmov	s15, r3
 8001468:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800146c:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8001470:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001474:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8001478:	ee77 7a87 	vadd.f32	s15, s15, s14
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	edc3 7a00 	vstr	s15, [r3]
}
 8001482:	bf00      	nop
 8001484:	3720      	adds	r7, #32
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	08010668 	.word	0x08010668
 8001490:	20000010 	.word	0x20000010
 8001494:	20000014 	.word	0x20000014

08001498 <BMI088_write_single_reg>:

#if defined(BMI088_USE_SPI)

static void BMI088_write_single_reg(uint8_t reg, uint8_t data)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	460a      	mov	r2, r1
 80014a2:	71fb      	strb	r3, [r7, #7]
 80014a4:	4613      	mov	r3, r2
 80014a6:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg);
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff fd8c 	bl	8000fc8 <BMI088_read_write_byte>
    BMI088_read_write_byte(data);
 80014b0:	79bb      	ldrb	r3, [r7, #6]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff fd88 	bl	8000fc8 <BMI088_read_write_byte>
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <BMI088_read_single_reg>:

static void BMI088_read_single_reg(uint8_t reg, uint8_t *return_data)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	6039      	str	r1, [r7, #0]
 80014ca:	71fb      	strb	r3, [r7, #7]
    BMI088_read_write_byte(reg | 0x80);
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff fd77 	bl	8000fc8 <BMI088_read_write_byte>
    *return_data = BMI088_read_write_byte(0x55);
 80014da:	2055      	movs	r0, #85	@ 0x55
 80014dc:	f7ff fd74 	bl	8000fc8 <BMI088_read_write_byte>
 80014e0:	4603      	mov	r3, r0
 80014e2:	461a      	mov	r2, r3
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	701a      	strb	r2, [r3, #0]
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <BMI088_read_muli_reg>:
//    }

//}

static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	6039      	str	r1, [r7, #0]
 80014fa:	71fb      	strb	r3, [r7, #7]
 80014fc:	4613      	mov	r3, r2
 80014fe:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg | 0x80);
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001506:	b2db      	uxtb	r3, r3
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff fd5d 	bl	8000fc8 <BMI088_read_write_byte>

    while (len != 0)
 800150e:	e00c      	b.n	800152a <BMI088_read_muli_reg+0x3a>
    {

        *buf = BMI088_read_write_byte(0x55);
 8001510:	2055      	movs	r0, #85	@ 0x55
 8001512:	f7ff fd59 	bl	8000fc8 <BMI088_read_write_byte>
 8001516:	4603      	mov	r3, r0
 8001518:	461a      	mov	r2, r3
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	701a      	strb	r2, [r3, #0]
        buf++;
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	3301      	adds	r3, #1
 8001522:	603b      	str	r3, [r7, #0]
        len--;
 8001524:	79bb      	ldrb	r3, [r7, #6]
 8001526:	3b01      	subs	r3, #1
 8001528:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 800152a:	79bb      	ldrb	r3, [r7, #6]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d1ef      	bne.n	8001510 <BMI088_read_muli_reg+0x20>
    }
}
 8001530:	bf00      	nop
 8001532:	bf00      	nop
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <HAL_CAN_RxFifo0MsgPendingCallback>:
/**
  * @brief          reading motor feedback from CAN FIFO
  * @param[in]      pointer to CAN handle
  * @retval         none
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b08c      	sub	sp, #48	@ 0x30
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rx_header;
    uint8_t rx_data[8];
    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data);
 8001544:	f107 030c 	add.w	r3, r7, #12
 8001548:	f107 0214 	add.w	r2, r7, #20
 800154c:	2100      	movs	r1, #0
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f003 fee1 	bl	8005316 <HAL_CAN_GetRxMessage>
    switch (rx_header.StdId) {
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 800155a:	f080 80d9 	bcs.w	8001710 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>
 800155e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001562:	d807      	bhi.n	8001574 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
 8001564:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001568:	d066      	beq.n	8001638 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>
 800156a:	f5b3 7f89 	cmp.w	r3, #274	@ 0x112
 800156e:	f000 80a4 	beq.w	80016ba <HAL_CAN_RxFifo0MsgPendingCallback+0x17e>
        		get_b2b_gyro_feedback(&b2bGyro, rx_data);                             // add back numbering code for extra CAN input lines
        	    break;
        	}
        }
        default: {
            break;
 8001572:	e0cd      	b.n	8001710 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d4>
            i = rx_header.StdId - CAN_G1M1_ID;                             // get motor id by taking the difference between the first motor's ID (0 indexing) and the current motor's ID
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	b2db      	uxtb	r3, r3
 8001578:	3b01      	subs	r3, #1
 800157a:	b2da      	uxtb	r2, r3
 800157c:	4b6a      	ldr	r3, [pc, #424]	@ (8001728 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 800157e:	701a      	strb	r2, [r3, #0]
            get_motor_feedback(&motor_feedback[i], rx_data);
 8001580:	4b69      	ldr	r3, [pc, #420]	@ (8001728 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	4619      	mov	r1, r3
 8001586:	4a69      	ldr	r2, [pc, #420]	@ (800172c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8001588:	460b      	mov	r3, r1
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	440b      	add	r3, r1
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	4413      	add	r3, r2
 8001592:	881a      	ldrh	r2, [r3, #0]
 8001594:	4b64      	ldr	r3, [pc, #400]	@ (8001728 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4619      	mov	r1, r3
 800159a:	b210      	sxth	r0, r2
 800159c:	4a63      	ldr	r2, [pc, #396]	@ (800172c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 800159e:	460b      	mov	r3, r1
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	440b      	add	r3, r1
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	4413      	add	r3, r2
 80015a8:	3308      	adds	r3, #8
 80015aa:	4602      	mov	r2, r0
 80015ac:	801a      	strh	r2, [r3, #0]
 80015ae:	7b3b      	ldrb	r3, [r7, #12]
 80015b0:	021b      	lsls	r3, r3, #8
 80015b2:	b21a      	sxth	r2, r3
 80015b4:	7b7b      	ldrb	r3, [r7, #13]
 80015b6:	b21b      	sxth	r3, r3
 80015b8:	4313      	orrs	r3, r2
 80015ba:	b21a      	sxth	r2, r3
 80015bc:	4b5a      	ldr	r3, [pc, #360]	@ (8001728 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	4619      	mov	r1, r3
 80015c2:	b290      	uxth	r0, r2
 80015c4:	4a59      	ldr	r2, [pc, #356]	@ (800172c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 80015c6:	460b      	mov	r3, r1
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	440b      	add	r3, r1
 80015cc:	005b      	lsls	r3, r3, #1
 80015ce:	4413      	add	r3, r2
 80015d0:	4602      	mov	r2, r0
 80015d2:	801a      	strh	r2, [r3, #0]
 80015d4:	7bbb      	ldrb	r3, [r7, #14]
 80015d6:	021b      	lsls	r3, r3, #8
 80015d8:	b21a      	sxth	r2, r3
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	b21b      	sxth	r3, r3
 80015de:	4952      	ldr	r1, [pc, #328]	@ (8001728 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 80015e0:	7809      	ldrb	r1, [r1, #0]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	b218      	sxth	r0, r3
 80015e6:	4a51      	ldr	r2, [pc, #324]	@ (800172c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 80015e8:	460b      	mov	r3, r1
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	440b      	add	r3, r1
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	4413      	add	r3, r2
 80015f2:	3302      	adds	r3, #2
 80015f4:	4602      	mov	r2, r0
 80015f6:	801a      	strh	r2, [r3, #0]
 80015f8:	7c3b      	ldrb	r3, [r7, #16]
 80015fa:	021b      	lsls	r3, r3, #8
 80015fc:	b21a      	sxth	r2, r3
 80015fe:	7c7b      	ldrb	r3, [r7, #17]
 8001600:	b21b      	sxth	r3, r3
 8001602:	4949      	ldr	r1, [pc, #292]	@ (8001728 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 8001604:	7809      	ldrb	r1, [r1, #0]
 8001606:	4313      	orrs	r3, r2
 8001608:	b218      	sxth	r0, r3
 800160a:	4a48      	ldr	r2, [pc, #288]	@ (800172c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 800160c:	460b      	mov	r3, r1
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	440b      	add	r3, r1
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	4413      	add	r3, r2
 8001616:	3304      	adds	r3, #4
 8001618:	4602      	mov	r2, r0
 800161a:	801a      	strh	r2, [r3, #0]
 800161c:	4b42      	ldr	r3, [pc, #264]	@ (8001728 <HAL_CAN_RxFifo0MsgPendingCallback+0x1ec>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	4619      	mov	r1, r3
 8001622:	7cb8      	ldrb	r0, [r7, #18]
 8001624:	4a41      	ldr	r2, [pc, #260]	@ (800172c <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8001626:	460b      	mov	r3, r1
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	440b      	add	r3, r1
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	4413      	add	r3, r2
 8001630:	3306      	adds	r3, #6
 8001632:	4602      	mov	r2, r0
 8001634:	701a      	strb	r2, [r3, #0]
            break;
 8001636:	e072      	b.n	800171e <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
        	if(CAN_b2b_A_ID == boardID) {
 8001638:	4b3d      	ldr	r3, [pc, #244]	@ (8001730 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	f240 1201 	movw	r2, #257	@ 0x101
 8001640:	4293      	cmp	r3, r2
 8001642:	d067      	beq.n	8001714 <HAL_CAN_RxFifo0MsgPendingCallback+0x1d8>
        		get_b2b_motorCtrl_feedback(&b2bMotorCtrl, rx_data);                             // add back numbering code for extra CAN input lines
 8001644:	7b3b      	ldrb	r3, [r7, #12]
 8001646:	021b      	lsls	r3, r3, #8
 8001648:	b21a      	sxth	r2, r3
 800164a:	7b7b      	ldrb	r3, [r7, #13]
 800164c:	b21b      	sxth	r3, r3
 800164e:	4313      	orrs	r3, r2
 8001650:	b21a      	sxth	r2, r3
 8001652:	4b38      	ldr	r3, [pc, #224]	@ (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8001654:	801a      	strh	r2, [r3, #0]
 8001656:	7bbb      	ldrb	r3, [r7, #14]
 8001658:	021b      	lsls	r3, r3, #8
 800165a:	b21a      	sxth	r2, r3
 800165c:	7bfb      	ldrb	r3, [r7, #15]
 800165e:	b21b      	sxth	r3, r3
 8001660:	4313      	orrs	r3, r2
 8001662:	b21a      	sxth	r2, r3
 8001664:	4b33      	ldr	r3, [pc, #204]	@ (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8001666:	805a      	strh	r2, [r3, #2]
 8001668:	7c3b      	ldrb	r3, [r7, #16]
 800166a:	021b      	lsls	r3, r3, #8
 800166c:	b21a      	sxth	r2, r3
 800166e:	7c7b      	ldrb	r3, [r7, #17]
 8001670:	b21b      	sxth	r3, r3
 8001672:	4313      	orrs	r3, r2
 8001674:	b21a      	sxth	r2, r3
 8001676:	4b2f      	ldr	r3, [pc, #188]	@ (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 8001678:	809a      	strh	r2, [r3, #4]
 800167a:	7cbb      	ldrb	r3, [r7, #18]
 800167c:	021b      	lsls	r3, r3, #8
 800167e:	b21a      	sxth	r2, r3
 8001680:	7cfb      	ldrb	r3, [r7, #19]
 8001682:	b21b      	sxth	r3, r3
 8001684:	4313      	orrs	r3, r2
 8001686:	b21a      	sxth	r2, r3
 8001688:	4b2a      	ldr	r3, [pc, #168]	@ (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 800168a:	80da      	strh	r2, [r3, #6]
        		if (b2bMotorCtrl.motor1_Ctrl >= 3376) {
 800168c:	4b29      	ldr	r3, [pc, #164]	@ (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 800168e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001692:	f5b3 6f53 	cmp.w	r3, #3376	@ 0xd30
 8001696:	db04      	blt.n	80016a2 <HAL_CAN_RxFifo0MsgPendingCallback+0x166>
        			b2bMotorCtrl.motor1_Ctrl = 3376;
 8001698:	4b26      	ldr	r3, [pc, #152]	@ (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 800169a:	f44f 6253 	mov.w	r2, #3376	@ 0xd30
 800169e:	801a      	strh	r2, [r3, #0]
        		break;
 80016a0:	e03a      	b.n	8001718 <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>
        		} else if (b2bMotorCtrl.motor1_Ctrl <= 2132) {
 80016a2:	4b24      	ldr	r3, [pc, #144]	@ (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 80016a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a8:	f640 0254 	movw	r2, #2132	@ 0x854
 80016ac:	4293      	cmp	r3, r2
 80016ae:	dc33      	bgt.n	8001718 <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>
        			b2bMotorCtrl.motor1_Ctrl = 2132;
 80016b0:	4b20      	ldr	r3, [pc, #128]	@ (8001734 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 80016b2:	f640 0254 	movw	r2, #2132	@ 0x854
 80016b6:	801a      	strh	r2, [r3, #0]
        		break;
 80016b8:	e02e      	b.n	8001718 <HAL_CAN_RxFifo0MsgPendingCallback+0x1dc>
        	if(CAN_b2b_B_ID == boardID) {
 80016ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001730 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f4>)
 80016bc:	881b      	ldrh	r3, [r3, #0]
 80016be:	f240 1211 	movw	r2, #273	@ 0x111
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d02a      	beq.n	800171c <HAL_CAN_RxFifo0MsgPendingCallback+0x1e0>
        		get_b2b_gyro_feedback(&b2bGyro, rx_data);                             // add back numbering code for extra CAN input lines
 80016c6:	7b3b      	ldrb	r3, [r7, #12]
 80016c8:	021b      	lsls	r3, r3, #8
 80016ca:	b21a      	sxth	r2, r3
 80016cc:	7b7b      	ldrb	r3, [r7, #13]
 80016ce:	b21b      	sxth	r3, r3
 80016d0:	4313      	orrs	r3, r2
 80016d2:	b21a      	sxth	r2, r3
 80016d4:	4b18      	ldr	r3, [pc, #96]	@ (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 80016d6:	801a      	strh	r2, [r3, #0]
 80016d8:	7bbb      	ldrb	r3, [r7, #14]
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	b21a      	sxth	r2, r3
 80016de:	7bfb      	ldrb	r3, [r7, #15]
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4313      	orrs	r3, r2
 80016e4:	b21a      	sxth	r2, r3
 80016e6:	4b14      	ldr	r3, [pc, #80]	@ (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 80016e8:	805a      	strh	r2, [r3, #2]
 80016ea:	7c3b      	ldrb	r3, [r7, #16]
 80016ec:	021b      	lsls	r3, r3, #8
 80016ee:	b21a      	sxth	r2, r3
 80016f0:	7c7b      	ldrb	r3, [r7, #17]
 80016f2:	b21b      	sxth	r3, r3
 80016f4:	4313      	orrs	r3, r2
 80016f6:	b21a      	sxth	r2, r3
 80016f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 80016fa:	809a      	strh	r2, [r3, #4]
 80016fc:	7cbb      	ldrb	r3, [r7, #18]
 80016fe:	021b      	lsls	r3, r3, #8
 8001700:	b21a      	sxth	r2, r3
 8001702:	7cfb      	ldrb	r3, [r7, #19]
 8001704:	b21b      	sxth	r3, r3
 8001706:	4313      	orrs	r3, r2
 8001708:	b21a      	sxth	r2, r3
 800170a:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 800170c:	80da      	strh	r2, [r3, #6]
        	    break;
 800170e:	e006      	b.n	800171e <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
            break;
 8001710:	bf00      	nop
 8001712:	e004      	b.n	800171e <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
        		break;
 8001714:	bf00      	nop
 8001716:	e002      	b.n	800171e <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
        		break;
 8001718:	bf00      	nop
 800171a:	e000      	b.n	800171e <HAL_CAN_RxFifo0MsgPendingCallback+0x1e2>
        		break;
 800171c:	bf00      	nop
        }
    }
}
 800171e:	bf00      	nop
 8001720:	3730      	adds	r7, #48	@ 0x30
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000410 	.word	0x20000410
 800172c:	200002a0 	.word	0x200002a0
 8001730:	20000070 	.word	0x20000070
 8001734:	20000310 	.word	0x20000310
 8001738:	20000318 	.word	0x20000318

0800173c <CAN1_cmd_b2b>:
/**
  * @brief          sends board to board (b2b) communication data
  * @param[in]      yaw: (0x205) 6020 motor control current, range [-30000,30000] 
  * @retval         none
  */
void CAN1_cmd_b2b(can_msg_id_e canID, int16_t data1, int16_t data2, int16_t data3, int16_t data4) {
 800173c:	b590      	push	{r4, r7, lr}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	4604      	mov	r4, r0
 8001744:	4608      	mov	r0, r1
 8001746:	4611      	mov	r1, r2
 8001748:	461a      	mov	r2, r3
 800174a:	4623      	mov	r3, r4
 800174c:	80fb      	strh	r3, [r7, #6]
 800174e:	4603      	mov	r3, r0
 8001750:	80bb      	strh	r3, [r7, #4]
 8001752:	460b      	mov	r3, r1
 8001754:	807b      	strh	r3, [r7, #2]
 8001756:	4613      	mov	r3, r2
 8001758:	803b      	strh	r3, [r7, #0]
    uint32_t send_mail_box;
    b2b_tx_message.StdId = canID;
 800175a:	88fb      	ldrh	r3, [r7, #6]
 800175c:	4a20      	ldr	r2, [pc, #128]	@ (80017e0 <CAN1_cmd_b2b+0xa4>)
 800175e:	6013      	str	r3, [r2, #0]
    b2b_tx_message.IDE = CAN_ID_STD;
 8001760:	4b1f      	ldr	r3, [pc, #124]	@ (80017e0 <CAN1_cmd_b2b+0xa4>)
 8001762:	2200      	movs	r2, #0
 8001764:	609a      	str	r2, [r3, #8]
    b2b_tx_message.RTR = CAN_RTR_DATA;
 8001766:	4b1e      	ldr	r3, [pc, #120]	@ (80017e0 <CAN1_cmd_b2b+0xa4>)
 8001768:	2200      	movs	r2, #0
 800176a:	60da      	str	r2, [r3, #12]
    b2b_tx_message.DLC = 0x08;
 800176c:	4b1c      	ldr	r3, [pc, #112]	@ (80017e0 <CAN1_cmd_b2b+0xa4>)
 800176e:	2208      	movs	r2, #8
 8001770:	611a      	str	r2, [r3, #16]
    b2b_can_send_data[0] = (data1 >> 8);
 8001772:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001776:	121b      	asrs	r3, r3, #8
 8001778:	b21b      	sxth	r3, r3
 800177a:	b2da      	uxtb	r2, r3
 800177c:	4b19      	ldr	r3, [pc, #100]	@ (80017e4 <CAN1_cmd_b2b+0xa8>)
 800177e:	701a      	strb	r2, [r3, #0]
    b2b_can_send_data[1] = data1;
 8001780:	88bb      	ldrh	r3, [r7, #4]
 8001782:	b2da      	uxtb	r2, r3
 8001784:	4b17      	ldr	r3, [pc, #92]	@ (80017e4 <CAN1_cmd_b2b+0xa8>)
 8001786:	705a      	strb	r2, [r3, #1]
    b2b_can_send_data[2] = (data2 >> 8);
 8001788:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800178c:	121b      	asrs	r3, r3, #8
 800178e:	b21b      	sxth	r3, r3
 8001790:	b2da      	uxtb	r2, r3
 8001792:	4b14      	ldr	r3, [pc, #80]	@ (80017e4 <CAN1_cmd_b2b+0xa8>)
 8001794:	709a      	strb	r2, [r3, #2]
    b2b_can_send_data[3] = data2;
 8001796:	887b      	ldrh	r3, [r7, #2]
 8001798:	b2da      	uxtb	r2, r3
 800179a:	4b12      	ldr	r3, [pc, #72]	@ (80017e4 <CAN1_cmd_b2b+0xa8>)
 800179c:	70da      	strb	r2, [r3, #3]
    b2b_can_send_data[4] = (data3 >> 8);
 800179e:	f9b7 3000 	ldrsh.w	r3, [r7]
 80017a2:	121b      	asrs	r3, r3, #8
 80017a4:	b21b      	sxth	r3, r3
 80017a6:	b2da      	uxtb	r2, r3
 80017a8:	4b0e      	ldr	r3, [pc, #56]	@ (80017e4 <CAN1_cmd_b2b+0xa8>)
 80017aa:	711a      	strb	r2, [r3, #4]
    b2b_can_send_data[5] = data3;
 80017ac:	883b      	ldrh	r3, [r7, #0]
 80017ae:	b2da      	uxtb	r2, r3
 80017b0:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <CAN1_cmd_b2b+0xa8>)
 80017b2:	715a      	strb	r2, [r3, #5]
    b2b_can_send_data[6] = (data4 >> 8);
 80017b4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80017b8:	121b      	asrs	r3, r3, #8
 80017ba:	b21b      	sxth	r3, r3
 80017bc:	b2da      	uxtb	r2, r3
 80017be:	4b09      	ldr	r3, [pc, #36]	@ (80017e4 <CAN1_cmd_b2b+0xa8>)
 80017c0:	719a      	strb	r2, [r3, #6]
    b2b_can_send_data[7] = data4;
 80017c2:	8c3b      	ldrh	r3, [r7, #32]
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4b07      	ldr	r3, [pc, #28]	@ (80017e4 <CAN1_cmd_b2b+0xa8>)
 80017c8:	71da      	strb	r2, [r3, #7]
    HAL_CAN_AddTxMessage(&CAN_1, &b2b_tx_message, b2b_can_send_data, &send_mail_box);
 80017ca:	f107 030c 	add.w	r3, r7, #12
 80017ce:	4a05      	ldr	r2, [pc, #20]	@ (80017e4 <CAN1_cmd_b2b+0xa8>)
 80017d0:	4903      	ldr	r1, [pc, #12]	@ (80017e0 <CAN1_cmd_b2b+0xa4>)
 80017d2:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <CAN1_cmd_b2b+0xac>)
 80017d4:	f003 fcc4 	bl	8005160 <HAL_CAN_AddTxMessage>
}
 80017d8:	bf00      	nop
 80017da:	3714      	adds	r7, #20
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd90      	pop	{r4, r7, pc}
 80017e0:	200003d0 	.word	0x200003d0
 80017e4:	200003e8 	.word	0x200003e8
 80017e8:	200007b4 	.word	0x200007b4

080017ec <CAN2_cmd_motors>:
/**
  * @brief          send control information through CAN bus 2
  * @param[in]      canID of the target motor's group and the motor current values for all motors in that group
  * @retval         none
  */
void CAN2_cmd_motors(can_msg_id_e canID, int16_t m1, int16_t m2, int16_t m3, int16_t m4) {
 80017ec:	b590      	push	{r4, r7, lr}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4604      	mov	r4, r0
 80017f4:	4608      	mov	r0, r1
 80017f6:	4611      	mov	r1, r2
 80017f8:	461a      	mov	r2, r3
 80017fa:	4623      	mov	r3, r4
 80017fc:	80fb      	strh	r3, [r7, #6]
 80017fe:	4603      	mov	r3, r0
 8001800:	80bb      	strh	r3, [r7, #4]
 8001802:	460b      	mov	r3, r1
 8001804:	807b      	strh	r3, [r7, #2]
 8001806:	4613      	mov	r3, r2
 8001808:	803b      	strh	r3, [r7, #0]
    uint32_t send_mail_box;
    motors_tx_message.StdId = canID;
 800180a:	88fb      	ldrh	r3, [r7, #6]
 800180c:	4a20      	ldr	r2, [pc, #128]	@ (8001890 <CAN2_cmd_motors+0xa4>)
 800180e:	6013      	str	r3, [r2, #0]
    motors_tx_message.IDE = CAN_ID_STD;
 8001810:	4b1f      	ldr	r3, [pc, #124]	@ (8001890 <CAN2_cmd_motors+0xa4>)
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
    motors_tx_message.RTR = CAN_RTR_DATA;
 8001816:	4b1e      	ldr	r3, [pc, #120]	@ (8001890 <CAN2_cmd_motors+0xa4>)
 8001818:	2200      	movs	r2, #0
 800181a:	60da      	str	r2, [r3, #12]
    motors_tx_message.DLC = 0x08;
 800181c:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <CAN2_cmd_motors+0xa4>)
 800181e:	2208      	movs	r2, #8
 8001820:	611a      	str	r2, [r3, #16]
    motors_can_send_data[0] = m1 >> 8;
 8001822:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001826:	121b      	asrs	r3, r3, #8
 8001828:	b21b      	sxth	r3, r3
 800182a:	b2da      	uxtb	r2, r3
 800182c:	4b19      	ldr	r3, [pc, #100]	@ (8001894 <CAN2_cmd_motors+0xa8>)
 800182e:	701a      	strb	r2, [r3, #0]
    motors_can_send_data[1] = m1;
 8001830:	88bb      	ldrh	r3, [r7, #4]
 8001832:	b2da      	uxtb	r2, r3
 8001834:	4b17      	ldr	r3, [pc, #92]	@ (8001894 <CAN2_cmd_motors+0xa8>)
 8001836:	705a      	strb	r2, [r3, #1]
    motors_can_send_data[2] = m2 >> 8;
 8001838:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800183c:	121b      	asrs	r3, r3, #8
 800183e:	b21b      	sxth	r3, r3
 8001840:	b2da      	uxtb	r2, r3
 8001842:	4b14      	ldr	r3, [pc, #80]	@ (8001894 <CAN2_cmd_motors+0xa8>)
 8001844:	709a      	strb	r2, [r3, #2]
    motors_can_send_data[3] = m2;
 8001846:	887b      	ldrh	r3, [r7, #2]
 8001848:	b2da      	uxtb	r2, r3
 800184a:	4b12      	ldr	r3, [pc, #72]	@ (8001894 <CAN2_cmd_motors+0xa8>)
 800184c:	70da      	strb	r2, [r3, #3]
    motors_can_send_data[4] = m3 >> 8;
 800184e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001852:	121b      	asrs	r3, r3, #8
 8001854:	b21b      	sxth	r3, r3
 8001856:	b2da      	uxtb	r2, r3
 8001858:	4b0e      	ldr	r3, [pc, #56]	@ (8001894 <CAN2_cmd_motors+0xa8>)
 800185a:	711a      	strb	r2, [r3, #4]
    motors_can_send_data[5] = m3;
 800185c:	883b      	ldrh	r3, [r7, #0]
 800185e:	b2da      	uxtb	r2, r3
 8001860:	4b0c      	ldr	r3, [pc, #48]	@ (8001894 <CAN2_cmd_motors+0xa8>)
 8001862:	715a      	strb	r2, [r3, #5]
    motors_can_send_data[6] = m4 >> 8;
 8001864:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001868:	121b      	asrs	r3, r3, #8
 800186a:	b21b      	sxth	r3, r3
 800186c:	b2da      	uxtb	r2, r3
 800186e:	4b09      	ldr	r3, [pc, #36]	@ (8001894 <CAN2_cmd_motors+0xa8>)
 8001870:	719a      	strb	r2, [r3, #6]
    motors_can_send_data[7] = m4;
 8001872:	8c3b      	ldrh	r3, [r7, #32]
 8001874:	b2da      	uxtb	r2, r3
 8001876:	4b07      	ldr	r3, [pc, #28]	@ (8001894 <CAN2_cmd_motors+0xa8>)
 8001878:	71da      	strb	r2, [r3, #7]
    HAL_CAN_AddTxMessage(&CAN_2, &motors_tx_message, motors_can_send_data, &send_mail_box);
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	4a05      	ldr	r2, [pc, #20]	@ (8001894 <CAN2_cmd_motors+0xa8>)
 8001880:	4903      	ldr	r1, [pc, #12]	@ (8001890 <CAN2_cmd_motors+0xa4>)
 8001882:	4805      	ldr	r0, [pc, #20]	@ (8001898 <CAN2_cmd_motors+0xac>)
 8001884:	f003 fc6c 	bl	8005160 <HAL_CAN_AddTxMessage>
}
 8001888:	bf00      	nop
 800188a:	3714      	adds	r7, #20
 800188c:	46bd      	mov	sp, r7
 800188e:	bd90      	pop	{r4, r7, pc}
 8001890:	200003f0 	.word	0x200003f0
 8001894:	20000408 	.word	0x20000408
 8001898:	200007dc 	.word	0x200007dc

0800189c <set_M3508_current>:
/**
  * @brief          simplification function to make communication with the motor not require the current data for all 4 motors
  * @param[in]      motor ID (1~11) and its target current (-16384 ~ 16384)
  * @retval         none
  */
void set_M3508_current(int8_t motorID, int16_t setCurrent) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af02      	add	r7, sp, #8
 80018a2:	4603      	mov	r3, r0
 80018a4:	460a      	mov	r2, r1
 80018a6:	71fb      	strb	r3, [r7, #7]
 80018a8:	4613      	mov	r3, r2
 80018aa:	80bb      	strh	r3, [r7, #4]
	motorCtrlVal[motorID-1] = setCurrent;
 80018ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b0:	3b01      	subs	r3, #1
 80018b2:	491c      	ldr	r1, [pc, #112]	@ (8001924 <set_M3508_current+0x88>)
 80018b4:	88ba      	ldrh	r2, [r7, #4]
 80018b6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	switch(motorID) {
 80018ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018be:	2b04      	cmp	r3, #4
 80018c0:	dc02      	bgt.n	80018c8 <set_M3508_current+0x2c>
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	dc04      	bgt.n	80018d0 <set_M3508_current+0x34>
		case (7):
		case (8): {             // is group 2?
			CAN2_cmd_motors(CAN_GROUP2_ID, motorCtrlVal[4], motorCtrlVal[5], motorCtrlVal[6], motorCtrlVal[7]);
		}
		default: {
	        break;
 80018c6:	e027      	b.n	8001918 <set_M3508_current+0x7c>
 80018c8:	3b05      	subs	r3, #5
	switch(motorID) {
 80018ca:	2b03      	cmp	r3, #3
 80018cc:	d824      	bhi.n	8001918 <set_M3508_current+0x7c>
 80018ce:	e011      	b.n	80018f4 <set_M3508_current+0x58>
			CAN2_cmd_motors(CAN_GROUP1_ID, motorCtrlVal[0], motorCtrlVal[1], motorCtrlVal[2], motorCtrlVal[3]);
 80018d0:	4b14      	ldr	r3, [pc, #80]	@ (8001924 <set_M3508_current+0x88>)
 80018d2:	f9b3 1000 	ldrsh.w	r1, [r3]
 80018d6:	4b13      	ldr	r3, [pc, #76]	@ (8001924 <set_M3508_current+0x88>)
 80018d8:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80018dc:	4b11      	ldr	r3, [pc, #68]	@ (8001924 <set_M3508_current+0x88>)
 80018de:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 80018e2:	4b10      	ldr	r3, [pc, #64]	@ (8001924 <set_M3508_current+0x88>)
 80018e4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	4603      	mov	r3, r0
 80018ec:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80018f0:	f7ff ff7c 	bl	80017ec <CAN2_cmd_motors>
			CAN2_cmd_motors(CAN_GROUP2_ID, motorCtrlVal[4], motorCtrlVal[5], motorCtrlVal[6], motorCtrlVal[7]);
 80018f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001924 <set_M3508_current+0x88>)
 80018f6:	f9b3 1008 	ldrsh.w	r1, [r3, #8]
 80018fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001924 <set_M3508_current+0x88>)
 80018fc:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001900:	4b08      	ldr	r3, [pc, #32]	@ (8001924 <set_M3508_current+0x88>)
 8001902:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 8001906:	4b07      	ldr	r3, [pc, #28]	@ (8001924 <set_M3508_current+0x88>)
 8001908:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	4603      	mov	r3, r0
 8001910:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8001914:	f7ff ff6a 	bl	80017ec <CAN2_cmd_motors>
	        break;
 8001918:	bf00      	nop
	    }
	}
}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	20000288 	.word	0x20000288

08001928 <set_GM6020_voltage>:
/**
  * @brief          similar to the above function, but specifically for the GM6020's voltage control mode
  * @param[in]      motor ID (5~11) and its target voltage (-25000 ~ 25000)
  * @retval         none
  */
void set_GM6020_voltage(int8_t motorID, int16_t setVoltage) {
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af02      	add	r7, sp, #8
 800192e:	4603      	mov	r3, r0
 8001930:	460a      	mov	r2, r1
 8001932:	71fb      	strb	r3, [r7, #7]
 8001934:	4613      	mov	r3, r2
 8001936:	80bb      	strh	r3, [r7, #4]
	motorCtrlVal[motorID-1] = setVoltage;      // -1 for 0 indexing and -4 for group 1, which cannot contain GM6020s
 8001938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193c:	3b01      	subs	r3, #1
 800193e:	491a      	ldr	r1, [pc, #104]	@ (80019a8 <set_GM6020_voltage+0x80>)
 8001940:	88ba      	ldrh	r2, [r7, #4]
 8001942:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	switch(motorID) {
 8001946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194a:	2b08      	cmp	r3, #8
 800194c:	dc02      	bgt.n	8001954 <set_GM6020_voltage+0x2c>
 800194e:	2b05      	cmp	r3, #5
 8001950:	da04      	bge.n	800195c <set_GM6020_voltage+0x34>
		case (10):
		case (11): {          // is group 3?
			CAN2_cmd_motors(CAN_GROUP3_ID, motorCtrlVal[8], motorCtrlVal[9], motorCtrlVal[10], 0);
		}
		default: {
	        break;
 8001952:	e024      	b.n	800199e <set_GM6020_voltage+0x76>
 8001954:	3b09      	subs	r3, #9
	switch(motorID) {
 8001956:	2b02      	cmp	r3, #2
 8001958:	d821      	bhi.n	800199e <set_GM6020_voltage+0x76>
 800195a:	e011      	b.n	8001980 <set_GM6020_voltage+0x58>
			CAN2_cmd_motors(CAN_GROUP2_ID, motorCtrlVal[4], motorCtrlVal[5], motorCtrlVal[6], motorCtrlVal[7]);
 800195c:	4b12      	ldr	r3, [pc, #72]	@ (80019a8 <set_GM6020_voltage+0x80>)
 800195e:	f9b3 1008 	ldrsh.w	r1, [r3, #8]
 8001962:	4b11      	ldr	r3, [pc, #68]	@ (80019a8 <set_GM6020_voltage+0x80>)
 8001964:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001968:	4b0f      	ldr	r3, [pc, #60]	@ (80019a8 <set_GM6020_voltage+0x80>)
 800196a:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 800196e:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <set_GM6020_voltage+0x80>)
 8001970:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001974:	9300      	str	r3, [sp, #0]
 8001976:	4603      	mov	r3, r0
 8001978:	f240 10ff 	movw	r0, #511	@ 0x1ff
 800197c:	f7ff ff36 	bl	80017ec <CAN2_cmd_motors>
			CAN2_cmd_motors(CAN_GROUP3_ID, motorCtrlVal[8], motorCtrlVal[9], motorCtrlVal[10], 0);
 8001980:	4b09      	ldr	r3, [pc, #36]	@ (80019a8 <set_GM6020_voltage+0x80>)
 8001982:	f9b3 1010 	ldrsh.w	r1, [r3, #16]
 8001986:	4b08      	ldr	r3, [pc, #32]	@ (80019a8 <set_GM6020_voltage+0x80>)
 8001988:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 800198c:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <set_GM6020_voltage+0x80>)
 800198e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001992:	2000      	movs	r0, #0
 8001994:	9000      	str	r0, [sp, #0]
 8001996:	f240 20ff 	movw	r0, #767	@ 0x2ff
 800199a:	f7ff ff27 	bl	80017ec <CAN2_cmd_motors>
	        break;
 800199e:	bf00      	nop
	    }
	}
}
 80019a0:	bf00      	nop
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	20000288 	.word	0x20000288

080019ac <calc_current2RPM_PID>:
	        break;
	    }
	}
}

int32_t calc_current2RPM_PID(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 80019ac:	b490      	push	{r4, r7}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	460a      	mov	r2, r1
 80019b6:	eef0 6a40 	vmov.f32	s13, s0
 80019ba:	eeb0 7a60 	vmov.f32	s14, s1
 80019be:	eef0 7a41 	vmov.f32	s15, s2
 80019c2:	73fb      	strb	r3, [r7, #15]
 80019c4:	4613      	mov	r3, r2
 80019c6:	81bb      	strh	r3, [r7, #12]
 80019c8:	edc7 6a00 	vstr	s13, [r7]
 80019cc:	ed87 7a01 	vstr	s14, [r7, #4]
 80019d0:	edc7 7a02 	vstr	s15, [r7, #8]
	int32_t return_current_val = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	617b      	str	r3, [r7, #20]
	int8_t ID = motorID - 1;                                                                // god forbid 0 indexing
 80019d8:	7bfb      	ldrb	r3, [r7, #15]
 80019da:	3b01      	subs	r3, #1
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	74fb      	strb	r3, [r7, #19]
	iRPM[ID] += RPMtarget - motor_feedback[ID].speed_rpm;      // add to integral term
 80019e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80019e4:	4a4a      	ldr	r2, [pc, #296]	@ (8001b10 <calc_current2RPM_PID+0x164>)
 80019e6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80019ea:	f9b7 000c 	ldrsh.w	r0, [r7, #12]
 80019ee:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80019f2:	4c48      	ldr	r4, [pc, #288]	@ (8001b14 <calc_current2RPM_PID+0x168>)
 80019f4:	4613      	mov	r3, r2
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	4413      	add	r3, r2
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	4423      	add	r3, r4
 80019fe:	3302      	adds	r3, #2
 8001a00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a04:	1ac2      	subs	r2, r0, r3
 8001a06:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001a0a:	440a      	add	r2, r1
 8001a0c:	4940      	ldr	r1, [pc, #256]	@ (8001b10 <calc_current2RPM_PID+0x164>)
 8001a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	dRPM[ID] = lastRPM[ID] - motor_feedback[ID].speed_rpm;       // update derivative term
 8001a12:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001a16:	4a40      	ldr	r2, [pc, #256]	@ (8001b18 <calc_current2RPM_PID+0x16c>)
 8001a18:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001a1c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001a20:	483c      	ldr	r0, [pc, #240]	@ (8001b14 <calc_current2RPM_PID+0x168>)
 8001a22:	4613      	mov	r3, r2
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	4413      	add	r3, r2
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	4403      	add	r3, r0
 8001a2c:	3302      	adds	r3, #2
 8001a2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a32:	461a      	mov	r2, r3
 8001a34:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001a38:	1a8a      	subs	r2, r1, r2
 8001a3a:	4938      	ldr	r1, [pc, #224]	@ (8001b1c <calc_current2RPM_PID+0x170>)
 8001a3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	errRPM[ID] = RPMtarget - motor_feedback[ID].speed_rpm;     // update proportional term
 8001a40:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001a44:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001a48:	4832      	ldr	r0, [pc, #200]	@ (8001b14 <calc_current2RPM_PID+0x168>)
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	4413      	add	r3, r2
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	4403      	add	r3, r0
 8001a54:	3302      	adds	r3, #2
 8001a56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001a60:	1a8a      	subs	r2, r1, r2
 8001a62:	492f      	ldr	r1, [pc, #188]	@ (8001b20 <calc_current2RPM_PID+0x174>)
 8001a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	lastRPM[ID] = motor_feedback[ID].speed_rpm;
 8001a68:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001a6c:	4929      	ldr	r1, [pc, #164]	@ (8001b14 <calc_current2RPM_PID+0x168>)
 8001a6e:	4613      	mov	r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	4413      	add	r3, r2
 8001a74:	005b      	lsls	r3, r3, #1
 8001a76:	440b      	add	r3, r1
 8001a78:	3302      	adds	r3, #2
 8001a7a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a7e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001a82:	4611      	mov	r1, r2
 8001a84:	4a24      	ldr	r2, [pc, #144]	@ (8001b18 <calc_current2RPM_PID+0x16c>)
 8001a86:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	return_current_val = (preset.kP * errRPM[ID]) + (preset.kI * iRPM[ID]) + (preset.kD * dRPM[ID]);
 8001a8a:	ed97 7a00 	vldr	s14, [r7]
 8001a8e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001a92:	4a23      	ldr	r2, [pc, #140]	@ (8001b20 <calc_current2RPM_PID+0x174>)
 8001a94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a98:	ee07 3a90 	vmov	s15, r3
 8001a9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aa0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aa4:	edd7 6a01 	vldr	s13, [r7, #4]
 8001aa8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001aac:	4a18      	ldr	r2, [pc, #96]	@ (8001b10 <calc_current2RPM_PID+0x164>)
 8001aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab2:	ee07 3a90 	vmov	s15, r3
 8001ab6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001abe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ac2:	edd7 6a02 	vldr	s13, [r7, #8]
 8001ac6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001aca:	4a14      	ldr	r2, [pc, #80]	@ (8001b1c <calc_current2RPM_PID+0x170>)
 8001acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad0:	ee07 3a90 	vmov	s15, r3
 8001ad4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ad8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001adc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ae0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ae4:	ee17 3a90 	vmov	r3, s15
 8001ae8:	617b      	str	r3, [r7, #20]
	//apply power limit
	//if (ID == 6) {sendB2bData(CAN_b2b_B_gyro_ID, errRPM[5], 0, 0, 0);}
	if (return_current_val > 16384) {return_current_val = 16384;}
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001af0:	dd02      	ble.n	8001af8 <calc_current2RPM_PID+0x14c>
 8001af2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001af6:	617b      	str	r3, [r7, #20]
	if (return_current_val < -16384) {return_current_val = -16384;}
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	f513 4f80 	cmn.w	r3, #16384	@ 0x4000
 8001afe:	da01      	bge.n	8001b04 <calc_current2RPM_PID+0x158>
 8001b00:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <calc_current2RPM_PID+0x178>)
 8001b02:	617b      	str	r3, [r7, #20]
	return return_current_val;
 8001b04:	697b      	ldr	r3, [r7, #20]
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3718      	adds	r7, #24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc90      	pop	{r4, r7}
 8001b0e:	4770      	bx	lr
 8001b10:	20000378 	.word	0x20000378
 8001b14:	200002a0 	.word	0x200002a0
 8001b18:	20000320 	.word	0x20000320
 8001b1c:	2000034c 	.word	0x2000034c
 8001b20:	200003a4 	.word	0x200003a4
 8001b24:	ffffc000 	.word	0xffffc000

08001b28 <calc_M2006_current2RPM_PID>:

int32_t calc_M2006_current2RPM_PID(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 8001b28:	b590      	push	{r4, r7, lr}
 8001b2a:	b089      	sub	sp, #36	@ 0x24
 8001b2c:	af02      	add	r7, sp, #8
 8001b2e:	4603      	mov	r3, r0
 8001b30:	460a      	mov	r2, r1
 8001b32:	eef0 6a40 	vmov.f32	s13, s0
 8001b36:	eeb0 7a60 	vmov.f32	s14, s1
 8001b3a:	eef0 7a41 	vmov.f32	s15, s2
 8001b3e:	73fb      	strb	r3, [r7, #15]
 8001b40:	4613      	mov	r3, r2
 8001b42:	81bb      	strh	r3, [r7, #12]
 8001b44:	edc7 6a00 	vstr	s13, [r7]
 8001b48:	ed87 7a01 	vstr	s14, [r7, #4]
 8001b4c:	edc7 7a02 	vstr	s15, [r7, #8]
	int32_t return_current_val = 0;
 8001b50:	2300      	movs	r3, #0
 8001b52:	617b      	str	r3, [r7, #20]
	int8_t ID = motorID - 1;                                                                // god forbid 0 indexing
 8001b54:	7bfb      	ldrb	r3, [r7, #15]
 8001b56:	3b01      	subs	r3, #1
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	74fb      	strb	r3, [r7, #19]
	iRPM[ID] += RPMtarget - motor_feedback[ID].speed_rpm;      // add to integral term
 8001b5c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001b60:	4a54      	ldr	r2, [pc, #336]	@ (8001cb4 <calc_M2006_current2RPM_PID+0x18c>)
 8001b62:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001b66:	f9b7 000c 	ldrsh.w	r0, [r7, #12]
 8001b6a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001b6e:	4c52      	ldr	r4, [pc, #328]	@ (8001cb8 <calc_M2006_current2RPM_PID+0x190>)
 8001b70:	4613      	mov	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	4413      	add	r3, r2
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4423      	add	r3, r4
 8001b7a:	3302      	adds	r3, #2
 8001b7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b80:	1ac2      	subs	r2, r0, r3
 8001b82:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001b86:	440a      	add	r2, r1
 8001b88:	494a      	ldr	r1, [pc, #296]	@ (8001cb4 <calc_M2006_current2RPM_PID+0x18c>)
 8001b8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	dRPM[ID] = lastRPM[ID] - motor_feedback[ID].speed_rpm;       // update derivative term
 8001b8e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001b92:	4a4a      	ldr	r2, [pc, #296]	@ (8001cbc <calc_M2006_current2RPM_PID+0x194>)
 8001b94:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001b98:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001b9c:	4846      	ldr	r0, [pc, #280]	@ (8001cb8 <calc_M2006_current2RPM_PID+0x190>)
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	4413      	add	r3, r2
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	4403      	add	r3, r0
 8001ba8:	3302      	adds	r3, #2
 8001baa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bae:	461a      	mov	r2, r3
 8001bb0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001bb4:	1a8a      	subs	r2, r1, r2
 8001bb6:	4942      	ldr	r1, [pc, #264]	@ (8001cc0 <calc_M2006_current2RPM_PID+0x198>)
 8001bb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	errRPM[ID] = RPMtarget - motor_feedback[ID].speed_rpm;     // update proportional term
 8001bbc:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001bc0:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001bc4:	483c      	ldr	r0, [pc, #240]	@ (8001cb8 <calc_M2006_current2RPM_PID+0x190>)
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	4413      	add	r3, r2
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	4403      	add	r3, r0
 8001bd0:	3302      	adds	r3, #2
 8001bd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001bdc:	1a8a      	subs	r2, r1, r2
 8001bde:	4939      	ldr	r1, [pc, #228]	@ (8001cc4 <calc_M2006_current2RPM_PID+0x19c>)
 8001be0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	lastRPM[ID] = motor_feedback[ID].speed_rpm;
 8001be4:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001be8:	4933      	ldr	r1, [pc, #204]	@ (8001cb8 <calc_M2006_current2RPM_PID+0x190>)
 8001bea:	4613      	mov	r3, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	4413      	add	r3, r2
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	440b      	add	r3, r1
 8001bf4:	3302      	adds	r3, #2
 8001bf6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001bfa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001bfe:	4611      	mov	r1, r2
 8001c00:	4a2e      	ldr	r2, [pc, #184]	@ (8001cbc <calc_M2006_current2RPM_PID+0x194>)
 8001c02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	//if(iRPM[ID] >= 3000) {iRPM[ID] = 3000;}
	return_current_val = (preset.kP * errRPM[ID]) + (preset.kI * iRPM[ID]) + (preset.kD * dRPM[ID]);
 8001c06:	ed97 7a00 	vldr	s14, [r7]
 8001c0a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001c0e:	4a2d      	ldr	r2, [pc, #180]	@ (8001cc4 <calc_M2006_current2RPM_PID+0x19c>)
 8001c10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c14:	ee07 3a90 	vmov	s15, r3
 8001c18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c20:	edd7 6a01 	vldr	s13, [r7, #4]
 8001c24:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001c28:	4a22      	ldr	r2, [pc, #136]	@ (8001cb4 <calc_M2006_current2RPM_PID+0x18c>)
 8001c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c2e:	ee07 3a90 	vmov	s15, r3
 8001c32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c3e:	edd7 6a02 	vldr	s13, [r7, #8]
 8001c42:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001c46:	4a1e      	ldr	r2, [pc, #120]	@ (8001cc0 <calc_M2006_current2RPM_PID+0x198>)
 8001c48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c4c:	ee07 3a90 	vmov	s15, r3
 8001c50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c60:	ee17 3a90 	vmov	r3, s15
 8001c64:	617b      	str	r3, [r7, #20]
	sendB2bData(CAN_b2b_B_gyro_ID, motor_feedback[ID].speed_rpm, -5400, 0, 0);
 8001c66:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001c6a:	4913      	ldr	r1, [pc, #76]	@ (8001cb8 <calc_M2006_current2RPM_PID+0x190>)
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	4413      	add	r3, r2
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	440b      	add	r3, r1
 8001c76:	3302      	adds	r3, #2
 8001c78:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	9300      	str	r3, [sp, #0]
 8001c80:	2300      	movs	r3, #0
 8001c82:	4a11      	ldr	r2, [pc, #68]	@ (8001cc8 <calc_M2006_current2RPM_PID+0x1a0>)
 8001c84:	f44f 7089 	mov.w	r0, #274	@ 0x112
 8001c88:	f000 f9b2 	bl	8001ff0 <sendB2bData>
	//apply power limit
	if (return_current_val > 10000) {return_current_val = 10000;}
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001c92:	4293      	cmp	r3, r2
 8001c94:	dd02      	ble.n	8001c9c <calc_M2006_current2RPM_PID+0x174>
 8001c96:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001c9a:	617b      	str	r3, [r7, #20]
	if (return_current_val < -10000) {return_current_val = -10000;}
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	4a0b      	ldr	r2, [pc, #44]	@ (8001ccc <calc_M2006_current2RPM_PID+0x1a4>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	da01      	bge.n	8001ca8 <calc_M2006_current2RPM_PID+0x180>
 8001ca4:	4b09      	ldr	r3, [pc, #36]	@ (8001ccc <calc_M2006_current2RPM_PID+0x1a4>)
 8001ca6:	617b      	str	r3, [r7, #20]
	return return_current_val;
 8001ca8:	697b      	ldr	r3, [r7, #20]
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	371c      	adds	r7, #28
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd90      	pop	{r4, r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000378 	.word	0x20000378
 8001cb8:	200002a0 	.word	0x200002a0
 8001cbc:	20000320 	.word	0x20000320
 8001cc0:	2000034c 	.word	0x2000034c
 8001cc4:	200003a4 	.word	0x200003a4
 8001cc8:	ffffeae8 	.word	0xffffeae8
 8001ccc:	ffffd8f0 	.word	0xffffd8f0

08001cd0 <calc_voltage2RPM_PID>:

int32_t calc_voltage2RPM_PID(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 8001cd0:	b590      	push	{r4, r7, lr}
 8001cd2:	b087      	sub	sp, #28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	460a      	mov	r2, r1
 8001cda:	eef0 6a40 	vmov.f32	s13, s0
 8001cde:	eeb0 7a60 	vmov.f32	s14, s1
 8001ce2:	eef0 7a41 	vmov.f32	s15, s2
 8001ce6:	73fb      	strb	r3, [r7, #15]
 8001ce8:	4613      	mov	r3, r2
 8001cea:	81bb      	strh	r3, [r7, #12]
 8001cec:	edc7 6a00 	vstr	s13, [r7]
 8001cf0:	ed87 7a01 	vstr	s14, [r7, #4]
 8001cf4:	edc7 7a02 	vstr	s15, [r7, #8]
	int32_t return_voltage_val = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	617b      	str	r3, [r7, #20]
	int8_t ID = motorID - 1;                                                                // god forbid 0 indexing
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	74fb      	strb	r3, [r7, #19]
	iRPM[ID] += RPMtarget - motor_feedback[ID].speed_rpm;      // add to integral term
 8001d04:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001d08:	4a57      	ldr	r2, [pc, #348]	@ (8001e68 <calc_voltage2RPM_PID+0x198>)
 8001d0a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001d0e:	f9b7 000c 	ldrsh.w	r0, [r7, #12]
 8001d12:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001d16:	4c55      	ldr	r4, [pc, #340]	@ (8001e6c <calc_voltage2RPM_PID+0x19c>)
 8001d18:	4613      	mov	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4413      	add	r3, r2
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	4423      	add	r3, r4
 8001d22:	3302      	adds	r3, #2
 8001d24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d28:	1ac2      	subs	r2, r0, r3
 8001d2a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001d2e:	440a      	add	r2, r1
 8001d30:	494d      	ldr	r1, [pc, #308]	@ (8001e68 <calc_voltage2RPM_PID+0x198>)
 8001d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	dRPM[ID] = lastRPM[ID] - motor_feedback[ID].speed_rpm;       // update derivative term
 8001d36:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001d3a:	4a4d      	ldr	r2, [pc, #308]	@ (8001e70 <calc_voltage2RPM_PID+0x1a0>)
 8001d3c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001d40:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001d44:	4849      	ldr	r0, [pc, #292]	@ (8001e6c <calc_voltage2RPM_PID+0x19c>)
 8001d46:	4613      	mov	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	4413      	add	r3, r2
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	4403      	add	r3, r0
 8001d50:	3302      	adds	r3, #2
 8001d52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d56:	461a      	mov	r2, r3
 8001d58:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001d5c:	1a8a      	subs	r2, r1, r2
 8001d5e:	4945      	ldr	r1, [pc, #276]	@ (8001e74 <calc_voltage2RPM_PID+0x1a4>)
 8001d60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	errRPM[ID] = RPMtarget - motor_feedback[ID].speed_rpm;     // update proportional term
 8001d64:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001d68:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001d6c:	483f      	ldr	r0, [pc, #252]	@ (8001e6c <calc_voltage2RPM_PID+0x19c>)
 8001d6e:	4613      	mov	r3, r2
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	4413      	add	r3, r2
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	4403      	add	r3, r0
 8001d78:	3302      	adds	r3, #2
 8001d7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d7e:	461a      	mov	r2, r3
 8001d80:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001d84:	1a8a      	subs	r2, r1, r2
 8001d86:	493c      	ldr	r1, [pc, #240]	@ (8001e78 <calc_voltage2RPM_PID+0x1a8>)
 8001d88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	usart_printf("%d %d\r\n", getMotorRPM(5), 0);
 8001d8c:	2005      	movs	r0, #5
 8001d8e:	f000 f915 	bl	8001fbc <getMotorRPM>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2200      	movs	r2, #0
 8001d96:	4619      	mov	r1, r3
 8001d98:	4838      	ldr	r0, [pc, #224]	@ (8001e7c <calc_voltage2RPM_PID+0x1ac>)
 8001d9a:	f000 f961 	bl	8002060 <usart_printf>
	lastRPM[ID] = motor_feedback[ID].speed_rpm;
 8001d9e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001da2:	4932      	ldr	r1, [pc, #200]	@ (8001e6c <calc_voltage2RPM_PID+0x19c>)
 8001da4:	4613      	mov	r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4413      	add	r3, r2
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	440b      	add	r3, r1
 8001dae:	3302      	adds	r3, #2
 8001db0:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001db4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001db8:	4611      	mov	r1, r2
 8001dba:	4a2d      	ldr	r2, [pc, #180]	@ (8001e70 <calc_voltage2RPM_PID+0x1a0>)
 8001dbc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	if (iRPM[ID] >= 3400) {iRPM[ID] = 2600;}
 8001dc0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001dc4:	4a28      	ldr	r2, [pc, #160]	@ (8001e68 <calc_voltage2RPM_PID+0x198>)
 8001dc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dca:	f640 5247 	movw	r2, #3399	@ 0xd47
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	dd06      	ble.n	8001de0 <calc_voltage2RPM_PID+0x110>
 8001dd2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001dd6:	4a24      	ldr	r2, [pc, #144]	@ (8001e68 <calc_voltage2RPM_PID+0x198>)
 8001dd8:	f640 2128 	movw	r1, #2600	@ 0xa28
 8001ddc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	return_voltage_val = (preset.kP * errRPM[ID]) + (preset.kI * iRPM[ID]) + (preset.kD * dRPM[ID]);
 8001de0:	ed97 7a00 	vldr	s14, [r7]
 8001de4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001de8:	4a23      	ldr	r2, [pc, #140]	@ (8001e78 <calc_voltage2RPM_PID+0x1a8>)
 8001dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dee:	ee07 3a90 	vmov	s15, r3
 8001df2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001df6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dfa:	edd7 6a01 	vldr	s13, [r7, #4]
 8001dfe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001e02:	4a19      	ldr	r2, [pc, #100]	@ (8001e68 <calc_voltage2RPM_PID+0x198>)
 8001e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e08:	ee07 3a90 	vmov	s15, r3
 8001e0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e18:	edd7 6a02 	vldr	s13, [r7, #8]
 8001e1c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001e20:	4a14      	ldr	r2, [pc, #80]	@ (8001e74 <calc_voltage2RPM_PID+0x1a4>)
 8001e22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e26:	ee07 3a90 	vmov	s15, r3
 8001e2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e3a:	ee17 3a90 	vmov	r3, s15
 8001e3e:	617b      	str	r3, [r7, #20]
	//apply power limit
	if (return_voltage_val > 25000) {return_voltage_val = 25000;}
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8001e46:	4293      	cmp	r3, r2
 8001e48:	dd02      	ble.n	8001e50 <calc_voltage2RPM_PID+0x180>
 8001e4a:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8001e4e:	617b      	str	r3, [r7, #20]
	if (return_voltage_val < -25000) {return_voltage_val = -25000;}
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	4a0b      	ldr	r2, [pc, #44]	@ (8001e80 <calc_voltage2RPM_PID+0x1b0>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	da01      	bge.n	8001e5c <calc_voltage2RPM_PID+0x18c>
 8001e58:	4b09      	ldr	r3, [pc, #36]	@ (8001e80 <calc_voltage2RPM_PID+0x1b0>)
 8001e5a:	617b      	str	r3, [r7, #20]

	return return_voltage_val;
 8001e5c:	697b      	ldr	r3, [r7, #20]
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	371c      	adds	r7, #28
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd90      	pop	{r4, r7, pc}
 8001e66:	bf00      	nop
 8001e68:	20000378 	.word	0x20000378
 8001e6c:	200002a0 	.word	0x200002a0
 8001e70:	20000320 	.word	0x20000320
 8001e74:	2000034c 	.word	0x2000034c
 8001e78:	200003a4 	.word	0x200003a4
 8001e7c:	08010670 	.word	0x08010670
 8001e80:	ffff9e58 	.word	0xffff9e58

08001e84 <setM3508RPM>:
	return return_voltage_val;
}

// DO NOT use current ctrl and voltage ctrl concurrently for GM6020

void setM3508RPM(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	460a      	mov	r2, r1
 8001e8e:	eef0 6a40 	vmov.f32	s13, s0
 8001e92:	eeb0 7a60 	vmov.f32	s14, s1
 8001e96:	eef0 7a41 	vmov.f32	s15, s2
 8001e9a:	73fb      	strb	r3, [r7, #15]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	81bb      	strh	r3, [r7, #12]
 8001ea0:	edc7 6a00 	vstr	s13, [r7]
 8001ea4:	ed87 7a01 	vstr	s14, [r7, #4]
 8001ea8:	edc7 7a02 	vstr	s15, [r7, #8]
	set_M3508_current(motorID, calc_current2RPM_PID(motorID, RPMtarget, preset));
 8001eac:	edd7 6a00 	vldr	s13, [r7]
 8001eb0:	ed97 7a01 	vldr	s14, [r7, #4]
 8001eb4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001eb8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001ebc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ec0:	eeb0 0a66 	vmov.f32	s0, s13
 8001ec4:	eef0 0a47 	vmov.f32	s1, s14
 8001ec8:	eeb0 1a67 	vmov.f32	s2, s15
 8001ecc:	4611      	mov	r1, r2
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff fd6c 	bl	80019ac <calc_current2RPM_PID>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	b21a      	sxth	r2, r3
 8001ed8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001edc:	4611      	mov	r1, r2
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7ff fcdc 	bl	800189c <set_M3508_current>
}
 8001ee4:	bf00      	nop
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <setGM6020voltageRPM>:

void setGM6020currentRPM(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
	set_GM6020_current(motorID, calc_current2RPM_PID(motorID, RPMtarget, preset));
}

void setGM6020voltageRPM(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	460a      	mov	r2, r1
 8001ef6:	eef0 6a40 	vmov.f32	s13, s0
 8001efa:	eeb0 7a60 	vmov.f32	s14, s1
 8001efe:	eef0 7a41 	vmov.f32	s15, s2
 8001f02:	73fb      	strb	r3, [r7, #15]
 8001f04:	4613      	mov	r3, r2
 8001f06:	81bb      	strh	r3, [r7, #12]
 8001f08:	edc7 6a00 	vstr	s13, [r7]
 8001f0c:	ed87 7a01 	vstr	s14, [r7, #4]
 8001f10:	edc7 7a02 	vstr	s15, [r7, #8]
	set_GM6020_voltage(motorID, calc_voltage2RPM_PID(motorID, RPMtarget, preset));
 8001f14:	edd7 6a00 	vldr	s13, [r7]
 8001f18:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f20:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001f24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f28:	eeb0 0a66 	vmov.f32	s0, s13
 8001f2c:	eef0 0a47 	vmov.f32	s1, s14
 8001f30:	eeb0 1a67 	vmov.f32	s2, s15
 8001f34:	4611      	mov	r1, r2
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7ff feca 	bl	8001cd0 <calc_voltage2RPM_PID>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	b21a      	sxth	r2, r3
 8001f40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f44:	4611      	mov	r1, r2
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff fcee 	bl	8001928 <set_GM6020_voltage>
}
 8001f4c:	bf00      	nop
 8001f4e:	3710      	adds	r7, #16
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <setM2006RPM>:

void setGM6020voltagePosition(int8_t motorID, int16_t position, PID_preset_t preset) {
	set_GM6020_voltage(motorID, calc_voltage2Position_PID(motorID, position, preset));
}

void setM2006RPM(int8_t motorID, int16_t RPMtarget, PID_preset_t preset) {
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	460a      	mov	r2, r1
 8001f5e:	eef0 6a40 	vmov.f32	s13, s0
 8001f62:	eeb0 7a60 	vmov.f32	s14, s1
 8001f66:	eef0 7a41 	vmov.f32	s15, s2
 8001f6a:	73fb      	strb	r3, [r7, #15]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	81bb      	strh	r3, [r7, #12]
 8001f70:	edc7 6a00 	vstr	s13, [r7]
 8001f74:	ed87 7a01 	vstr	s14, [r7, #4]
 8001f78:	edc7 7a02 	vstr	s15, [r7, #8]
	set_M3508_current(motorID, calc_M2006_current2RPM_PID(motorID, RPMtarget, preset));
 8001f7c:	edd7 6a00 	vldr	s13, [r7]
 8001f80:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f84:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f88:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001f8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f90:	eeb0 0a66 	vmov.f32	s0, s13
 8001f94:	eef0 0a47 	vmov.f32	s1, s14
 8001f98:	eeb0 1a67 	vmov.f32	s2, s15
 8001f9c:	4611      	mov	r1, r2
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff fdc2 	bl	8001b28 <calc_M2006_current2RPM_PID>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	b21a      	sxth	r2, r3
 8001fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fac:	4611      	mov	r1, r2
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7ff fc74 	bl	800189c <set_M3508_current>
}
 8001fb4:	bf00      	nop
 8001fb6:	3710      	adds	r7, #16
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <getMotorRPM>:

uint16_t getMotorPosition(int8_t motorID) {
	return motor_feedback[motorID-1].motor_position;
}

int16_t getMotorRPM(int8_t motorID) {
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	71fb      	strb	r3, [r7, #7]
	return motor_feedback[motorID-1].speed_rpm;
 8001fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fca:	1e5a      	subs	r2, r3, #1
 8001fcc:	4907      	ldr	r1, [pc, #28]	@ (8001fec <getMotorRPM+0x30>)
 8001fce:	4613      	mov	r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	4413      	add	r3, r2
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	440b      	add	r3, r1
 8001fd8:	3302      	adds	r3, #2
 8001fda:	f9b3 3000 	ldrsh.w	r3, [r3]
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	200002a0 	.word	0x200002a0

08001ff0 <sendB2bData>:

void setB2bID (can_msg_id_e canID) {
	boardID = canID;
}

void sendB2bData(can_msg_id_e canID, int16_t data1, int16_t data2, int16_t data3, int16_t data4) {
 8001ff0:	b590      	push	{r4, r7, lr}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af02      	add	r7, sp, #8
 8001ff6:	4604      	mov	r4, r0
 8001ff8:	4608      	mov	r0, r1
 8001ffa:	4611      	mov	r1, r2
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	4623      	mov	r3, r4
 8002000:	80fb      	strh	r3, [r7, #6]
 8002002:	4603      	mov	r3, r0
 8002004:	80bb      	strh	r3, [r7, #4]
 8002006:	460b      	mov	r3, r1
 8002008:	807b      	strh	r3, [r7, #2]
 800200a:	4613      	mov	r3, r2
 800200c:	803b      	strh	r3, [r7, #0]
	CAN1_cmd_b2b(canID, data1, data2, data3, data4);
 800200e:	f9b7 4000 	ldrsh.w	r4, [r7]
 8002012:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002016:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800201a:	88f8      	ldrh	r0, [r7, #6]
 800201c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	4623      	mov	r3, r4
 8002024:	f7ff fb8a 	bl	800173c <CAN1_cmd_b2b>
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	bd90      	pop	{r4, r7, pc}

08002030 <usart_Init>:
remote_control_t remote_control;
custom_client_data_t custom_client_data;

uint8_t mainHeaderOffset = 5;

void usart_Init(void) {
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RxBuff_1, 256);
 8002034:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002038:	4905      	ldr	r1, [pc, #20]	@ (8002050 <usart_Init+0x20>)
 800203a:	4806      	ldr	r0, [pc, #24]	@ (8002054 <usart_Init+0x24>)
 800203c:	f007 fb5c 	bl	80096f8 <HAL_UARTEx_ReceiveToIdle_DMA>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBuff_2, 256);
 8002040:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002044:	4904      	ldr	r1, [pc, #16]	@ (8002058 <usart_Init+0x28>)
 8002046:	4805      	ldr	r0, [pc, #20]	@ (800205c <usart_Init+0x2c>)
 8002048:	f007 fb56 	bl	80096f8 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}
 8002050:	20000414 	.word	0x20000414
 8002054:	200009d0 	.word	0x200009d0
 8002058:	20000514 	.word	0x20000514
 800205c:	20000a58 	.word	0x20000a58

08002060 <usart_printf>:

void usart_printf(const char *fmt,...) {
 8002060:	b40f      	push	{r0, r1, r2, r3}
 8002062:	b580      	push	{r7, lr}
 8002064:	af00      	add	r7, sp, #0
    static uint8_t tx_buf[256] = {0};
    static va_list ap;
    static uint16_t len;
    va_start(ap, fmt);
 8002066:	f107 030c 	add.w	r3, r7, #12
 800206a:	4a0c      	ldr	r2, [pc, #48]	@ (800209c <usart_printf+0x3c>)
 800206c:	6013      	str	r3, [r2, #0]
    len = vsprintf((char *)tx_buf, fmt, ap);           //return length of string
 800206e:	4b0b      	ldr	r3, [pc, #44]	@ (800209c <usart_printf+0x3c>)
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	68b9      	ldr	r1, [r7, #8]
 8002074:	480a      	ldr	r0, [pc, #40]	@ (80020a0 <usart_printf+0x40>)
 8002076:	f00c f97f 	bl	800e378 <vsiprintf>
 800207a:	4603      	mov	r3, r0
 800207c:	b29a      	uxth	r2, r3
 800207e:	4b09      	ldr	r3, [pc, #36]	@ (80020a4 <usart_printf+0x44>)
 8002080:	801a      	strh	r2, [r3, #0]
    va_end(ap);
    HAL_UART_Transmit_DMA(&huart1, tx_buf, len);
 8002082:	4b08      	ldr	r3, [pc, #32]	@ (80020a4 <usart_printf+0x44>)
 8002084:	881b      	ldrh	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	4905      	ldr	r1, [pc, #20]	@ (80020a0 <usart_printf+0x40>)
 800208a:	4807      	ldr	r0, [pc, #28]	@ (80020a8 <usart_printf+0x48>)
 800208c:	f007 fab6 	bl	80095fc <HAL_UART_Transmit_DMA>
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002098:	b004      	add	sp, #16
 800209a:	4770      	bx	lr
 800209c:	2000064c 	.word	0x2000064c
 80020a0:	20000650 	.word	0x20000650
 80020a4:	20000750 	.word	0x20000750
 80020a8:	200009d0 	.word	0x200009d0

080020ac <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	460b      	mov	r3, r1
 80020b6:	807b      	strh	r3, [r7, #2]
	if (huart == &huart6) {
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a2d      	ldr	r2, [pc, #180]	@ (8002170 <HAL_UARTEx_RxEventCallback+0xc4>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d152      	bne.n	8002166 <HAL_UARTEx_RxEventCallback+0xba>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBuff_2, 256);
 80020c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020c4:	492b      	ldr	r1, [pc, #172]	@ (8002174 <HAL_UARTEx_RxEventCallback+0xc8>)
 80020c6:	482a      	ldr	r0, [pc, #168]	@ (8002170 <HAL_UARTEx_RxEventCallback+0xc4>)
 80020c8:	f007 fb16 	bl	80096f8 <HAL_UARTEx_ReceiveToIdle_DMA>
		uint16_t RxBuff16 = ((uint16_t) RxBuff_2[5] << 8) | RxBuff_2[6];
 80020cc:	4b29      	ldr	r3, [pc, #164]	@ (8002174 <HAL_UARTEx_RxEventCallback+0xc8>)
 80020ce:	795b      	ldrb	r3, [r3, #5]
 80020d0:	021b      	lsls	r3, r3, #8
 80020d2:	b21a      	sxth	r2, r3
 80020d4:	4b27      	ldr	r3, [pc, #156]	@ (8002174 <HAL_UARTEx_RxEventCallback+0xc8>)
 80020d6:	799b      	ldrb	r3, [r3, #6]
 80020d8:	b21b      	sxth	r3, r3
 80020da:	4313      	orrs	r3, r2
 80020dc:	b21b      	sxth	r3, r3
 80020de:	81fb      	strh	r3, [r7, #14]
		//usart_printf("callback triggered at %d | %d | %d | %d || %d \r\n", RxBuff_2[0], RxBuff_2[1], RxBuff_2[2], RxBuff_2[3], RxBuff16);
		switch (RxBuff16) {
 80020e0:	89fb      	ldrh	r3, [r7, #14]
 80020e2:	f240 2202 	movw	r2, #514	@ 0x202
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d036      	beq.n	8002158 <HAL_UARTEx_RxEventCallback+0xac>
 80020ea:	f240 2202 	movw	r2, #514	@ 0x202
 80020ee:	4293      	cmp	r3, r2
 80020f0:	dc38      	bgt.n	8002164 <HAL_UARTEx_RxEventCallback+0xb8>
 80020f2:	f240 2201 	movw	r2, #513	@ 0x201
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d028      	beq.n	800214c <HAL_UARTEx_RxEventCallback+0xa0>
 80020fa:	f240 2201 	movw	r2, #513	@ 0x201
 80020fe:	4293      	cmp	r3, r2
 8002100:	dc30      	bgt.n	8002164 <HAL_UARTEx_RxEventCallback+0xb8>
 8002102:	f5b3 7f83 	cmp.w	r3, #262	@ 0x106
 8002106:	da2d      	bge.n	8002164 <HAL_UARTEx_RxEventCallback+0xb8>
 8002108:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800210c:	da1e      	bge.n	800214c <HAL_UARTEx_RxEventCallback+0xa0>
 800210e:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8002112:	dc27      	bgt.n	8002164 <HAL_UARTEx_RxEventCallback+0xb8>
 8002114:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002118:	dc18      	bgt.n	800214c <HAL_UARTEx_RxEventCallback+0xa0>
 800211a:	2b03      	cmp	r3, #3
 800211c:	d010      	beq.n	8002140 <HAL_UARTEx_RxEventCallback+0x94>
 800211e:	2b03      	cmp	r3, #3
 8002120:	dc20      	bgt.n	8002164 <HAL_UARTEx_RxEventCallback+0xb8>
 8002122:	2b01      	cmp	r3, #1
 8002124:	d002      	beq.n	800212c <HAL_UARTEx_RxEventCallback+0x80>
 8002126:	2b02      	cmp	r3, #2
 8002128:	d006      	beq.n	8002138 <HAL_UARTEx_RxEventCallback+0x8c>
		    case MINIMAP_DATA_HEADER: {}
		    case CUSTOM_INFO_HEADER: {}

		    default: {
		    	//usart_printf("no match \r\n");
		        break;
 800212a:	e01b      	b.n	8002164 <HAL_UARTEx_RxEventCallback+0xb8>
		    	memcpy(&game_status, (RxBuff_2 + frame_header_offset), game_status_len);
 800212c:	4b12      	ldr	r3, [pc, #72]	@ (8002178 <HAL_UARTEx_RxEventCallback+0xcc>)
 800212e:	220b      	movs	r2, #11
 8002130:	4619      	mov	r1, r3
 8002132:	4812      	ldr	r0, [pc, #72]	@ (800217c <HAL_UARTEx_RxEventCallback+0xd0>)
 8002134:	f00c f9b9 	bl	800e4aa <memcpy>
		    	memcpy(&game_result, (RxBuff_2 + frame_header_offset), game_result_len);
 8002138:	4b0f      	ldr	r3, [pc, #60]	@ (8002178 <HAL_UARTEx_RxEventCallback+0xcc>)
 800213a:	781a      	ldrb	r2, [r3, #0]
 800213c:	4b10      	ldr	r3, [pc, #64]	@ (8002180 <HAL_UARTEx_RxEventCallback+0xd4>)
 800213e:	701a      	strb	r2, [r3, #0]
		    	memcpy(&robot_status, (RxBuff_2 + frame_header_offset), robot_status_len);
 8002140:	4b0d      	ldr	r3, [pc, #52]	@ (8002178 <HAL_UARTEx_RxEventCallback+0xcc>)
 8002142:	220d      	movs	r2, #13
 8002144:	4619      	mov	r1, r3
 8002146:	480f      	ldr	r0, [pc, #60]	@ (8002184 <HAL_UARTEx_RxEventCallback+0xd8>)
 8002148:	f00c f9af 	bl	800e4aa <memcpy>
		    	memcpy(&robot_status, (RxBuff_2 + frame_header_offset), robot_status_len);
 800214c:	4b0a      	ldr	r3, [pc, #40]	@ (8002178 <HAL_UARTEx_RxEventCallback+0xcc>)
 800214e:	220d      	movs	r2, #13
 8002150:	4619      	mov	r1, r3
 8002152:	480c      	ldr	r0, [pc, #48]	@ (8002184 <HAL_UARTEx_RxEventCallback+0xd8>)
 8002154:	f00c f9a9 	bl	800e4aa <memcpy>
		    	memcpy(&power_heat_data, (RxBuff_2 + frame_header_offset), power_heat_data_len);
 8002158:	4b07      	ldr	r3, [pc, #28]	@ (8002178 <HAL_UARTEx_RxEventCallback+0xcc>)
 800215a:	2210      	movs	r2, #16
 800215c:	4619      	mov	r1, r3
 800215e:	480a      	ldr	r0, [pc, #40]	@ (8002188 <HAL_UARTEx_RxEventCallback+0xdc>)
 8002160:	f00c f9a3 	bl	800e4aa <memcpy>
		        break;
 8002164:	bf00      	nop
		    }
		}
	}
}
 8002166:	bf00      	nop
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	20000a58 	.word	0x20000a58
 8002174:	20000514 	.word	0x20000514
 8002178:	2000051b 	.word	0x2000051b
 800217c:	20000618 	.word	0x20000618
 8002180:	20000628 	.word	0x20000628
 8002184:	2000062c 	.word	0x2000062c
 8002188:	2000063c 	.word	0x2000063c

0800218c <can_filter_init>:

extern CAN_HandleTypeDef hcan1;
extern CAN_HandleTypeDef hcan2;
// extern CAN_HandleTypeDef hcan2;

void can_filter_init(void) {                      // filtering mask code taken from DJI, doesn't actually filter anything
 800218c:	b580      	push	{r7, lr}
 800218e:	b08a      	sub	sp, #40	@ 0x28
 8002190:	af00      	add	r7, sp, #0
    CAN_FilterTypeDef can_filter_st;
    can_filter_st.FilterActivation = ENABLE;
 8002192:	2301      	movs	r3, #1
 8002194:	623b      	str	r3, [r7, #32]
    can_filter_st.FilterMode = CAN_FILTERMODE_IDMASK;
 8002196:	2300      	movs	r3, #0
 8002198:	61bb      	str	r3, [r7, #24]
    can_filter_st.FilterScale = CAN_FILTERSCALE_32BIT;
 800219a:	2301      	movs	r3, #1
 800219c:	61fb      	str	r3, [r7, #28]
    can_filter_st.FilterIdHigh = 0x0000;
 800219e:	2300      	movs	r3, #0
 80021a0:	603b      	str	r3, [r7, #0]
    can_filter_st.FilterIdLow = 0x0000;
 80021a2:	2300      	movs	r3, #0
 80021a4:	607b      	str	r3, [r7, #4]
    can_filter_st.FilterMaskIdHigh = 0x0000;
 80021a6:	2300      	movs	r3, #0
 80021a8:	60bb      	str	r3, [r7, #8]
    can_filter_st.FilterMaskIdLow = 0x0000;
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
    can_filter_st.FilterBank = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	617b      	str	r3, [r7, #20]
    can_filter_st.FilterFIFOAssignment = CAN_RX_FIFO0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	613b      	str	r3, [r7, #16]
    HAL_CAN_ConfigFilter(&hcan1, &can_filter_st);
 80021b6:	463b      	mov	r3, r7
 80021b8:	4619      	mov	r1, r3
 80021ba:	480f      	ldr	r0, [pc, #60]	@ (80021f8 <can_filter_init+0x6c>)
 80021bc:	f002 feac 	bl	8004f18 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan1);
 80021c0:	480d      	ldr	r0, [pc, #52]	@ (80021f8 <can_filter_init+0x6c>)
 80021c2:	f002 ff89 	bl	80050d8 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80021c6:	2102      	movs	r1, #2
 80021c8:	480b      	ldr	r0, [pc, #44]	@ (80021f8 <can_filter_init+0x6c>)
 80021ca:	f003 f9b6 	bl	800553a <HAL_CAN_ActivateNotification>

    can_filter_st.SlaveStartFilterBank = 14;
 80021ce:	230e      	movs	r3, #14
 80021d0:	627b      	str	r3, [r7, #36]	@ 0x24
    can_filter_st.FilterBank = 14;
 80021d2:	230e      	movs	r3, #14
 80021d4:	617b      	str	r3, [r7, #20]
    HAL_CAN_ConfigFilter(&hcan2, &can_filter_st);
 80021d6:	463b      	mov	r3, r7
 80021d8:	4619      	mov	r1, r3
 80021da:	4808      	ldr	r0, [pc, #32]	@ (80021fc <can_filter_init+0x70>)
 80021dc:	f002 fe9c 	bl	8004f18 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan2);
 80021e0:	4806      	ldr	r0, [pc, #24]	@ (80021fc <can_filter_init+0x70>)
 80021e2:	f002 ff79 	bl	80050d8 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 80021e6:	2102      	movs	r1, #2
 80021e8:	4804      	ldr	r0, [pc, #16]	@ (80021fc <can_filter_init+0x70>)
 80021ea:	f003 f9a6 	bl	800553a <HAL_CAN_ActivateNotification>
}
 80021ee:	bf00      	nop
 80021f0:	3728      	adds	r7, #40	@ 0x28
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200007b4 	.word	0x200007b4
 80021fc:	200007dc 	.word	0x200007dc

08002200 <imu_pwm_set>:
#include "bsp_imu_pwm.h"
#include "main.h"

void imu_pwm_set(uint16_t pwm)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	80fb      	strh	r3, [r7, #6]
    TIM10->CCR1 = (pwm);
 800220a:	4a04      	ldr	r2, [pc, #16]	@ (800221c <imu_pwm_set+0x1c>)
 800220c:	88fb      	ldrh	r3, [r7, #6]
 800220e:	6353      	str	r3, [r2, #52]	@ 0x34

}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr
 800221c:	40014400 	.word	0x40014400

08002220 <RC_init>:
#include "main.h"

extern UART_HandleTypeDef huart3;
extern DMA_HandleTypeDef hdma_usart3_rx;

void RC_init(uint8_t *rx1_buf, uint8_t *rx2_buf, uint16_t dma_buf_num) {
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	4613      	mov	r3, r2
 800222c:	80fb      	strh	r3, [r7, #6]
    SET_BIT(huart3.Instance->CR3, USART_CR3_DMAR);                 //enable the DMA transfer for the receiver request
 800222e:	4b27      	ldr	r3, [pc, #156]	@ (80022cc <RC_init+0xac>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	695a      	ldr	r2, [r3, #20]
 8002234:	4b25      	ldr	r3, [pc, #148]	@ (80022cc <RC_init+0xac>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800223c:	615a      	str	r2, [r3, #20]
    __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);                  //enalbe idle interrupt
 800223e:	4b23      	ldr	r3, [pc, #140]	@ (80022cc <RC_init+0xac>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	68da      	ldr	r2, [r3, #12]
 8002244:	4b21      	ldr	r3, [pc, #132]	@ (80022cc <RC_init+0xac>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f042 0210 	orr.w	r2, r2, #16
 800224c:	60da      	str	r2, [r3, #12]
    __HAL_DMA_DISABLE(&hdma_usart3_rx);                   //disable DMA
 800224e:	4b20      	ldr	r3, [pc, #128]	@ (80022d0 <RC_init+0xb0>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4b1e      	ldr	r3, [pc, #120]	@ (80022d0 <RC_init+0xb0>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f022 0201 	bic.w	r2, r2, #1
 800225c:	601a      	str	r2, [r3, #0]
    while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN) {
 800225e:	e007      	b.n	8002270 <RC_init+0x50>
        __HAL_DMA_DISABLE(&hdma_usart3_rx);
 8002260:	4b1b      	ldr	r3, [pc, #108]	@ (80022d0 <RC_init+0xb0>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	4b1a      	ldr	r3, [pc, #104]	@ (80022d0 <RC_init+0xb0>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f022 0201 	bic.w	r2, r2, #1
 800226e:	601a      	str	r2, [r3, #0]
    while(hdma_usart3_rx.Instance->CR & DMA_SxCR_EN) {
 8002270:	4b17      	ldr	r3, [pc, #92]	@ (80022d0 <RC_init+0xb0>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f0      	bne.n	8002260 <RC_init+0x40>
    }
    hdma_usart3_rx.Instance->PAR = (uint32_t) & (USART3->DR);                   //memory buffer 1
 800227e:	4b14      	ldr	r3, [pc, #80]	@ (80022d0 <RC_init+0xb0>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a14      	ldr	r2, [pc, #80]	@ (80022d4 <RC_init+0xb4>)
 8002284:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Instance->M0AR = (uint32_t)(rx1_buf);                 //memory buffer 2
 8002286:	4b12      	ldr	r3, [pc, #72]	@ (80022d0 <RC_init+0xb0>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68fa      	ldr	r2, [r7, #12]
 800228c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Instance->M1AR = (uint32_t)(rx2_buf);                  //data length
 800228e:	4b10      	ldr	r3, [pc, #64]	@ (80022d0 <RC_init+0xb0>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68ba      	ldr	r2, [r7, #8]
 8002294:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Instance->NDTR = dma_buf_num;                 //enable double memory buffer
 8002296:	4b0e      	ldr	r3, [pc, #56]	@ (80022d0 <RC_init+0xb0>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	88fa      	ldrh	r2, [r7, #6]
 800229c:	605a      	str	r2, [r3, #4]
    SET_BIT(hdma_usart3_rx.Instance->CR, DMA_SxCR_DBM);
 800229e:	4b0c      	ldr	r3, [pc, #48]	@ (80022d0 <RC_init+0xb0>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	4b0a      	ldr	r3, [pc, #40]	@ (80022d0 <RC_init+0xb0>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80022ac:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(&hdma_usart3_rx);                 //enable DMA
 80022ae:	4b08      	ldr	r3, [pc, #32]	@ (80022d0 <RC_init+0xb0>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4b06      	ldr	r3, [pc, #24]	@ (80022d0 <RC_init+0xb0>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f042 0201 	orr.w	r2, r2, #1
 80022bc:	601a      	str	r2, [r3, #0]
}
 80022be:	bf00      	nop
 80022c0:	3714      	adds	r7, #20
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	20000a14 	.word	0x20000a14
 80022d0:	20000b5c 	.word	0x20000b5c
 80022d4:	40004804 	.word	0x40004804

080022d8 <imu_temp_control_task>:
  * @brief          bmi088�¶ȿ���
  * @param[in]      argument: NULL
  * @retval         none
  */
void imu_temp_control_task(void const * argument)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
    osDelay(500);
 80022e0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022e4:	f008 fc66 	bl	800abb4 <osDelay>
    //PID init
    PID_init(&imu_temp_pid, PID_POSITION, imu_temp_PID, TEMPERATURE_PID_MAX_OUT, TEMPERATURE_PID_MAX_IOUT);
 80022e8:	eddf 0a28 	vldr	s1, [pc, #160]	@ 800238c <imu_temp_control_task+0xb4>
 80022ec:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 8002390 <imu_temp_control_task+0xb8>
 80022f0:	4a28      	ldr	r2, [pc, #160]	@ (8002394 <imu_temp_control_task+0xbc>)
 80022f2:	2100      	movs	r1, #0
 80022f4:	4828      	ldr	r0, [pc, #160]	@ (8002398 <imu_temp_control_task+0xc0>)
 80022f6:	f001 fa71 	bl	80037dc <PID_init>

    //set spi frequency
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80022fa:	4b28      	ldr	r3, [pc, #160]	@ (800239c <imu_temp_control_task+0xc4>)
 80022fc:	2210      	movs	r2, #16
 80022fe:	61da      	str	r2, [r3, #28]
    
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002300:	4826      	ldr	r0, [pc, #152]	@ (800239c <imu_temp_control_task+0xc4>)
 8002302:	f005 fe90 	bl	8008026 <HAL_SPI_Init>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <imu_temp_control_task+0x38>
    {
        Error_Handler();
 800230c:	f001 fa60 	bl	80037d0 <Error_Handler>
    }
    //get task handle, must enable 'xTaskGetHandle' in cubeMX
    INS_task_local_handler = xTaskGetHandle(pcTaskGetName(NULL));
 8002310:	2000      	movs	r0, #0
 8002312:	f009 fd6d 	bl	800bdf0 <pcTaskGetName>
 8002316:	4603      	mov	r3, r0
 8002318:	4618      	mov	r0, r3
 800231a:	f009 fdfd 	bl	800bf18 <xTaskGetHandle>
 800231e:	4603      	mov	r3, r0
 8002320:	4a1f      	ldr	r2, [pc, #124]	@ (80023a0 <imu_temp_control_task+0xc8>)
 8002322:	6013      	str	r3, [r2, #0]
    imu_start_flag = 1;
 8002324:	4b1f      	ldr	r3, [pc, #124]	@ (80023a4 <imu_temp_control_task+0xcc>)
 8002326:	2201      	movs	r2, #1
 8002328:	701a      	strb	r2, [r3, #0]
    while(1)
    {

        //wait for task waked up
        while (ulTaskNotifyTake(pdTRUE, portMAX_DELAY) != pdPASS) {
 800232a:	bf00      	nop
 800232c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002330:	2001      	movs	r0, #1
 8002332:	f00a fa1d 	bl	800c770 <ulTaskNotifyTake>
 8002336:	4603      	mov	r3, r0
 8002338:	2b01      	cmp	r3, #1
 800233a:	d1f7      	bne.n	800232c <imu_temp_control_task+0x54>

        }
        uint16_t tempPWM;
        //calculate PID
        PID_calc(&imu_temp_pid, IMU_get_temp(), 40.0f);
 800233c:	f7fe ffaa 	bl	8001294 <IMU_get_temp>
 8002340:	eef0 7a40 	vmov.f32	s15, s0
 8002344:	eddf 0a18 	vldr	s1, [pc, #96]	@ 80023a8 <imu_temp_control_task+0xd0>
 8002348:	eeb0 0a67 	vmov.f32	s0, s15
 800234c:	4812      	ldr	r0, [pc, #72]	@ (8002398 <imu_temp_control_task+0xc0>)
 800234e:	f001 fa9c 	bl	800388a <PID_calc>
        if (imu_temp_pid.out < 0.0f)
 8002352:	4b11      	ldr	r3, [pc, #68]	@ (8002398 <imu_temp_control_task+0xc0>)
 8002354:	edd3 7a08 	vldr	s15, [r3, #32]
 8002358:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800235c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002360:	d503      	bpl.n	800236a <imu_temp_control_task+0x92>
        {
            imu_temp_pid.out = 0.0f;
 8002362:	4b0d      	ldr	r3, [pc, #52]	@ (8002398 <imu_temp_control_task+0xc0>)
 8002364:	f04f 0200 	mov.w	r2, #0
 8002368:	621a      	str	r2, [r3, #32]
        }
        tempPWM = (uint16_t)imu_temp_pid.out;
 800236a:	4b0b      	ldr	r3, [pc, #44]	@ (8002398 <imu_temp_control_task+0xc0>)
 800236c:	edd3 7a08 	vldr	s15, [r3, #32]
 8002370:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002374:	ee17 3a90 	vmov	r3, s15
 8002378:	81fb      	strh	r3, [r7, #14]
        IMU_temp_PWM(tempPWM);
 800237a:	89fb      	ldrh	r3, [r7, #14]
 800237c:	4618      	mov	r0, r3
 800237e:	f7ff ff3f 	bl	8002200 <imu_pwm_set>
        osDelay(5);
 8002382:	2005      	movs	r0, #5
 8002384:	f008 fc16 	bl	800abb4 <osDelay>
    {
 8002388:	e7cf      	b.n	800232a <imu_temp_control_task+0x52>
 800238a:	bf00      	nop
 800238c:	45898000 	.word	0x45898000
 8002390:	458ca000 	.word	0x458ca000
 8002394:	08010754 	.word	0x08010754
 8002398:	2000075c 	.word	0x2000075c
 800239c:	20000858 	.word	0x20000858
 80023a0:	20000754 	.word	0x20000754
 80023a4:	20000758 	.word	0x20000758
 80023a8:	42200000 	.word	0x42200000

080023ac <HAL_GPIO_EXTI_Callback>:
    }
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	4603      	mov	r3, r0
 80023b4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == INT1_ACCEL_Pin)
 80023b6:	4b12      	ldr	r3, [pc, #72]	@ (8002400 <HAL_GPIO_EXTI_Callback+0x54>)
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	88fa      	ldrh	r2, [r7, #6]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d11b      	bne.n	80023f8 <HAL_GPIO_EXTI_Callback+0x4c>
    {

        if(imu_start_flag)
 80023c0:	4b10      	ldr	r3, [pc, #64]	@ (8002404 <HAL_GPIO_EXTI_Callback+0x58>)
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d016      	beq.n	80023f8 <HAL_GPIO_EXTI_Callback+0x4c>
        {
            //wake up the task
            if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80023ca:	f00a f943 	bl	800c654 <xTaskGetSchedulerState>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d011      	beq.n	80023f8 <HAL_GPIO_EXTI_Callback+0x4c>
            {
                static BaseType_t xHigherPriorityTaskWoken;
                vTaskNotifyGiveFromISR(INS_task_local_handler, &xHigherPriorityTaskWoken);
 80023d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002408 <HAL_GPIO_EXTI_Callback+0x5c>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	490c      	ldr	r1, [pc, #48]	@ (800240c <HAL_GPIO_EXTI_Callback+0x60>)
 80023da:	4618      	mov	r0, r3
 80023dc:	f00a fa14 	bl	800c808 <vTaskNotifyGiveFromISR>
                portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80023e0:	4b0a      	ldr	r3, [pc, #40]	@ (800240c <HAL_GPIO_EXTI_Callback+0x60>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d007      	beq.n	80023f8 <HAL_GPIO_EXTI_Callback+0x4c>
 80023e8:	4b09      	ldr	r3, [pc, #36]	@ (8002410 <HAL_GPIO_EXTI_Callback+0x64>)
 80023ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	f3bf 8f4f 	dsb	sy
 80023f4:	f3bf 8f6f 	isb	sy
    }
    else if (GPIO_Pin == INT1_GRYO_Pin)
    {

    }
}
 80023f8:	bf00      	nop
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	2000000e 	.word	0x2000000e
 8002404:	20000758 	.word	0x20000758
 8002408:	20000754 	.word	0x20000754
 800240c:	200007a4 	.word	0x200007a4
 8002410:	e000ed04 	.word	0xe000ed04

08002414 <ist8310_init>:
/**
  * @brief          initialize ist8310
  * @param[in]      none
  * @retval         error value
  */
uint8_t ist8310_init(void) {
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
    static const uint8_t wait_time = 150;
    static const uint8_t sleepTime = 50;
    uint8_t res = 0;
 800241a:	2300      	movs	r3, #0
 800241c:	71bb      	strb	r3, [r7, #6]
    uint8_t writeNum = 0;
 800241e:	2300      	movs	r3, #0
 8002420:	71fb      	strb	r3, [r7, #7]

    ist8310_GPIO_init();
 8002422:	f000 f8bd 	bl	80025a0 <ist8310_GPIO_init>
    ist8310_com_init();
 8002426:	f000 f8c2 	bl	80025ae <ist8310_com_init>

    ist8310_RST_L();
 800242a:	f000 f97b 	bl	8002724 <ist8310_RST_L>
    ist8310_delay_ms(sleepTime);
 800242e:	4b30      	ldr	r3, [pc, #192]	@ (80024f0 <ist8310_init+0xdc>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f000 f916 	bl	8002664 <ist8310_delay_ms>
    ist8310_RST_H();
 8002438:	f000 f968 	bl	800270c <ist8310_RST_H>
    ist8310_delay_ms(sleepTime);
 800243c:	4b2c      	ldr	r3, [pc, #176]	@ (80024f0 <ist8310_init+0xdc>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	4618      	mov	r0, r3
 8002442:	f000 f90f 	bl	8002664 <ist8310_delay_ms>

    res = ist8310_IIC_read_single_reg(IST8310_WHO_AM_I);
 8002446:	2000      	movs	r0, #0
 8002448:	f000 f8b8 	bl	80025bc <ist8310_IIC_read_single_reg>
 800244c:	4603      	mov	r3, r0
 800244e:	71bb      	strb	r3, [r7, #6]
    if (res != IST8310_WHO_AM_I_VALUE) {
 8002450:	79bb      	ldrb	r3, [r7, #6]
 8002452:	2b10      	cmp	r3, #16
 8002454:	d001      	beq.n	800245a <ist8310_init+0x46>
        return IST8310_NO_SENSOR;
 8002456:	2340      	movs	r3, #64	@ 0x40
 8002458:	e045      	b.n	80024e6 <ist8310_init+0xd2>
    }
    //set mpu6500 sonsor config and check
    for (writeNum = 0; writeNum < IST8310_WRITE_REG_NUM; writeNum++) {
 800245a:	2300      	movs	r3, #0
 800245c:	71fb      	strb	r3, [r7, #7]
 800245e:	e03e      	b.n	80024de <ist8310_init+0xca>
        ist8310_IIC_write_single_reg(ist8310_write_reg_data_error[writeNum][0], ist8310_write_reg_data_error[writeNum][1]);
 8002460:	79fa      	ldrb	r2, [r7, #7]
 8002462:	4924      	ldr	r1, [pc, #144]	@ (80024f4 <ist8310_init+0xe0>)
 8002464:	4613      	mov	r3, r2
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	4413      	add	r3, r2
 800246a:	440b      	add	r3, r1
 800246c:	7818      	ldrb	r0, [r3, #0]
 800246e:	79fa      	ldrb	r2, [r7, #7]
 8002470:	4920      	ldr	r1, [pc, #128]	@ (80024f4 <ist8310_init+0xe0>)
 8002472:	4613      	mov	r3, r2
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	4413      	add	r3, r2
 8002478:	440b      	add	r3, r1
 800247a:	3301      	adds	r3, #1
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	4619      	mov	r1, r3
 8002480:	f000 f8b8 	bl	80025f4 <ist8310_IIC_write_single_reg>
        ist8310_delay_us(wait_time);
 8002484:	4b1c      	ldr	r3, [pc, #112]	@ (80024f8 <ist8310_init+0xe4>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f000 f8f9 	bl	8002680 <ist8310_delay_us>
        res = ist8310_IIC_read_single_reg(ist8310_write_reg_data_error[writeNum][0]);
 800248e:	79fa      	ldrb	r2, [r7, #7]
 8002490:	4918      	ldr	r1, [pc, #96]	@ (80024f4 <ist8310_init+0xe0>)
 8002492:	4613      	mov	r3, r2
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	4413      	add	r3, r2
 8002498:	440b      	add	r3, r1
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	4618      	mov	r0, r3
 800249e:	f000 f88d 	bl	80025bc <ist8310_IIC_read_single_reg>
 80024a2:	4603      	mov	r3, r0
 80024a4:	71bb      	strb	r3, [r7, #6]
        ist8310_delay_us(wait_time);
 80024a6:	4b14      	ldr	r3, [pc, #80]	@ (80024f8 <ist8310_init+0xe4>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f000 f8e8 	bl	8002680 <ist8310_delay_us>
        if (res != ist8310_write_reg_data_error[writeNum][1]) {
 80024b0:	79fa      	ldrb	r2, [r7, #7]
 80024b2:	4910      	ldr	r1, [pc, #64]	@ (80024f4 <ist8310_init+0xe0>)
 80024b4:	4613      	mov	r3, r2
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	4413      	add	r3, r2
 80024ba:	440b      	add	r3, r1
 80024bc:	3301      	adds	r3, #1
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	79ba      	ldrb	r2, [r7, #6]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d008      	beq.n	80024d8 <ist8310_init+0xc4>
            return ist8310_write_reg_data_error[writeNum][2];
 80024c6:	79fa      	ldrb	r2, [r7, #7]
 80024c8:	490a      	ldr	r1, [pc, #40]	@ (80024f4 <ist8310_init+0xe0>)
 80024ca:	4613      	mov	r3, r2
 80024cc:	005b      	lsls	r3, r3, #1
 80024ce:	4413      	add	r3, r2
 80024d0:	440b      	add	r3, r1
 80024d2:	3302      	adds	r3, #2
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	e006      	b.n	80024e6 <ist8310_init+0xd2>
    for (writeNum = 0; writeNum < IST8310_WRITE_REG_NUM; writeNum++) {
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	3301      	adds	r3, #1
 80024dc:	71fb      	strb	r3, [r7, #7]
 80024de:	79fb      	ldrb	r3, [r7, #7]
 80024e0:	2b03      	cmp	r3, #3
 80024e2:	d9bd      	bls.n	8002460 <ist8310_init+0x4c>
        }
    }
    return IST8310_NO_ERROR;
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	0801076c 	.word	0x0801076c
 80024f4:	08010760 	.word	0x08010760
 80024f8:	0801076d 	.word	0x0801076d

080024fc <ist8310_read_mag>:
/**
  * @brief          read mag magnetic field strength data of IST8310 by I2C
  * @param[out]     mag variable
  * @retval         none
  */
void ist8310_read_mag(float mag[3]) {
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
    uint8_t buf[6];
    int16_t temp_ist8310_data = 0;
 8002504:	2300      	movs	r3, #0
 8002506:	81fb      	strh	r3, [r7, #14]
    //read the "DATAXL" register (0x03)
    ist8310_IIC_read_muli_reg(0x03, buf, 6);
 8002508:	f107 0308 	add.w	r3, r7, #8
 800250c:	2206      	movs	r2, #6
 800250e:	4619      	mov	r1, r3
 8002510:	2003      	movs	r0, #3
 8002512:	f000 f88b 	bl	800262c <ist8310_IIC_read_muli_reg>

    temp_ist8310_data = (int16_t)((buf[1] << 8) | buf[0]);
 8002516:	7a7b      	ldrb	r3, [r7, #9]
 8002518:	021b      	lsls	r3, r3, #8
 800251a:	b21a      	sxth	r2, r3
 800251c:	7a3b      	ldrb	r3, [r7, #8]
 800251e:	b21b      	sxth	r3, r3
 8002520:	4313      	orrs	r3, r2
 8002522:	81fb      	strh	r3, [r7, #14]
    mag[0] = MAG_SEN * temp_ist8310_data;
 8002524:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002528:	ee07 3a90 	vmov	s15, r3
 800252c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002530:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800259c <ist8310_read_mag+0xa0>
 8002534:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	edc3 7a00 	vstr	s15, [r3]
    temp_ist8310_data = (int16_t)((buf[3] << 8) | buf[2]);
 800253e:	7afb      	ldrb	r3, [r7, #11]
 8002540:	021b      	lsls	r3, r3, #8
 8002542:	b21a      	sxth	r2, r3
 8002544:	7abb      	ldrb	r3, [r7, #10]
 8002546:	b21b      	sxth	r3, r3
 8002548:	4313      	orrs	r3, r2
 800254a:	81fb      	strh	r3, [r7, #14]
    mag[1] = MAG_SEN * temp_ist8310_data;
 800254c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002550:	ee07 3a90 	vmov	s15, r3
 8002554:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	3304      	adds	r3, #4
 800255c:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800259c <ist8310_read_mag+0xa0>
 8002560:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002564:	edc3 7a00 	vstr	s15, [r3]
    temp_ist8310_data = (int16_t)((buf[5] << 8) | buf[4]);
 8002568:	7b7b      	ldrb	r3, [r7, #13]
 800256a:	021b      	lsls	r3, r3, #8
 800256c:	b21a      	sxth	r2, r3
 800256e:	7b3b      	ldrb	r3, [r7, #12]
 8002570:	b21b      	sxth	r3, r3
 8002572:	4313      	orrs	r3, r2
 8002574:	81fb      	strh	r3, [r7, #14]
    mag[2] = MAG_SEN * temp_ist8310_data;
 8002576:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800257a:	ee07 3a90 	vmov	s15, r3
 800257e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3308      	adds	r3, #8
 8002586:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 800259c <ist8310_read_mag+0xa0>
 800258a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800258e:	edc3 7a00 	vstr	s15, [r3]
}
 8002592:	bf00      	nop
 8002594:	3710      	adds	r7, #16
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	3e99999a 	.word	0x3e99999a

080025a0 <ist8310_GPIO_init>:
  * @brief          initialize ist8310 gpio.
  * @param[in]      none
  * @retval         none
  */
void ist8310_GPIO_init(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0

}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <ist8310_com_init>:
  * @brief          initialize ist8310 communication interface
  * @param[in]      none
  * @retval         none
  */
void ist8310_com_init(void)
{
 80025ae:	b480      	push	{r7}
 80025b0:	af00      	add	r7, sp, #0
}
 80025b2:	bf00      	nop
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <ist8310_IIC_read_single_reg>:
  * @brief          read a byte of ist8310 by i2c
  * @param[in]      register address
  * @retval         value of the register
  */
uint8_t ist8310_IIC_read_single_reg(uint8_t reg)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b088      	sub	sp, #32
 80025c0:	af04      	add	r7, sp, #16
 80025c2:	4603      	mov	r3, r0
 80025c4:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 80025c6:	2300      	movs	r3, #0
 80025c8:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,&res,1,10);
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	b29a      	uxth	r2, r3
 80025ce:	230a      	movs	r3, #10
 80025d0:	9302      	str	r3, [sp, #8]
 80025d2:	2301      	movs	r3, #1
 80025d4:	9301      	str	r3, [sp, #4]
 80025d6:	f107 030f 	add.w	r3, r7, #15
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	2301      	movs	r3, #1
 80025de:	211c      	movs	r1, #28
 80025e0:	4803      	ldr	r0, [pc, #12]	@ (80025f0 <ist8310_IIC_read_single_reg+0x34>)
 80025e2:	f004 fb1f 	bl	8006c24 <HAL_I2C_Mem_Read>
    return res;
 80025e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3710      	adds	r7, #16
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	20000804 	.word	0x20000804

080025f4 <ist8310_IIC_write_single_reg>:
  * @param[in]      register address
  * @param[in]      write value
  * @retval         value of the register
  */
void ist8310_IIC_write_single_reg(uint8_t reg, uint8_t data)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af04      	add	r7, sp, #16
 80025fa:	4603      	mov	r3, r0
 80025fc:	460a      	mov	r2, r1
 80025fe:	71fb      	strb	r3, [r7, #7]
 8002600:	4613      	mov	r3, r2
 8002602:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,&data,1,10);
 8002604:	79fb      	ldrb	r3, [r7, #7]
 8002606:	b29a      	uxth	r2, r3
 8002608:	230a      	movs	r3, #10
 800260a:	9302      	str	r3, [sp, #8]
 800260c:	2301      	movs	r3, #1
 800260e:	9301      	str	r3, [sp, #4]
 8002610:	1dbb      	adds	r3, r7, #6
 8002612:	9300      	str	r3, [sp, #0]
 8002614:	2301      	movs	r3, #1
 8002616:	211c      	movs	r1, #28
 8002618:	4803      	ldr	r0, [pc, #12]	@ (8002628 <ist8310_IIC_write_single_reg+0x34>)
 800261a:	f004 fa09 	bl	8006a30 <HAL_I2C_Mem_Write>
}
 800261e:	bf00      	nop
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	20000804 	.word	0x20000804

0800262c <ist8310_IIC_read_muli_reg>:
  * @param[out]     read buffer
  * @param[in]      Size Amount of data to be read
  * @retval         none
  */
void ist8310_IIC_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af04      	add	r7, sp, #16
 8002632:	4603      	mov	r3, r0
 8002634:	6039      	str	r1, [r7, #0]
 8002636:	71fb      	strb	r3, [r7, #7]
 8002638:	4613      	mov	r3, r2
 800263a:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Read(&hi2c3, IST8310_IIC_ADDRESS <<1, reg,I2C_MEMADD_SIZE_8BIT,buf,len,10);
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	b29a      	uxth	r2, r3
 8002640:	79bb      	ldrb	r3, [r7, #6]
 8002642:	b29b      	uxth	r3, r3
 8002644:	210a      	movs	r1, #10
 8002646:	9102      	str	r1, [sp, #8]
 8002648:	9301      	str	r3, [sp, #4]
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	2301      	movs	r3, #1
 8002650:	211c      	movs	r1, #28
 8002652:	4803      	ldr	r0, [pc, #12]	@ (8002660 <ist8310_IIC_read_muli_reg+0x34>)
 8002654:	f004 fae6 	bl	8006c24 <HAL_I2C_Mem_Read>
}
 8002658:	bf00      	nop
 800265a:	3708      	adds	r7, #8
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	20000804 	.word	0x20000804

08002664 <ist8310_delay_ms>:
  * @brief          delay x millisecond
  * @param[in]      ms: ms millisecond
  * @retval         none
  */
void ist8310_delay_ms(uint16_t ms)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	4603      	mov	r3, r0
 800266c:	80fb      	strh	r3, [r7, #6]
    HAL_Delay(ms);
 800266e:	88fb      	ldrh	r3, [r7, #6]
 8002670:	4618      	mov	r0, r3
 8002672:	f002 fb31 	bl	8004cd8 <HAL_Delay>
}
 8002676:	bf00      	nop
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
	...

08002680 <ist8310_delay_us>:
  * @brief          delay x microsecond
  * @param[in]      us: us microsecond
  * @retval         none
  */
void ist8310_delay_us(uint16_t us)
{
 8002680:	b480      	push	{r7}
 8002682:	b089      	sub	sp, #36	@ 0x24
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	80fb      	strh	r3, [r7, #6]
    uint32_t ticks = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]
    uint32_t told = 0, tnow = 0, tcnt = 0;
 800268e:	2300      	movs	r3, #0
 8002690:	61fb      	str	r3, [r7, #28]
 8002692:	2300      	movs	r3, #0
 8002694:	613b      	str	r3, [r7, #16]
 8002696:	2300      	movs	r3, #0
 8002698:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 800269a:	2300      	movs	r3, #0
 800269c:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 800269e:	4b1a      	ldr	r3, [pc, #104]	@ (8002708 <ist8310_delay_us+0x88>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	60fb      	str	r3, [r7, #12]
    ticks = us * 72;
 80026a4:	88fa      	ldrh	r2, [r7, #6]
 80026a6:	4613      	mov	r3, r2
 80026a8:	00db      	lsls	r3, r3, #3
 80026aa:	4413      	add	r3, r2
 80026ac:	00db      	lsls	r3, r3, #3
 80026ae:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 80026b0:	4b15      	ldr	r3, [pc, #84]	@ (8002708 <ist8310_delay_us+0x88>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 80026b6:	4b14      	ldr	r3, [pc, #80]	@ (8002708 <ist8310_delay_us+0x88>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d0f8      	beq.n	80026b6 <ist8310_delay_us+0x36>
        {
            if (tnow < told)
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d206      	bcs.n	80026da <ist8310_delay_us+0x5a>
            {
                tcnt += told - tnow;
 80026cc:	69fa      	ldr	r2, [r7, #28]
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	4413      	add	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]
 80026d8:	e007      	b.n	80026ea <ist8310_delay_us+0x6a>
            }
            else
            {
                tcnt += reload - tnow + told;
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad2      	subs	r2, r2, r3
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	4413      	add	r3, r2
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	4413      	add	r3, r2
 80026e8:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 80026ee:	69ba      	ldr	r2, [r7, #24]
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d200      	bcs.n	80026f8 <ist8310_delay_us+0x78>
        tnow = SysTick->VAL;
 80026f6:	e7de      	b.n	80026b6 <ist8310_delay_us+0x36>
            {
                break;
 80026f8:	bf00      	nop
            }
        }
    }
}
 80026fa:	bf00      	nop
 80026fc:	3724      	adds	r7, #36	@ 0x24
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	e000e010 	.word	0xe000e010

0800270c <ist8310_RST_H>:
  * @brief          set the RSTN PIN to 1
  * @param[in]      none
  * @retval         none
  */
void ist8310_RST_H(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_SET);
 8002710:	2201      	movs	r2, #1
 8002712:	2140      	movs	r1, #64	@ 0x40
 8002714:	4802      	ldr	r0, [pc, #8]	@ (8002720 <ist8310_RST_H+0x14>)
 8002716:	f004 f815 	bl	8006744 <HAL_GPIO_WritePin>
}
 800271a:	bf00      	nop
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	40021800 	.word	0x40021800

08002724 <ist8310_RST_L>:
  * @brief          set the RSTN PIN to 0
  * @param[in]      none
  * @retval         none
  */
extern void ist8310_RST_L(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8002728:	2200      	movs	r2, #0
 800272a:	2140      	movs	r1, #64	@ 0x40
 800272c:	4802      	ldr	r0, [pc, #8]	@ (8002738 <ist8310_RST_L+0x14>)
 800272e:	f004 f809 	bl	8006744 <HAL_GPIO_WritePin>
}
 8002732:	bf00      	nop
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40021800 	.word	0x40021800

0800273c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002740:	f002 fa58 	bl	8004bf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002744:	f000 f866 	bl	8002814 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002748:	f000 fc78 	bl	800303c <MX_GPIO_Init>
  MX_DMA_Init();
 800274c:	f000 fc28 	bl	8002fa0 <MX_DMA_Init>
  MX_CAN1_Init();
 8002750:	f000 f8cc 	bl	80028ec <MX_CAN1_Init>
  MX_CAN2_Init();
 8002754:	f000 f900 	bl	8002958 <MX_CAN2_Init>
  MX_SPI1_Init();
 8002758:	f000 f962 	bl	8002a20 <MX_SPI1_Init>
  MX_TIM4_Init();
 800275c:	f000 fa3e 	bl	8002bdc <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8002760:	f000 fb9e 	bl	8002ea0 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8002764:	f000 fbf2 	bl	8002f4c <MX_USART6_UART_Init>
  MX_TIM1_Init();
 8002768:	f000 f990 	bl	8002a8c <MX_TIM1_Init>
  MX_TIM8_Init();
 800276c:	f000 faae 	bl	8002ccc <MX_TIM8_Init>
  MX_USART3_UART_Init();
 8002770:	f000 fbc0 	bl	8002ef4 <MX_USART3_UART_Init>
  MX_TIM10_Init();
 8002774:	f000 fb46 	bl	8002e04 <MX_TIM10_Init>
  MX_I2C3_Init();
 8002778:	f000 f924 	bl	80029c4 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  can_filter_init();
 800277c:	f7ff fd06 	bl	800218c <can_filter_init>
  remote_control_init();
 8002780:	f001 f9cc 	bl	8003b1c <remote_control_init>
  usart_Init();
 8002784:	f7ff fc54 	bl	8002030 <usart_Init>
  local_rc_ctrl = get_remote_control_point();
 8002788:	f001 f9d6 	bl	8003b38 <get_remote_control_point>
 800278c:	4603      	mov	r3, r0
 800278e:	4a14      	ldr	r2, [pc, #80]	@ (80027e0 <main+0xa4>)
 8002790:	6013      	str	r3, [r2, #0]

  //__HAL_UART_ENABLE_IT(&huart1,UART_IT_IDLE);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002792:	f008 f933 	bl	800a9fc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(TaskMain, NULL, &defaultTask_attributes);
 8002796:	4a13      	ldr	r2, [pc, #76]	@ (80027e4 <main+0xa8>)
 8002798:	2100      	movs	r1, #0
 800279a:	4813      	ldr	r0, [pc, #76]	@ (80027e8 <main+0xac>)
 800279c:	f008 f978 	bl	800aa90 <osThreadNew>
 80027a0:	4603      	mov	r3, r0
 80027a2:	4a12      	ldr	r2, [pc, #72]	@ (80027ec <main+0xb0>)
 80027a4:	6013      	str	r3, [r2, #0]

  /* creation of chassisTask */
  chassisTaskHandle = osThreadNew(TaskChassis, NULL, &chassisTask_attributes);
 80027a6:	4a12      	ldr	r2, [pc, #72]	@ (80027f0 <main+0xb4>)
 80027a8:	2100      	movs	r1, #0
 80027aa:	4812      	ldr	r0, [pc, #72]	@ (80027f4 <main+0xb8>)
 80027ac:	f008 f970 	bl	800aa90 <osThreadNew>
 80027b0:	4603      	mov	r3, r0
 80027b2:	4a11      	ldr	r2, [pc, #68]	@ (80027f8 <main+0xbc>)
 80027b4:	6013      	str	r3, [r2, #0]

  /* creation of IMUtempPIDtask */
  IMUtempPIDtaskHandle = osThreadNew(imu_temp_control_task, NULL, &IMUtempPIDtask_attributes);
 80027b6:	4a11      	ldr	r2, [pc, #68]	@ (80027fc <main+0xc0>)
 80027b8:	2100      	movs	r1, #0
 80027ba:	4811      	ldr	r0, [pc, #68]	@ (8002800 <main+0xc4>)
 80027bc:	f008 f968 	bl	800aa90 <osThreadNew>
 80027c0:	4603      	mov	r3, r0
 80027c2:	4a10      	ldr	r2, [pc, #64]	@ (8002804 <main+0xc8>)
 80027c4:	6013      	str	r3, [r2, #0]

  /* creation of turretTask */
  turretTaskHandle = osThreadNew(TaskTurret, NULL, &turretTask_attributes);
 80027c6:	4a10      	ldr	r2, [pc, #64]	@ (8002808 <main+0xcc>)
 80027c8:	2100      	movs	r1, #0
 80027ca:	4810      	ldr	r0, [pc, #64]	@ (800280c <main+0xd0>)
 80027cc:	f008 f960 	bl	800aa90 <osThreadNew>
 80027d0:	4603      	mov	r3, r0
 80027d2:	4a0f      	ldr	r2, [pc, #60]	@ (8002810 <main+0xd4>)
 80027d4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80027d6:	f008 f935 	bl	800aa44 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80027da:	bf00      	nop
 80027dc:	e7fd      	b.n	80027da <main+0x9e>
 80027de:	bf00      	nop
 80027e0:	20000c8c 	.word	0x20000c8c
 80027e4:	08010770 	.word	0x08010770
 80027e8:	08003261 	.word	0x08003261
 80027ec:	20000c7c 	.word	0x20000c7c
 80027f0:	08010794 	.word	0x08010794
 80027f4:	08003319 	.word	0x08003319
 80027f8:	20000c80 	.word	0x20000c80
 80027fc:	080107b8 	.word	0x080107b8
 8002800:	080022d9 	.word	0x080022d9
 8002804:	20000c84 	.word	0x20000c84
 8002808:	080107dc 	.word	0x080107dc
 800280c:	080037c1 	.word	0x080037c1
 8002810:	20000c88 	.word	0x20000c88

08002814 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b094      	sub	sp, #80	@ 0x50
 8002818:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800281a:	f107 0320 	add.w	r3, r7, #32
 800281e:	2230      	movs	r2, #48	@ 0x30
 8002820:	2100      	movs	r1, #0
 8002822:	4618      	mov	r0, r3
 8002824:	f00b fdb2 	bl	800e38c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002828:	f107 030c 	add.w	r3, r7, #12
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	605a      	str	r2, [r3, #4]
 8002832:	609a      	str	r2, [r3, #8]
 8002834:	60da      	str	r2, [r3, #12]
 8002836:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002838:	2300      	movs	r3, #0
 800283a:	60bb      	str	r3, [r7, #8]
 800283c:	4b29      	ldr	r3, [pc, #164]	@ (80028e4 <SystemClock_Config+0xd0>)
 800283e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002840:	4a28      	ldr	r2, [pc, #160]	@ (80028e4 <SystemClock_Config+0xd0>)
 8002842:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002846:	6413      	str	r3, [r2, #64]	@ 0x40
 8002848:	4b26      	ldr	r3, [pc, #152]	@ (80028e4 <SystemClock_Config+0xd0>)
 800284a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002854:	2300      	movs	r3, #0
 8002856:	607b      	str	r3, [r7, #4]
 8002858:	4b23      	ldr	r3, [pc, #140]	@ (80028e8 <SystemClock_Config+0xd4>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a22      	ldr	r2, [pc, #136]	@ (80028e8 <SystemClock_Config+0xd4>)
 800285e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	4b20      	ldr	r3, [pc, #128]	@ (80028e8 <SystemClock_Config+0xd4>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800286c:	607b      	str	r3, [r7, #4]
 800286e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002870:	2301      	movs	r3, #1
 8002872:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002874:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002878:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800287a:	2302      	movs	r3, #2
 800287c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800287e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002882:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8002884:	2306      	movs	r3, #6
 8002886:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002888:	23a8      	movs	r3, #168	@ 0xa8
 800288a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800288c:	2302      	movs	r3, #2
 800288e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002890:	2304      	movs	r3, #4
 8002892:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002894:	f107 0320 	add.w	r3, r7, #32
 8002898:	4618      	mov	r0, r3
 800289a:	f004 ff45 	bl	8007728 <HAL_RCC_OscConfig>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80028a4:	f000 ff94 	bl	80037d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028a8:	230f      	movs	r3, #15
 80028aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028ac:	2302      	movs	r3, #2
 80028ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028b0:	2300      	movs	r3, #0
 80028b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80028b4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80028b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80028ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80028c0:	f107 030c 	add.w	r3, r7, #12
 80028c4:	2105      	movs	r1, #5
 80028c6:	4618      	mov	r0, r3
 80028c8:	f005 f9a6 	bl	8007c18 <HAL_RCC_ClockConfig>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80028d2:	f000 ff7d 	bl	80037d0 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80028d6:	f005 fa85 	bl	8007de4 <HAL_RCC_EnableCSS>
}
 80028da:	bf00      	nop
 80028dc:	3750      	adds	r7, #80	@ 0x50
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40023800 	.word	0x40023800
 80028e8:	40007000 	.word	0x40007000

080028ec <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80028f0:	4b17      	ldr	r3, [pc, #92]	@ (8002950 <MX_CAN1_Init+0x64>)
 80028f2:	4a18      	ldr	r2, [pc, #96]	@ (8002954 <MX_CAN1_Init+0x68>)
 80028f4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 80028f6:	4b16      	ldr	r3, [pc, #88]	@ (8002950 <MX_CAN1_Init+0x64>)
 80028f8:	2203      	movs	r2, #3
 80028fa:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80028fc:	4b14      	ldr	r3, [pc, #80]	@ (8002950 <MX_CAN1_Init+0x64>)
 80028fe:	2200      	movs	r2, #0
 8002900:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002902:	4b13      	ldr	r3, [pc, #76]	@ (8002950 <MX_CAN1_Init+0x64>)
 8002904:	2200      	movs	r2, #0
 8002906:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8002908:	4b11      	ldr	r3, [pc, #68]	@ (8002950 <MX_CAN1_Init+0x64>)
 800290a:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 800290e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002910:	4b0f      	ldr	r3, [pc, #60]	@ (8002950 <MX_CAN1_Init+0x64>)
 8002912:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002916:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002918:	4b0d      	ldr	r3, [pc, #52]	@ (8002950 <MX_CAN1_Init+0x64>)
 800291a:	2200      	movs	r2, #0
 800291c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800291e:	4b0c      	ldr	r3, [pc, #48]	@ (8002950 <MX_CAN1_Init+0x64>)
 8002920:	2200      	movs	r2, #0
 8002922:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002924:	4b0a      	ldr	r3, [pc, #40]	@ (8002950 <MX_CAN1_Init+0x64>)
 8002926:	2200      	movs	r2, #0
 8002928:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800292a:	4b09      	ldr	r3, [pc, #36]	@ (8002950 <MX_CAN1_Init+0x64>)
 800292c:	2200      	movs	r2, #0
 800292e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002930:	4b07      	ldr	r3, [pc, #28]	@ (8002950 <MX_CAN1_Init+0x64>)
 8002932:	2200      	movs	r2, #0
 8002934:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002936:	4b06      	ldr	r3, [pc, #24]	@ (8002950 <MX_CAN1_Init+0x64>)
 8002938:	2200      	movs	r2, #0
 800293a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800293c:	4804      	ldr	r0, [pc, #16]	@ (8002950 <MX_CAN1_Init+0x64>)
 800293e:	f002 f9ef 	bl	8004d20 <HAL_CAN_Init>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002948:	f000 ff42 	bl	80037d0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800294c:	bf00      	nop
 800294e:	bd80      	pop	{r7, pc}
 8002950:	200007b4 	.word	0x200007b4
 8002954:	40006400 	.word	0x40006400

08002958 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 800295c:	4b17      	ldr	r3, [pc, #92]	@ (80029bc <MX_CAN2_Init+0x64>)
 800295e:	4a18      	ldr	r2, [pc, #96]	@ (80029c0 <MX_CAN2_Init+0x68>)
 8002960:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8002962:	4b16      	ldr	r3, [pc, #88]	@ (80029bc <MX_CAN2_Init+0x64>)
 8002964:	2203      	movs	r2, #3
 8002966:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002968:	4b14      	ldr	r3, [pc, #80]	@ (80029bc <MX_CAN2_Init+0x64>)
 800296a:	2200      	movs	r2, #0
 800296c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800296e:	4b13      	ldr	r3, [pc, #76]	@ (80029bc <MX_CAN2_Init+0x64>)
 8002970:	2200      	movs	r2, #0
 8002972:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_10TQ;
 8002974:	4b11      	ldr	r3, [pc, #68]	@ (80029bc <MX_CAN2_Init+0x64>)
 8002976:	f44f 2210 	mov.w	r2, #589824	@ 0x90000
 800297a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 800297c:	4b0f      	ldr	r3, [pc, #60]	@ (80029bc <MX_CAN2_Init+0x64>)
 800297e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002982:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8002984:	4b0d      	ldr	r3, [pc, #52]	@ (80029bc <MX_CAN2_Init+0x64>)
 8002986:	2200      	movs	r2, #0
 8002988:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800298a:	4b0c      	ldr	r3, [pc, #48]	@ (80029bc <MX_CAN2_Init+0x64>)
 800298c:	2200      	movs	r2, #0
 800298e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8002990:	4b0a      	ldr	r3, [pc, #40]	@ (80029bc <MX_CAN2_Init+0x64>)
 8002992:	2200      	movs	r2, #0
 8002994:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8002996:	4b09      	ldr	r3, [pc, #36]	@ (80029bc <MX_CAN2_Init+0x64>)
 8002998:	2200      	movs	r2, #0
 800299a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800299c:	4b07      	ldr	r3, [pc, #28]	@ (80029bc <MX_CAN2_Init+0x64>)
 800299e:	2200      	movs	r2, #0
 80029a0:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80029a2:	4b06      	ldr	r3, [pc, #24]	@ (80029bc <MX_CAN2_Init+0x64>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80029a8:	4804      	ldr	r0, [pc, #16]	@ (80029bc <MX_CAN2_Init+0x64>)
 80029aa:	f002 f9b9 	bl	8004d20 <HAL_CAN_Init>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 80029b4:	f000 ff0c 	bl	80037d0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80029b8:	bf00      	nop
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	200007dc 	.word	0x200007dc
 80029c0:	40006800 	.word	0x40006800

080029c4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80029c8:	4b12      	ldr	r3, [pc, #72]	@ (8002a14 <MX_I2C3_Init+0x50>)
 80029ca:	4a13      	ldr	r2, [pc, #76]	@ (8002a18 <MX_I2C3_Init+0x54>)
 80029cc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 80029ce:	4b11      	ldr	r3, [pc, #68]	@ (8002a14 <MX_I2C3_Init+0x50>)
 80029d0:	4a12      	ldr	r2, [pc, #72]	@ (8002a1c <MX_I2C3_Init+0x58>)
 80029d2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002a14 <MX_I2C3_Init+0x50>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80029da:	4b0e      	ldr	r3, [pc, #56]	@ (8002a14 <MX_I2C3_Init+0x50>)
 80029dc:	2200      	movs	r2, #0
 80029de:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002a14 <MX_I2C3_Init+0x50>)
 80029e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80029e6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002a14 <MX_I2C3_Init+0x50>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80029ee:	4b09      	ldr	r3, [pc, #36]	@ (8002a14 <MX_I2C3_Init+0x50>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029f4:	4b07      	ldr	r3, [pc, #28]	@ (8002a14 <MX_I2C3_Init+0x50>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029fa:	4b06      	ldr	r3, [pc, #24]	@ (8002a14 <MX_I2C3_Init+0x50>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002a00:	4804      	ldr	r0, [pc, #16]	@ (8002a14 <MX_I2C3_Init+0x50>)
 8002a02:	f003 fed1 	bl	80067a8 <HAL_I2C_Init>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8002a0c:	f000 fee0 	bl	80037d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002a10:	bf00      	nop
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	20000804 	.word	0x20000804
 8002a18:	40005c00 	.word	0x40005c00
 8002a1c:	00061a80 	.word	0x00061a80

08002a20 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002a24:	4b17      	ldr	r3, [pc, #92]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a26:	4a18      	ldr	r2, [pc, #96]	@ (8002a88 <MX_SPI1_Init+0x68>)
 8002a28:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a2a:	4b16      	ldr	r3, [pc, #88]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a2c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002a30:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a32:	4b14      	ldr	r3, [pc, #80]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a38:	4b12      	ldr	r3, [pc, #72]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002a3e:	4b11      	ldr	r3, [pc, #68]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a40:	2202      	movs	r2, #2
 8002a42:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002a44:	4b0f      	ldr	r3, [pc, #60]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a46:	2201      	movs	r2, #1
 8002a48:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a50:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002a52:	4b0c      	ldr	r3, [pc, #48]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a54:	2238      	movs	r2, #56	@ 0x38
 8002a56:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a58:	4b0a      	ldr	r3, [pc, #40]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a5e:	4b09      	ldr	r3, [pc, #36]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a64:	4b07      	ldr	r3, [pc, #28]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002a6a:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a6c:	220a      	movs	r2, #10
 8002a6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a70:	4804      	ldr	r0, [pc, #16]	@ (8002a84 <MX_SPI1_Init+0x64>)
 8002a72:	f005 fad8 	bl	8008026 <HAL_SPI_Init>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d001      	beq.n	8002a80 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002a7c:	f000 fea8 	bl	80037d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002a80:	bf00      	nop
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	20000858 	.word	0x20000858
 8002a88:	40013000 	.word	0x40013000

08002a8c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b092      	sub	sp, #72	@ 0x48
 8002a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a92:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002a96:	2200      	movs	r2, #0
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	601a      	str	r2, [r3, #0]
 8002aa4:	605a      	str	r2, [r3, #4]
 8002aa6:	609a      	str	r2, [r3, #8]
 8002aa8:	60da      	str	r2, [r3, #12]
 8002aaa:	611a      	str	r2, [r3, #16]
 8002aac:	615a      	str	r2, [r3, #20]
 8002aae:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002ab0:	1d3b      	adds	r3, r7, #4
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f00b fc68 	bl	800e38c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002abc:	4b45      	ldr	r3, [pc, #276]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002abe:	4a46      	ldr	r2, [pc, #280]	@ (8002bd8 <MX_TIM1_Init+0x14c>)
 8002ac0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8002ac2:	4b44      	ldr	r3, [pc, #272]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002ac4:	2253      	movs	r2, #83	@ 0x53
 8002ac6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ac8:	4b42      	ldr	r3, [pc, #264]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 8002ace:	4b41      	ldr	r3, [pc, #260]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002ad0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002ad4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ad6:	4b3f      	ldr	r3, [pc, #252]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002adc:	4b3d      	ldr	r3, [pc, #244]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ae2:	4b3c      	ldr	r3, [pc, #240]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002ae8:	483a      	ldr	r0, [pc, #232]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002aea:	f005 fe49 	bl	8008780 <HAL_TIM_PWM_Init>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002af4:	f000 fe6c 	bl	80037d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002af8:	2300      	movs	r3, #0
 8002afa:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002afc:	2300      	movs	r3, #0
 8002afe:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b00:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002b04:	4619      	mov	r1, r3
 8002b06:	4833      	ldr	r0, [pc, #204]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002b08:	f006 fc5c 	bl	80093c4 <HAL_TIMEx_MasterConfigSynchronization>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8002b12:	f000 fe5d 	bl	80037d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b16:	2360      	movs	r3, #96	@ 0x60
 8002b18:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b22:	2300      	movs	r3, #0
 8002b24:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b26:	2300      	movs	r3, #0
 8002b28:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b36:	2200      	movs	r2, #0
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4826      	ldr	r0, [pc, #152]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002b3c:	f005 ffa8 	bl	8008a90 <HAL_TIM_PWM_ConfigChannel>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8002b46:	f000 fe43 	bl	80037d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b4e:	2204      	movs	r2, #4
 8002b50:	4619      	mov	r1, r3
 8002b52:	4820      	ldr	r0, [pc, #128]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002b54:	f005 ff9c 	bl	8008a90 <HAL_TIM_PWM_ConfigChannel>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8002b5e:	f000 fe37 	bl	80037d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002b62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b66:	2208      	movs	r2, #8
 8002b68:	4619      	mov	r1, r3
 8002b6a:	481a      	ldr	r0, [pc, #104]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002b6c:	f005 ff90 	bl	8008a90 <HAL_TIM_PWM_ConfigChannel>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8002b76:	f000 fe2b 	bl	80037d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002b7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b7e:	220c      	movs	r2, #12
 8002b80:	4619      	mov	r1, r3
 8002b82:	4814      	ldr	r0, [pc, #80]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002b84:	f005 ff84 	bl	8008a90 <HAL_TIM_PWM_ConfigChannel>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8002b8e:	f000 fe1f 	bl	80037d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002b92:	2300      	movs	r3, #0
 8002b94:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002b96:	2300      	movs	r3, #0
 8002b98:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002ba6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002baa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002bac:	2300      	movs	r3, #0
 8002bae:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002bb0:	1d3b      	adds	r3, r7, #4
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4807      	ldr	r0, [pc, #28]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002bb6:	f006 fc81 	bl	80094bc <HAL_TIMEx_ConfigBreakDeadTime>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d001      	beq.n	8002bc4 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8002bc0:	f000 fe06 	bl	80037d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002bc4:	4803      	ldr	r0, [pc, #12]	@ (8002bd4 <MX_TIM1_Init+0x148>)
 8002bc6:	f001 fbb3 	bl	8004330 <HAL_TIM_MspPostInit>

}
 8002bca:	bf00      	nop
 8002bcc:	3748      	adds	r7, #72	@ 0x48
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	200008b0 	.word	0x200008b0
 8002bd8:	40010000 	.word	0x40010000

08002bdc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08e      	sub	sp, #56	@ 0x38
 8002be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002be2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002be6:	2200      	movs	r2, #0
 8002be8:	601a      	str	r2, [r3, #0]
 8002bea:	605a      	str	r2, [r3, #4]
 8002bec:	609a      	str	r2, [r3, #8]
 8002bee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bf0:	f107 0320 	add.w	r3, r7, #32
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002bfa:	1d3b      	adds	r3, r7, #4
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]
 8002c00:	605a      	str	r2, [r3, #4]
 8002c02:	609a      	str	r2, [r3, #8]
 8002c04:	60da      	str	r2, [r3, #12]
 8002c06:	611a      	str	r2, [r3, #16]
 8002c08:	615a      	str	r2, [r3, #20]
 8002c0a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002c0c:	4b2d      	ldr	r3, [pc, #180]	@ (8002cc4 <MX_TIM4_Init+0xe8>)
 8002c0e:	4a2e      	ldr	r2, [pc, #184]	@ (8002cc8 <MX_TIM4_Init+0xec>)
 8002c10:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002c12:	4b2c      	ldr	r3, [pc, #176]	@ (8002cc4 <MX_TIM4_Init+0xe8>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c18:	4b2a      	ldr	r3, [pc, #168]	@ (8002cc4 <MX_TIM4_Init+0xe8>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20999;
 8002c1e:	4b29      	ldr	r3, [pc, #164]	@ (8002cc4 <MX_TIM4_Init+0xe8>)
 8002c20:	f245 2207 	movw	r2, #20999	@ 0x5207
 8002c24:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c26:	4b27      	ldr	r3, [pc, #156]	@ (8002cc4 <MX_TIM4_Init+0xe8>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c2c:	4b25      	ldr	r3, [pc, #148]	@ (8002cc4 <MX_TIM4_Init+0xe8>)
 8002c2e:	2280      	movs	r2, #128	@ 0x80
 8002c30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002c32:	4824      	ldr	r0, [pc, #144]	@ (8002cc4 <MX_TIM4_Init+0xe8>)
 8002c34:	f005 fcec 	bl	8008610 <HAL_TIM_Base_Init>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002c3e:	f000 fdc7 	bl	80037d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c46:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002c48:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	481d      	ldr	r0, [pc, #116]	@ (8002cc4 <MX_TIM4_Init+0xe8>)
 8002c50:	f005 ffe0 	bl	8008c14 <HAL_TIM_ConfigClockSource>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002c5a:	f000 fdb9 	bl	80037d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002c5e:	4819      	ldr	r0, [pc, #100]	@ (8002cc4 <MX_TIM4_Init+0xe8>)
 8002c60:	f005 fd8e 	bl	8008780 <HAL_TIM_PWM_Init>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d001      	beq.n	8002c6e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002c6a:	f000 fdb1 	bl	80037d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c72:	2300      	movs	r3, #0
 8002c74:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002c76:	f107 0320 	add.w	r3, r7, #32
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	4811      	ldr	r0, [pc, #68]	@ (8002cc4 <MX_TIM4_Init+0xe8>)
 8002c7e:	f006 fba1 	bl	80093c4 <HAL_TIMEx_MasterConfigSynchronization>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d001      	beq.n	8002c8c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002c88:	f000 fda2 	bl	80037d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c8c:	2360      	movs	r3, #96	@ 0x60
 8002c8e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10499;
 8002c90:	f642 1303 	movw	r3, #10499	@ 0x2903
 8002c94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c96:	2300      	movs	r3, #0
 8002c98:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002c9e:	1d3b      	adds	r3, r7, #4
 8002ca0:	2208      	movs	r2, #8
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	4807      	ldr	r0, [pc, #28]	@ (8002cc4 <MX_TIM4_Init+0xe8>)
 8002ca6:	f005 fef3 	bl	8008a90 <HAL_TIM_PWM_ConfigChannel>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8002cb0:	f000 fd8e 	bl	80037d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002cb4:	4803      	ldr	r0, [pc, #12]	@ (8002cc4 <MX_TIM4_Init+0xe8>)
 8002cb6:	f001 fb3b 	bl	8004330 <HAL_TIM_MspPostInit>

}
 8002cba:	bf00      	nop
 8002cbc:	3738      	adds	r7, #56	@ 0x38
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	200008f8 	.word	0x200008f8
 8002cc8:	40000800 	.word	0x40000800

08002ccc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b092      	sub	sp, #72	@ 0x48
 8002cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cd2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]
 8002cda:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	605a      	str	r2, [r3, #4]
 8002ce6:	609a      	str	r2, [r3, #8]
 8002ce8:	60da      	str	r2, [r3, #12]
 8002cea:	611a      	str	r2, [r3, #16]
 8002cec:	615a      	str	r2, [r3, #20]
 8002cee:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002cf0:	1d3b      	adds	r3, r7, #4
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f00b fb48 	bl	800e38c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002cfc:	4b3f      	ldr	r3, [pc, #252]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002cfe:	4a40      	ldr	r2, [pc, #256]	@ (8002e00 <MX_TIM8_Init+0x134>)
 8002d00:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 8002d02:	4b3e      	ldr	r3, [pc, #248]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002d04:	2253      	movs	r2, #83	@ 0x53
 8002d06:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d08:	4b3c      	ldr	r3, [pc, #240]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 8002d0e:	4b3b      	ldr	r3, [pc, #236]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002d10:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002d14:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d16:	4b39      	ldr	r3, [pc, #228]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002d1c:	4b37      	ldr	r3, [pc, #220]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d22:	4b36      	ldr	r3, [pc, #216]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002d24:	2280      	movs	r2, #128	@ 0x80
 8002d26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002d28:	4834      	ldr	r0, [pc, #208]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002d2a:	f005 fd29 	bl	8008780 <HAL_TIM_PWM_Init>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8002d34:	f000 fd4c 	bl	80037d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002d40:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002d44:	4619      	mov	r1, r3
 8002d46:	482d      	ldr	r0, [pc, #180]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002d48:	f006 fb3c 	bl	80093c4 <HAL_TIMEx_MasterConfigSynchronization>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8002d52:	f000 fd3d 	bl	80037d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d56:	2360      	movs	r3, #96	@ 0x60
 8002d58:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d62:	2300      	movs	r3, #0
 8002d64:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d66:	2300      	movs	r3, #0
 8002d68:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d76:	2200      	movs	r2, #0
 8002d78:	4619      	mov	r1, r3
 8002d7a:	4820      	ldr	r0, [pc, #128]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002d7c:	f005 fe88 	bl	8008a90 <HAL_TIM_PWM_ConfigChannel>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8002d86:	f000 fd23 	bl	80037d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d8e:	2204      	movs	r2, #4
 8002d90:	4619      	mov	r1, r3
 8002d92:	481a      	ldr	r0, [pc, #104]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002d94:	f005 fe7c 	bl	8008a90 <HAL_TIM_PWM_ConfigChannel>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8002d9e:	f000 fd17 	bl	80037d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002da2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002da6:	2208      	movs	r2, #8
 8002da8:	4619      	mov	r1, r3
 8002daa:	4814      	ldr	r0, [pc, #80]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002dac:	f005 fe70 	bl	8008a90 <HAL_TIM_PWM_ConfigChannel>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8002db6:	f000 fd0b 	bl	80037d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002dce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002dd2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002dd8:	1d3b      	adds	r3, r7, #4
 8002dda:	4619      	mov	r1, r3
 8002ddc:	4807      	ldr	r0, [pc, #28]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002dde:	f006 fb6d 	bl	80094bc <HAL_TIMEx_ConfigBreakDeadTime>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d001      	beq.n	8002dec <MX_TIM8_Init+0x120>
  {
    Error_Handler();
 8002de8:	f000 fcf2 	bl	80037d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002dec:	4803      	ldr	r0, [pc, #12]	@ (8002dfc <MX_TIM8_Init+0x130>)
 8002dee:	f001 fa9f 	bl	8004330 <HAL_TIM_MspPostInit>

}
 8002df2:	bf00      	nop
 8002df4:	3748      	adds	r7, #72	@ 0x48
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	20000940 	.word	0x20000940
 8002e00:	40010400 	.word	0x40010400

08002e04 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b088      	sub	sp, #32
 8002e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e0a:	1d3b      	adds	r3, r7, #4
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	605a      	str	r2, [r3, #4]
 8002e12:	609a      	str	r2, [r3, #8]
 8002e14:	60da      	str	r2, [r3, #12]
 8002e16:	611a      	str	r2, [r3, #16]
 8002e18:	615a      	str	r2, [r3, #20]
 8002e1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002e1c:	4b1e      	ldr	r3, [pc, #120]	@ (8002e98 <MX_TIM10_Init+0x94>)
 8002e1e:	4a1f      	ldr	r2, [pc, #124]	@ (8002e9c <MX_TIM10_Init+0x98>)
 8002e20:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8002e22:	4b1d      	ldr	r3, [pc, #116]	@ (8002e98 <MX_TIM10_Init+0x94>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e28:	4b1b      	ldr	r3, [pc, #108]	@ (8002e98 <MX_TIM10_Init+0x94>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 4999;
 8002e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8002e98 <MX_TIM10_Init+0x94>)
 8002e30:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002e34:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e36:	4b18      	ldr	r3, [pc, #96]	@ (8002e98 <MX_TIM10_Init+0x94>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e3c:	4b16      	ldr	r3, [pc, #88]	@ (8002e98 <MX_TIM10_Init+0x94>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002e42:	4815      	ldr	r0, [pc, #84]	@ (8002e98 <MX_TIM10_Init+0x94>)
 8002e44:	f005 fbe4 	bl	8008610 <HAL_TIM_Base_Init>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8002e4e:	f000 fcbf 	bl	80037d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8002e52:	4811      	ldr	r0, [pc, #68]	@ (8002e98 <MX_TIM10_Init+0x94>)
 8002e54:	f005 fc94 	bl	8008780 <HAL_TIM_PWM_Init>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8002e5e:	f000 fcb7 	bl	80037d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e62:	2360      	movs	r3, #96	@ 0x60
 8002e64:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002e66:	2300      	movs	r3, #0
 8002e68:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e72:	1d3b      	adds	r3, r7, #4
 8002e74:	2200      	movs	r2, #0
 8002e76:	4619      	mov	r1, r3
 8002e78:	4807      	ldr	r0, [pc, #28]	@ (8002e98 <MX_TIM10_Init+0x94>)
 8002e7a:	f005 fe09 	bl	8008a90 <HAL_TIM_PWM_ConfigChannel>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8002e84:	f000 fca4 	bl	80037d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8002e88:	4803      	ldr	r0, [pc, #12]	@ (8002e98 <MX_TIM10_Init+0x94>)
 8002e8a:	f001 fa51 	bl	8004330 <HAL_TIM_MspPostInit>

}
 8002e8e:	bf00      	nop
 8002e90:	3720      	adds	r7, #32
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	20000988 	.word	0x20000988
 8002e9c:	40014400 	.word	0x40014400

08002ea0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ea4:	4b11      	ldr	r3, [pc, #68]	@ (8002eec <MX_USART1_UART_Init+0x4c>)
 8002ea6:	4a12      	ldr	r2, [pc, #72]	@ (8002ef0 <MX_USART1_UART_Init+0x50>)
 8002ea8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002eaa:	4b10      	ldr	r3, [pc, #64]	@ (8002eec <MX_USART1_UART_Init+0x4c>)
 8002eac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002eb0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8002eec <MX_USART1_UART_Init+0x4c>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8002eec <MX_USART1_UART_Init+0x4c>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8002eec <MX_USART1_UART_Init+0x4c>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ec4:	4b09      	ldr	r3, [pc, #36]	@ (8002eec <MX_USART1_UART_Init+0x4c>)
 8002ec6:	220c      	movs	r2, #12
 8002ec8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002eca:	4b08      	ldr	r3, [pc, #32]	@ (8002eec <MX_USART1_UART_Init+0x4c>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ed0:	4b06      	ldr	r3, [pc, #24]	@ (8002eec <MX_USART1_UART_Init+0x4c>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ed6:	4805      	ldr	r0, [pc, #20]	@ (8002eec <MX_USART1_UART_Init+0x4c>)
 8002ed8:	f006 fb42 	bl	8009560 <HAL_UART_Init>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002ee2:	f000 fc75 	bl	80037d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ee6:	bf00      	nop
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	200009d0 	.word	0x200009d0
 8002ef0:	40011000 	.word	0x40011000

08002ef4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002ef8:	4b11      	ldr	r3, [pc, #68]	@ (8002f40 <MX_USART3_UART_Init+0x4c>)
 8002efa:	4a12      	ldr	r2, [pc, #72]	@ (8002f44 <MX_USART3_UART_Init+0x50>)
 8002efc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 100000;
 8002efe:	4b10      	ldr	r3, [pc, #64]	@ (8002f40 <MX_USART3_UART_Init+0x4c>)
 8002f00:	4a11      	ldr	r2, [pc, #68]	@ (8002f48 <MX_USART3_UART_Init+0x54>)
 8002f02:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f04:	4b0e      	ldr	r3, [pc, #56]	@ (8002f40 <MX_USART3_UART_Init+0x4c>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f40 <MX_USART3_UART_Init+0x4c>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_EVEN;
 8002f10:	4b0b      	ldr	r3, [pc, #44]	@ (8002f40 <MX_USART3_UART_Init+0x4c>)
 8002f12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f16:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f18:	4b09      	ldr	r3, [pc, #36]	@ (8002f40 <MX_USART3_UART_Init+0x4c>)
 8002f1a:	220c      	movs	r2, #12
 8002f1c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f1e:	4b08      	ldr	r3, [pc, #32]	@ (8002f40 <MX_USART3_UART_Init+0x4c>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f24:	4b06      	ldr	r3, [pc, #24]	@ (8002f40 <MX_USART3_UART_Init+0x4c>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f2a:	4805      	ldr	r0, [pc, #20]	@ (8002f40 <MX_USART3_UART_Init+0x4c>)
 8002f2c:	f006 fb18 	bl	8009560 <HAL_UART_Init>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002f36:	f000 fc4b 	bl	80037d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002f3a:	bf00      	nop
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	20000a14 	.word	0x20000a14
 8002f44:	40004800 	.word	0x40004800
 8002f48:	000186a0 	.word	0x000186a0

08002f4c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002f50:	4b11      	ldr	r3, [pc, #68]	@ (8002f98 <MX_USART6_UART_Init+0x4c>)
 8002f52:	4a12      	ldr	r2, [pc, #72]	@ (8002f9c <MX_USART6_UART_Init+0x50>)
 8002f54:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002f56:	4b10      	ldr	r3, [pc, #64]	@ (8002f98 <MX_USART6_UART_Init+0x4c>)
 8002f58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f5c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f98 <MX_USART6_UART_Init+0x4c>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002f64:	4b0c      	ldr	r3, [pc, #48]	@ (8002f98 <MX_USART6_UART_Init+0x4c>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f98 <MX_USART6_UART_Init+0x4c>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002f70:	4b09      	ldr	r3, [pc, #36]	@ (8002f98 <MX_USART6_UART_Init+0x4c>)
 8002f72:	220c      	movs	r2, #12
 8002f74:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f76:	4b08      	ldr	r3, [pc, #32]	@ (8002f98 <MX_USART6_UART_Init+0x4c>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f7c:	4b06      	ldr	r3, [pc, #24]	@ (8002f98 <MX_USART6_UART_Init+0x4c>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002f82:	4805      	ldr	r0, [pc, #20]	@ (8002f98 <MX_USART6_UART_Init+0x4c>)
 8002f84:	f006 faec 	bl	8009560 <HAL_UART_Init>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002f8e:	f000 fc1f 	bl	80037d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002f92:	bf00      	nop
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	20000a58 	.word	0x20000a58
 8002f9c:	40011400 	.word	0x40011400

08002fa0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	607b      	str	r3, [r7, #4]
 8002faa:	4b23      	ldr	r3, [pc, #140]	@ (8003038 <MX_DMA_Init+0x98>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fae:	4a22      	ldr	r2, [pc, #136]	@ (8003038 <MX_DMA_Init+0x98>)
 8002fb0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fb6:	4b20      	ldr	r3, [pc, #128]	@ (8003038 <MX_DMA_Init+0x98>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fbe:	607b      	str	r3, [r7, #4]
 8002fc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	603b      	str	r3, [r7, #0]
 8002fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8003038 <MX_DMA_Init+0x98>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fca:	4a1b      	ldr	r2, [pc, #108]	@ (8003038 <MX_DMA_Init+0x98>)
 8002fcc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fd2:	4b19      	ldr	r3, [pc, #100]	@ (8003038 <MX_DMA_Init+0x98>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fda:	603b      	str	r3, [r7, #0]
 8002fdc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002fde:	2200      	movs	r2, #0
 8002fe0:	2105      	movs	r1, #5
 8002fe2:	200c      	movs	r0, #12
 8002fe4:	f002 fdd9 	bl	8005b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002fe8:	200c      	movs	r0, #12
 8002fea:	f002 fdf2 	bl	8005bd2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2105      	movs	r1, #5
 8002ff2:	2039      	movs	r0, #57	@ 0x39
 8002ff4:	f002 fdd1 	bl	8005b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002ff8:	2039      	movs	r0, #57	@ 0x39
 8002ffa:	f002 fdea 	bl	8005bd2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002ffe:	2200      	movs	r2, #0
 8003000:	2105      	movs	r1, #5
 8003002:	203a      	movs	r0, #58	@ 0x3a
 8003004:	f002 fdc9 	bl	8005b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003008:	203a      	movs	r0, #58	@ 0x3a
 800300a:	f002 fde2 	bl	8005bd2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800300e:	2200      	movs	r2, #0
 8003010:	2105      	movs	r1, #5
 8003012:	2045      	movs	r0, #69	@ 0x45
 8003014:	f002 fdc1 	bl	8005b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8003018:	2045      	movs	r0, #69	@ 0x45
 800301a:	f002 fdda 	bl	8005bd2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800301e:	2200      	movs	r2, #0
 8003020:	2105      	movs	r1, #5
 8003022:	2046      	movs	r0, #70	@ 0x46
 8003024:	f002 fdb9 	bl	8005b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8003028:	2046      	movs	r0, #70	@ 0x46
 800302a:	f002 fdd2 	bl	8005bd2 <HAL_NVIC_EnableIRQ>

}
 800302e:	bf00      	nop
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	40023800 	.word	0x40023800

0800303c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b08e      	sub	sp, #56	@ 0x38
 8003040:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003042:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003046:	2200      	movs	r2, #0
 8003048:	601a      	str	r2, [r3, #0]
 800304a:	605a      	str	r2, [r3, #4]
 800304c:	609a      	str	r2, [r3, #8]
 800304e:	60da      	str	r2, [r3, #12]
 8003050:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003052:	2300      	movs	r3, #0
 8003054:	623b      	str	r3, [r7, #32]
 8003056:	4b7c      	ldr	r3, [pc, #496]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305a:	4a7b      	ldr	r2, [pc, #492]	@ (8003248 <MX_GPIO_Init+0x20c>)
 800305c:	f043 0302 	orr.w	r3, r3, #2
 8003060:	6313      	str	r3, [r2, #48]	@ 0x30
 8003062:	4b79      	ldr	r3, [pc, #484]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003066:	f003 0302 	and.w	r3, r3, #2
 800306a:	623b      	str	r3, [r7, #32]
 800306c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800306e:	2300      	movs	r3, #0
 8003070:	61fb      	str	r3, [r7, #28]
 8003072:	4b75      	ldr	r3, [pc, #468]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003076:	4a74      	ldr	r2, [pc, #464]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003078:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800307c:	6313      	str	r3, [r2, #48]	@ 0x30
 800307e:	4b72      	ldr	r3, [pc, #456]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003086:	61fb      	str	r3, [r7, #28]
 8003088:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800308a:	2300      	movs	r3, #0
 800308c:	61bb      	str	r3, [r7, #24]
 800308e:	4b6e      	ldr	r3, [pc, #440]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003092:	4a6d      	ldr	r2, [pc, #436]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003094:	f043 0301 	orr.w	r3, r3, #1
 8003098:	6313      	str	r3, [r2, #48]	@ 0x30
 800309a:	4b6b      	ldr	r3, [pc, #428]	@ (8003248 <MX_GPIO_Init+0x20c>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	61bb      	str	r3, [r7, #24]
 80030a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030a6:	2300      	movs	r3, #0
 80030a8:	617b      	str	r3, [r7, #20]
 80030aa:	4b67      	ldr	r3, [pc, #412]	@ (8003248 <MX_GPIO_Init+0x20c>)
 80030ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ae:	4a66      	ldr	r2, [pc, #408]	@ (8003248 <MX_GPIO_Init+0x20c>)
 80030b0:	f043 0308 	orr.w	r3, r3, #8
 80030b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80030b6:	4b64      	ldr	r3, [pc, #400]	@ (8003248 <MX_GPIO_Init+0x20c>)
 80030b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ba:	f003 0308 	and.w	r3, r3, #8
 80030be:	617b      	str	r3, [r7, #20]
 80030c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030c2:	2300      	movs	r3, #0
 80030c4:	613b      	str	r3, [r7, #16]
 80030c6:	4b60      	ldr	r3, [pc, #384]	@ (8003248 <MX_GPIO_Init+0x20c>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ca:	4a5f      	ldr	r2, [pc, #380]	@ (8003248 <MX_GPIO_Init+0x20c>)
 80030cc:	f043 0304 	orr.w	r3, r3, #4
 80030d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030d2:	4b5d      	ldr	r3, [pc, #372]	@ (8003248 <MX_GPIO_Init+0x20c>)
 80030d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d6:	f003 0304 	and.w	r3, r3, #4
 80030da:	613b      	str	r3, [r7, #16]
 80030dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80030de:	2300      	movs	r3, #0
 80030e0:	60fb      	str	r3, [r7, #12]
 80030e2:	4b59      	ldr	r3, [pc, #356]	@ (8003248 <MX_GPIO_Init+0x20c>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e6:	4a58      	ldr	r2, [pc, #352]	@ (8003248 <MX_GPIO_Init+0x20c>)
 80030e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80030ee:	4b56      	ldr	r3, [pc, #344]	@ (8003248 <MX_GPIO_Init+0x20c>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030f6:	60fb      	str	r3, [r7, #12]
 80030f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80030fa:	2300      	movs	r3, #0
 80030fc:	60bb      	str	r3, [r7, #8]
 80030fe:	4b52      	ldr	r3, [pc, #328]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003102:	4a51      	ldr	r2, [pc, #324]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003104:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003108:	6313      	str	r3, [r2, #48]	@ 0x30
 800310a:	4b4f      	ldr	r3, [pc, #316]	@ (8003248 <MX_GPIO_Init+0x20c>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003112:	60bb      	str	r3, [r7, #8]
 8003114:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003116:	2300      	movs	r3, #0
 8003118:	607b      	str	r3, [r7, #4]
 800311a:	4b4b      	ldr	r3, [pc, #300]	@ (8003248 <MX_GPIO_Init+0x20c>)
 800311c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311e:	4a4a      	ldr	r2, [pc, #296]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003120:	f043 0320 	orr.w	r3, r3, #32
 8003124:	6313      	str	r3, [r2, #48]	@ 0x30
 8003126:	4b48      	ldr	r3, [pc, #288]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312a:	f003 0320 	and.w	r3, r3, #32
 800312e:	607b      	str	r3, [r7, #4]
 8003130:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003132:	2300      	movs	r3, #0
 8003134:	603b      	str	r3, [r7, #0]
 8003136:	4b44      	ldr	r3, [pc, #272]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313a:	4a43      	ldr	r2, [pc, #268]	@ (8003248 <MX_GPIO_Init+0x20c>)
 800313c:	f043 0310 	orr.w	r3, r3, #16
 8003140:	6313      	str	r3, [r2, #48]	@ 0x30
 8003142:	4b41      	ldr	r3, [pc, #260]	@ (8003248 <MX_GPIO_Init+0x20c>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003146:	f003 0310 	and.w	r3, r3, #16
 800314a:	603b      	str	r3, [r7, #0]
 800314c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 800314e:	2200      	movs	r2, #0
 8003150:	2140      	movs	r1, #64	@ 0x40
 8003152:	483e      	ldr	r0, [pc, #248]	@ (800324c <MX_GPIO_Init+0x210>)
 8003154:	f003 faf6 	bl	8006744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10, GPIO_PIN_RESET);
 8003158:	2200      	movs	r2, #0
 800315a:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 800315e:	483c      	ldr	r0, [pc, #240]	@ (8003250 <MX_GPIO_Init+0x214>)
 8003160:	f003 faf0 	bl	8006744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003164:	2200      	movs	r2, #0
 8003166:	2110      	movs	r1, #16
 8003168:	483a      	ldr	r0, [pc, #232]	@ (8003254 <MX_GPIO_Init+0x218>)
 800316a:	f003 faeb 	bl	8006744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800316e:	2200      	movs	r2, #0
 8003170:	2101      	movs	r1, #1
 8003172:	4839      	ldr	r0, [pc, #228]	@ (8003258 <MX_GPIO_Init+0x21c>)
 8003174:	f003 fae6 	bl	8006744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003178:	2340      	movs	r3, #64	@ 0x40
 800317a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800317c:	2301      	movs	r3, #1
 800317e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003180:	2300      	movs	r3, #0
 8003182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003184:	2300      	movs	r3, #0
 8003186:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003188:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800318c:	4619      	mov	r1, r3
 800318e:	482f      	ldr	r0, [pc, #188]	@ (800324c <MX_GPIO_Init+0x210>)
 8003190:	f003 f93c 	bl	800640c <HAL_GPIO_Init>

  /*Configure GPIO pins : PH12 PH11 PH10 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10;
 8003194:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8003198:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800319a:	2301      	movs	r3, #1
 800319c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319e:	2300      	movs	r3, #0
 80031a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a2:	2300      	movs	r3, #0
 80031a4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80031a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031aa:	4619      	mov	r1, r3
 80031ac:	4828      	ldr	r0, [pc, #160]	@ (8003250 <MX_GPIO_Init+0x214>)
 80031ae:	f003 f92d 	bl	800640c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80031b2:	2308      	movs	r3, #8
 80031b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80031ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031bc:	2300      	movs	r3, #0
 80031be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80031c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031c4:	4619      	mov	r1, r3
 80031c6:	4821      	ldr	r0, [pc, #132]	@ (800324c <MX_GPIO_Init+0x210>)
 80031c8:	f003 f920 	bl	800640c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80031cc:	2310      	movs	r3, #16
 80031ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031d0:	2301      	movs	r3, #1
 80031d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d4:	2300      	movs	r3, #0
 80031d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d8:	2300      	movs	r3, #0
 80031da:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031e0:	4619      	mov	r1, r3
 80031e2:	481c      	ldr	r0, [pc, #112]	@ (8003254 <MX_GPIO_Init+0x218>)
 80031e4:	f003 f912 	bl	800640c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_ACCEL_Pin_Pin INT1_GRYO_Pin_Pin */
  GPIO_InitStruct.Pin = INT1_ACCEL_Pin_Pin|INT1_GRYO_Pin_Pin;
 80031e8:	2330      	movs	r3, #48	@ 0x30
 80031ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031ec:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80031f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f2:	2300      	movs	r3, #0
 80031f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031fa:	4619      	mov	r1, r3
 80031fc:	4817      	ldr	r0, [pc, #92]	@ (800325c <MX_GPIO_Init+0x220>)
 80031fe:	f003 f905 	bl	800640c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003202:	2301      	movs	r3, #1
 8003204:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003206:	2301      	movs	r3, #1
 8003208:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800320a:	2300      	movs	r3, #0
 800320c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800320e:	2300      	movs	r3, #0
 8003210:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003212:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003216:	4619      	mov	r1, r3
 8003218:	480f      	ldr	r0, [pc, #60]	@ (8003258 <MX_GPIO_Init+0x21c>)
 800321a:	f003 f8f7 	bl	800640c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 800321e:	2200      	movs	r2, #0
 8003220:	2105      	movs	r1, #5
 8003222:	2009      	movs	r0, #9
 8003224:	f002 fcb9 	bl	8005b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003228:	2009      	movs	r0, #9
 800322a:	f002 fcd2 	bl	8005bd2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800322e:	2200      	movs	r2, #0
 8003230:	2105      	movs	r1, #5
 8003232:	200a      	movs	r0, #10
 8003234:	f002 fcb1 	bl	8005b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003238:	200a      	movs	r0, #10
 800323a:	f002 fcca 	bl	8005bd2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800323e:	bf00      	nop
 8003240:	3738      	adds	r7, #56	@ 0x38
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	40023800 	.word	0x40023800
 800324c:	40021800 	.word	0x40021800
 8003250:	40021c00 	.word	0x40021c00
 8003254:	40020000 	.word	0x40020000
 8003258:	40020400 	.word	0x40020400
 800325c:	40020800 	.word	0x40020800

08003260 <TaskMain>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_TaskMain */
void TaskMain(void *argument)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 1);
 8003268:	2201      	movs	r2, #1
 800326a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800326e:	4825      	ldr	r0, [pc, #148]	@ (8003304 <TaskMain+0xa4>)
 8003270:	f003 fa68 	bl	8006744 <HAL_GPIO_WritePin>
	__HAL_TIM_PRESCALER(&htim4, 2);
 8003274:	4b24      	ldr	r3, [pc, #144]	@ (8003308 <TaskMain+0xa8>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2202      	movs	r2, #2
 800327a:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800327c:	2108      	movs	r1, #8
 800327e:	4822      	ldr	r0, [pc, #136]	@ (8003308 <TaskMain+0xa8>)
 8003280:	f005 face 	bl	8008820 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start(&htim4);
 8003284:	4820      	ldr	r0, [pc, #128]	@ (8003308 <TaskMain+0xa8>)
 8003286:	f005 fa13 	bl	80086b0 <HAL_TIM_Base_Start>
	if (BMI088_accel_init()) {
 800328a:	f7fd feb3 	bl	8000ff4 <BMI088_accel_init>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d002      	beq.n	800329a <TaskMain+0x3a>
		usart_printf("WARNING - BMI088 accelerometer init failed \r\n");
 8003294:	481d      	ldr	r0, [pc, #116]	@ (800330c <TaskMain+0xac>)
 8003296:	f7fe fee3 	bl	8002060 <usart_printf>
	}
	if (BMI088_gyro_init()) {
 800329a:	f7fd ff63 	bl	8001164 <BMI088_gyro_init>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d002      	beq.n	80032aa <TaskMain+0x4a>
		usart_printf("WARNING - BMI088 gyroscope init failed \r\n");
 80032a4:	481a      	ldr	r0, [pc, #104]	@ (8003310 <TaskMain+0xb0>)
 80032a6:	f7fe fedb 	bl	8002060 <usart_printf>
	}
	if (ist8310_init()) {
 80032aa:	f7ff f8b3 	bl	8002414 <ist8310_init>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d002      	beq.n	80032ba <TaskMain+0x5a>
		usart_printf("WARNING - IST8310 compass init failed \r\n");
 80032b4:	4817      	ldr	r0, [pc, #92]	@ (8003314 <TaskMain+0xb4>)
 80032b6:	f7fe fed3 	bl	8002060 <usart_printf>
	}
	osDelay(150);
 80032ba:	2096      	movs	r0, #150	@ 0x96
 80032bc:	f007 fc7a 	bl	800abb4 <osDelay>
	__HAL_TIM_PRESCALER(&htim4, 0);
 80032c0:	4b11      	ldr	r3, [pc, #68]	@ (8003308 <TaskMain+0xa8>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2200      	movs	r2, #0
 80032c6:	629a      	str	r2, [r3, #40]	@ 0x28
	osDelay(150);
 80032c8:	2096      	movs	r0, #150	@ 0x96
 80032ca:	f007 fc73 	bl	800abb4 <osDelay>
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 80032ce:	2108      	movs	r1, #8
 80032d0:	480d      	ldr	r0, [pc, #52]	@ (8003308 <TaskMain+0xa8>)
 80032d2:	f005 fb6d 	bl	80089b0 <HAL_TIM_PWM_Stop>

	for(;;) {
		HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 0);
 80032d6:	2200      	movs	r2, #0
 80032d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80032dc:	4809      	ldr	r0, [pc, #36]	@ (8003304 <TaskMain+0xa4>)
 80032de:	f003 fa31 	bl	8006744 <HAL_GPIO_WritePin>
		//set_motor_voltage(5, 4000);
		osDelay(500);
 80032e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80032e6:	f007 fc65 	bl	800abb4 <osDelay>
		//sendB2bData(CAN_b2b_A_ID, 1, 1, 1, 1);
		HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 1);
 80032ea:	2201      	movs	r2, #1
 80032ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80032f0:	4804      	ldr	r0, [pc, #16]	@ (8003304 <TaskMain+0xa4>)
 80032f2:	f003 fa27 	bl	8006744 <HAL_GPIO_WritePin>
		//set_motor_voltage(5, -4000);
		osDelay(500);
 80032f6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80032fa:	f007 fc5b 	bl	800abb4 <osDelay>
		HAL_GPIO_WritePin(GPIOH, GPIO_PIN_10, 0);
 80032fe:	bf00      	nop
 8003300:	e7e9      	b.n	80032d6 <TaskMain+0x76>
 8003302:	bf00      	nop
 8003304:	40021c00 	.word	0x40021c00
 8003308:	200008f8 	.word	0x200008f8
 800330c:	080106ac 	.word	0x080106ac
 8003310:	080106dc 	.word	0x080106dc
 8003314:	08010708 	.word	0x08010708

08003318 <TaskChassis>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskChassis */
void TaskChassis(void *argument)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b08a      	sub	sp, #40	@ 0x28
 800331c:	af02      	add	r7, sp, #8
 800331e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskChassis */
    int16_t rcRPM[4] = {0,0,0,0};                              // maps rc percentage reading to motors, assuming we're running M3508s at max 469RPM
 8003320:	f107 0308 	add.w	r3, r7, #8
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
 8003328:	605a      	str	r2, [r3, #4]
    int16_t rcPitch = 0;
 800332a:	2300      	movs	r3, #0
 800332c:	82fb      	strh	r3, [r7, #22]
    float calcChassisPower = 0;                                 // range: 3376 ~ 2132
 800332e:	f04f 0300 	mov.w	r3, #0
 8003332:	613b      	str	r3, [r7, #16]
    int8_t jammed = 0;
 8003334:	2300      	movs	r3, #0
 8003336:	77fb      	strb	r3, [r7, #31]
    int8_t indexerStopped = 1;
 8003338:	2301      	movs	r3, #1
 800333a:	77bb      	strb	r3, [r7, #30]
    int8_t indexerTargetReached = 0;
 800333c:	2300      	movs	r3, #0
 800333e:	777b      	strb	r3, [r7, #29]
    b2bMotorCtrl.motor1_Ctrl = 1;
 8003340:	4bc9      	ldr	r3, [pc, #804]	@ (8003668 <TaskChassis+0x350>)
 8003342:	2201      	movs	r2, #1
 8003344:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOH, GPIO_PIN_11, 1);
 8003346:	2201      	movs	r2, #1
 8003348:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800334c:	48c7      	ldr	r0, [pc, #796]	@ (800366c <TaskChassis+0x354>)
 800334e:	f003 f9f9 	bl	8006744 <HAL_GPIO_WritePin>
    //int16_t targetRPM[4] = {0,0,0,0};
  /* Infinite loop */
    for(;;) {
	    for (int i = 0; i < 4; i++) {
 8003352:	2300      	movs	r3, #0
 8003354:	61bb      	str	r3, [r7, #24]
 8003356:	e01b      	b.n	8003390 <TaskChassis+0x78>
	        rcRPM[i] = getRCchannel(i) * 13.645f;              // 13.645 = 469 / 187 / 660 * 3591, 660 = max reading in one direction
 8003358:	69bb      	ldr	r3, [r7, #24]
 800335a:	b25b      	sxtb	r3, r3
 800335c:	4618      	mov	r0, r3
 800335e:	f000 fda1 	bl	8003ea4 <getRCchannel>
 8003362:	4603      	mov	r3, r0
 8003364:	ee07 3a90 	vmov	s15, r3
 8003368:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800336c:	ed9f 7ac0 	vldr	s14, [pc, #768]	@ 8003670 <TaskChassis+0x358>
 8003370:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003374:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003378:	ee17 3a90 	vmov	r3, s15
 800337c:	b21a      	sxth	r2, r3
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	3320      	adds	r3, #32
 8003384:	443b      	add	r3, r7
 8003386:	f823 2c18 	strh.w	r2, [r3, #-24]
	    for (int i = 0; i < 4; i++) {
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	3301      	adds	r3, #1
 800338e:	61bb      	str	r3, [r7, #24]
 8003390:	69bb      	ldr	r3, [r7, #24]
 8003392:	2b03      	cmp	r3, #3
 8003394:	dde0      	ble.n	8003358 <TaskChassis+0x40>
	    }
	    rcPitch = getRCchannel(1) * 0.94f + 2754;
 8003396:	2001      	movs	r0, #1
 8003398:	f000 fd84 	bl	8003ea4 <getRCchannel>
 800339c:	4603      	mov	r3, r0
 800339e:	ee07 3a90 	vmov	s15, r3
 80033a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033a6:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8003674 <TaskChassis+0x35c>
 80033aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033ae:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 8003678 <TaskChassis+0x360>
 80033b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80033b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033ba:	ee17 3a90 	vmov	r3, s15
 80033be:	82fb      	strh	r3, [r7, #22]

	    chassisTargetRPM.motorRPM[0] = rcRPM[3] + rcRPM[0] + rcRPM[2];
 80033c0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	4413      	add	r3, r2
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	4413      	add	r3, r2
 80033d8:	b29b      	uxth	r3, r3
 80033da:	b21a      	sxth	r2, r3
 80033dc:	4ba7      	ldr	r3, [pc, #668]	@ (800367c <TaskChassis+0x364>)
 80033de:	801a      	strh	r2, [r3, #0]
	    chassisTargetRPM.motorRPM[1] = rcRPM[3] + rcRPM[0] - rcRPM[2];
 80033e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	4413      	add	r3, r2
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	b21a      	sxth	r2, r3
 80033fc:	4b9f      	ldr	r3, [pc, #636]	@ (800367c <TaskChassis+0x364>)
 80033fe:	805a      	strh	r2, [r3, #2]
	    chassisTargetRPM.motorRPM[2] = -rcRPM[3] + rcRPM[0] - rcRPM[2];
 8003400:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003404:	b29a      	uxth	r2, r3
 8003406:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800340a:	b29b      	uxth	r3, r3
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	b29a      	uxth	r2, r3
 8003410:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003414:	b29b      	uxth	r3, r3
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	b29b      	uxth	r3, r3
 800341a:	b21a      	sxth	r2, r3
 800341c:	4b97      	ldr	r3, [pc, #604]	@ (800367c <TaskChassis+0x364>)
 800341e:	809a      	strh	r2, [r3, #4]
	    chassisTargetRPM.motorRPM[3] = -rcRPM[3] + rcRPM[0] + rcRPM[2];
 8003420:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003424:	b29a      	uxth	r2, r3
 8003426:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800342a:	b29b      	uxth	r3, r3
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	b29a      	uxth	r2, r3
 8003430:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003434:	b29b      	uxth	r3, r3
 8003436:	4413      	add	r3, r2
 8003438:	b29b      	uxth	r3, r3
 800343a:	b21a      	sxth	r2, r3
 800343c:	4b8f      	ldr	r3, [pc, #572]	@ (800367c <TaskChassis+0x364>)
 800343e:	80da      	strh	r2, [r3, #6]
	    //gyroReading[0] = IMU_get_gyro(x);
	    //gyroReading[1] = IMU_get_gyro(y);
	    //gyroReading[2] = IMU_get_gyro(z);
	    //usart_printf("%f %f %f %f \r\n", getMagnetometerData(x), getMagnetometerData(y), getMagnetometerData(z), IMU_get_temp());
	    //usart_printf("%d \r\n", targetMotorRPM.motorRPM[0]);
	    calcChassisPower = power_heat_data.chassis_voltage * power_heat_data.chassis_current / 1000000;
 8003440:	4b8f      	ldr	r3, [pc, #572]	@ (8003680 <TaskChassis+0x368>)
 8003442:	881b      	ldrh	r3, [r3, #0]
 8003444:	461a      	mov	r2, r3
 8003446:	4b8e      	ldr	r3, [pc, #568]	@ (8003680 <TaskChassis+0x368>)
 8003448:	885b      	ldrh	r3, [r3, #2]
 800344a:	fb02 f303 	mul.w	r3, r2, r3
 800344e:	4a8d      	ldr	r2, [pc, #564]	@ (8003684 <TaskChassis+0x36c>)
 8003450:	fb82 1203 	smull	r1, r2, r2, r3
 8003454:	1492      	asrs	r2, r2, #18
 8003456:	17db      	asrs	r3, r3, #31
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	ee07 3a90 	vmov	s15, r3
 800345e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003462:	edc7 7a04 	vstr	s15, [r7, #16]
	    //if (calcChassisPower >= 30) {
	    //chassisTargetCurrent = applyPowerlimit(chassis, chassisTargetRPM, calcChassisPower);

	    //CAN1_cmd_b2b(CAN_b2b_A_ID, 1, 1, 1, 1);

	    if (boardID == CAN_b2b_A_ID) {
 8003466:	4b88      	ldr	r3, [pc, #544]	@ (8003688 <TaskChassis+0x370>)
 8003468:	881b      	ldrh	r3, [r3, #0]
 800346a:	f240 1201 	movw	r2, #257	@ 0x101
 800346e:	4293      	cmp	r3, r2
 8003470:	d164      	bne.n	800353c <TaskChassis+0x224>
	    	setM3508RPM(1, chassisTargetRPM.motorRPM[0], chassisPreset);
 8003472:	4b82      	ldr	r3, [pc, #520]	@ (800367c <TaskChassis+0x364>)
 8003474:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003478:	4b84      	ldr	r3, [pc, #528]	@ (800368c <TaskChassis+0x374>)
 800347a:	edd3 6a00 	vldr	s13, [r3]
 800347e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003482:	edd3 7a02 	vldr	s15, [r3, #8]
 8003486:	eeb0 0a66 	vmov.f32	s0, s13
 800348a:	eef0 0a47 	vmov.f32	s1, s14
 800348e:	eeb0 1a67 	vmov.f32	s2, s15
 8003492:	4611      	mov	r1, r2
 8003494:	2001      	movs	r0, #1
 8003496:	f7fe fcf5 	bl	8001e84 <setM3508RPM>
	    	setM3508RPM(2, chassisTargetRPM.motorRPM[1], chassisPreset);
 800349a:	4b78      	ldr	r3, [pc, #480]	@ (800367c <TaskChassis+0x364>)
 800349c:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80034a0:	4b7a      	ldr	r3, [pc, #488]	@ (800368c <TaskChassis+0x374>)
 80034a2:	edd3 6a00 	vldr	s13, [r3]
 80034a6:	ed93 7a01 	vldr	s14, [r3, #4]
 80034aa:	edd3 7a02 	vldr	s15, [r3, #8]
 80034ae:	eeb0 0a66 	vmov.f32	s0, s13
 80034b2:	eef0 0a47 	vmov.f32	s1, s14
 80034b6:	eeb0 1a67 	vmov.f32	s2, s15
 80034ba:	4611      	mov	r1, r2
 80034bc:	2002      	movs	r0, #2
 80034be:	f7fe fce1 	bl	8001e84 <setM3508RPM>
	    	setM3508RPM(3, chassisTargetRPM.motorRPM[2], chassisPreset);
 80034c2:	4b6e      	ldr	r3, [pc, #440]	@ (800367c <TaskChassis+0x364>)
 80034c4:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80034c8:	4b70      	ldr	r3, [pc, #448]	@ (800368c <TaskChassis+0x374>)
 80034ca:	edd3 6a00 	vldr	s13, [r3]
 80034ce:	ed93 7a01 	vldr	s14, [r3, #4]
 80034d2:	edd3 7a02 	vldr	s15, [r3, #8]
 80034d6:	eeb0 0a66 	vmov.f32	s0, s13
 80034da:	eef0 0a47 	vmov.f32	s1, s14
 80034de:	eeb0 1a67 	vmov.f32	s2, s15
 80034e2:	4611      	mov	r1, r2
 80034e4:	2003      	movs	r0, #3
 80034e6:	f7fe fccd 	bl	8001e84 <setM3508RPM>
	    	setM3508RPM(4, chassisTargetRPM.motorRPM[3], chassisPreset);
 80034ea:	4b64      	ldr	r3, [pc, #400]	@ (800367c <TaskChassis+0x364>)
 80034ec:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 80034f0:	4b66      	ldr	r3, [pc, #408]	@ (800368c <TaskChassis+0x374>)
 80034f2:	edd3 6a00 	vldr	s13, [r3]
 80034f6:	ed93 7a01 	vldr	s14, [r3, #4]
 80034fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80034fe:	eeb0 0a66 	vmov.f32	s0, s13
 8003502:	eef0 0a47 	vmov.f32	s1, s14
 8003506:	eeb0 1a67 	vmov.f32	s2, s15
 800350a:	4611      	mov	r1, r2
 800350c:	2004      	movs	r0, #4
 800350e:	f7fe fcb9 	bl	8001e84 <setM3508RPM>
	    	usart_printf("%d \r\n", b2bGyro.gyro_x);
 8003512:	4b5f      	ldr	r3, [pc, #380]	@ (8003690 <TaskChassis+0x378>)
 8003514:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003518:	4619      	mov	r1, r3
 800351a:	485e      	ldr	r0, [pc, #376]	@ (8003694 <TaskChassis+0x37c>)
 800351c:	f7fe fda0 	bl	8002060 <usart_printf>



	    	sendB2bData(CAN_b2b_A_motorCtrl_ID, rcPitch, getRCswitch(1), 0, 0);
 8003520:	2001      	movs	r0, #1
 8003522:	f000 fcd3 	bl	8003ecc <getRCswitch>
 8003526:	4603      	mov	r3, r0
 8003528:	461a      	mov	r2, r3
 800352a:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 800352e:	2300      	movs	r3, #0
 8003530:	9300      	str	r3, [sp, #0]
 8003532:	2300      	movs	r3, #0
 8003534:	f44f 7081 	mov.w	r0, #258	@ 0x102
 8003538:	f7fe fd5a 	bl	8001ff0 <sendB2bData>
	    	//usart_printf("%d %d\r\n", b2bGyro.gyro_x, b2bGyro.gyro_y);
	    }

	    if (boardID == CAN_b2b_B_ID) {
 800353c:	4b52      	ldr	r3, [pc, #328]	@ (8003688 <TaskChassis+0x370>)
 800353e:	881b      	ldrh	r3, [r3, #0]
 8003540:	f240 1211 	movw	r2, #273	@ 0x111
 8003544:	4293      	cmp	r3, r2
 8003546:	f040 812f 	bne.w	80037a8 <TaskChassis+0x490>
	    	setGM6020voltageRPM(9, 4000, yawPresetVoltagePosition);
 800354a:	4b53      	ldr	r3, [pc, #332]	@ (8003698 <TaskChassis+0x380>)
 800354c:	edd3 6a00 	vldr	s13, [r3]
 8003550:	ed93 7a01 	vldr	s14, [r3, #4]
 8003554:	edd3 7a02 	vldr	s15, [r3, #8]
 8003558:	eeb0 0a66 	vmov.f32	s0, s13
 800355c:	eef0 0a47 	vmov.f32	s1, s14
 8003560:	eeb0 1a67 	vmov.f32	s2, s15
 8003564:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8003568:	2009      	movs	r0, #9
 800356a:	f7fe fcbf 	bl	8001eec <setGM6020voltageRPM>
	    	//b2bMotorCtrl.motor1_Ctrl

	    	//setGM6020voltageRPM(9, 100, yawPresetVoltageRPM);
	    	//CAN2_cmd_motors(CAN_GROUP3C_ID, 5000, 0, 0, 0);
	    	if (b2bMotorCtrl.motor2_Ctrl == 2) {                                         // IMPORTANT: top to bottom: 1 -> 3 -> 2
 800356e:	4b3e      	ldr	r3, [pc, #248]	@ (8003668 <TaskChassis+0x350>)
 8003570:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003574:	2b02      	cmp	r3, #2
 8003576:	f040 8099 	bne.w	80036ac <TaskChassis+0x394>
	    		//setM2006RPM(6, -5400, indexerPreset);                             // THIS IS FUCKING STUPID
	    		setM3508RPM(7, 8000, shooterPreset);
 800357a:	4b48      	ldr	r3, [pc, #288]	@ (800369c <TaskChassis+0x384>)
 800357c:	edd3 6a00 	vldr	s13, [r3]
 8003580:	ed93 7a01 	vldr	s14, [r3, #4]
 8003584:	edd3 7a02 	vldr	s15, [r3, #8]
 8003588:	eeb0 0a66 	vmov.f32	s0, s13
 800358c:	eef0 0a47 	vmov.f32	s1, s14
 8003590:	eeb0 1a67 	vmov.f32	s2, s15
 8003594:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 8003598:	2007      	movs	r0, #7
 800359a:	f7fe fc73 	bl	8001e84 <setM3508RPM>
	    		setM3508RPM(8, -8000, shooterPreset);
 800359e:	4b3f      	ldr	r3, [pc, #252]	@ (800369c <TaskChassis+0x384>)
 80035a0:	edd3 6a00 	vldr	s13, [r3]
 80035a4:	ed93 7a01 	vldr	s14, [r3, #4]
 80035a8:	edd3 7a02 	vldr	s15, [r3, #8]
 80035ac:	eeb0 0a66 	vmov.f32	s0, s13
 80035b0:	eef0 0a47 	vmov.f32	s1, s14
 80035b4:	eeb0 1a67 	vmov.f32	s2, s15
 80035b8:	4939      	ldr	r1, [pc, #228]	@ (80036a0 <TaskChassis+0x388>)
 80035ba:	2008      	movs	r0, #8
 80035bc:	f7fe fc62 	bl	8001e84 <setM3508RPM>

	    		if (jammed > 0 && indexerStopped == 0) {
 80035c0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	dd1c      	ble.n	8003602 <TaskChassis+0x2ea>
 80035c8:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d118      	bne.n	8003602 <TaskChassis+0x2ea>
	    			setM2006RPM(6, 15000, indexerPreset);
 80035d0:	4b34      	ldr	r3, [pc, #208]	@ (80036a4 <TaskChassis+0x38c>)
 80035d2:	edd3 6a00 	vldr	s13, [r3]
 80035d6:	ed93 7a01 	vldr	s14, [r3, #4]
 80035da:	edd3 7a02 	vldr	s15, [r3, #8]
 80035de:	eeb0 0a66 	vmov.f32	s0, s13
 80035e2:	eef0 0a47 	vmov.f32	s1, s14
 80035e6:	eeb0 1a67 	vmov.f32	s2, s15
 80035ea:	f643 2198 	movw	r1, #15000	@ 0x3a98
 80035ee:	2006      	movs	r0, #6
 80035f0:	f7fe fcb0 	bl	8001f54 <setM2006RPM>
	    			jammed--;
 80035f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	3b01      	subs	r3, #1
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	77fb      	strb	r3, [r7, #31]
 8003600:	e0c9      	b.n	8003796 <TaskChassis+0x47e>
	    		} else {
	    			indexerStopped = 0;
 8003602:	2300      	movs	r3, #0
 8003604:	77bb      	strb	r3, [r7, #30]
	    			setM2006RPM(6, -5400, indexerPreset);
 8003606:	4b27      	ldr	r3, [pc, #156]	@ (80036a4 <TaskChassis+0x38c>)
 8003608:	edd3 6a00 	vldr	s13, [r3]
 800360c:	ed93 7a01 	vldr	s14, [r3, #4]
 8003610:	edd3 7a02 	vldr	s15, [r3, #8]
 8003614:	eeb0 0a66 	vmov.f32	s0, s13
 8003618:	eef0 0a47 	vmov.f32	s1, s14
 800361c:	eeb0 1a67 	vmov.f32	s2, s15
 8003620:	4921      	ldr	r1, [pc, #132]	@ (80036a8 <TaskChassis+0x390>)
 8003622:	2006      	movs	r0, #6
 8003624:	f7fe fc96 	bl	8001f54 <setM2006RPM>
	    			if (indexerTargetReached == 0 && getMotorRPM(6) <= -10) {
 8003628:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d109      	bne.n	8003644 <TaskChassis+0x32c>
 8003630:	2006      	movs	r0, #6
 8003632:	f7fe fcc3 	bl	8001fbc <getMotorRPM>
 8003636:	4603      	mov	r3, r0
 8003638:	f113 0f09 	cmn.w	r3, #9
 800363c:	da02      	bge.n	8003644 <TaskChassis+0x32c>
	    				indexerTargetReached = 1;
 800363e:	2301      	movs	r3, #1
 8003640:	777b      	strb	r3, [r7, #29]
 8003642:	e0a8      	b.n	8003796 <TaskChassis+0x47e>
	    			} else if (getMotorRPM(6) > -1 && indexerTargetReached == 1) {         // jammed
 8003644:	2006      	movs	r0, #6
 8003646:	f7fe fcb9 	bl	8001fbc <getMotorRPM>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	f2c0 80a2 	blt.w	8003796 <TaskChassis+0x47e>
 8003652:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8003656:	2b01      	cmp	r3, #1
 8003658:	f040 809d 	bne.w	8003796 <TaskChassis+0x47e>
	    				jammed = 12;
 800365c:	230c      	movs	r3, #12
 800365e:	77fb      	strb	r3, [r7, #31]
	    				indexerTargetReached = 0;
 8003660:	2300      	movs	r3, #0
 8003662:	777b      	strb	r3, [r7, #29]
 8003664:	e097      	b.n	8003796 <TaskChassis+0x47e>
 8003666:	bf00      	nop
 8003668:	20000310 	.word	0x20000310
 800366c:	40021c00 	.word	0x40021c00
 8003670:	415a51ec 	.word	0x415a51ec
 8003674:	3f70a3d7 	.word	0x3f70a3d7
 8003678:	452c2000 	.word	0x452c2000
 800367c:	20000c90 	.word	0x20000c90
 8003680:	2000063c 	.word	0x2000063c
 8003684:	431bde83 	.word	0x431bde83
 8003688:	20000070 	.word	0x20000070
 800368c:	20000040 	.word	0x20000040
 8003690:	20000318 	.word	0x20000318
 8003694:	08010734 	.word	0x08010734
 8003698:	2000004c 	.word	0x2000004c
 800369c:	20000064 	.word	0x20000064
 80036a0:	ffffe0c0 	.word	0xffffe0c0
 80036a4:	20000058 	.word	0x20000058
 80036a8:	ffffeae8 	.word	0xffffeae8
	    			}
	    		}

	    	} else if (b2bMotorCtrl.motor2_Ctrl == 3) {
 80036ac:	4b40      	ldr	r3, [pc, #256]	@ (80037b0 <TaskChassis+0x498>)
 80036ae:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80036b2:	2b03      	cmp	r3, #3
 80036b4:	d138      	bne.n	8003728 <TaskChassis+0x410>
	    		setM2006RPM(6, 0, indexerPreset);
 80036b6:	4b3f      	ldr	r3, [pc, #252]	@ (80037b4 <TaskChassis+0x49c>)
 80036b8:	edd3 6a00 	vldr	s13, [r3]
 80036bc:	ed93 7a01 	vldr	s14, [r3, #4]
 80036c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80036c4:	eeb0 0a66 	vmov.f32	s0, s13
 80036c8:	eef0 0a47 	vmov.f32	s1, s14
 80036cc:	eeb0 1a67 	vmov.f32	s2, s15
 80036d0:	2100      	movs	r1, #0
 80036d2:	2006      	movs	r0, #6
 80036d4:	f7fe fc3e 	bl	8001f54 <setM2006RPM>
	    		setM3508RPM(7, 8000, shooterPreset);
 80036d8:	4b37      	ldr	r3, [pc, #220]	@ (80037b8 <TaskChassis+0x4a0>)
 80036da:	edd3 6a00 	vldr	s13, [r3]
 80036de:	ed93 7a01 	vldr	s14, [r3, #4]
 80036e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80036e6:	eeb0 0a66 	vmov.f32	s0, s13
 80036ea:	eef0 0a47 	vmov.f32	s1, s14
 80036ee:	eeb0 1a67 	vmov.f32	s2, s15
 80036f2:	f44f 51fa 	mov.w	r1, #8000	@ 0x1f40
 80036f6:	2007      	movs	r0, #7
 80036f8:	f7fe fbc4 	bl	8001e84 <setM3508RPM>
	    		setM3508RPM(8, -8000, shooterPreset);
 80036fc:	4b2e      	ldr	r3, [pc, #184]	@ (80037b8 <TaskChassis+0x4a0>)
 80036fe:	edd3 6a00 	vldr	s13, [r3]
 8003702:	ed93 7a01 	vldr	s14, [r3, #4]
 8003706:	edd3 7a02 	vldr	s15, [r3, #8]
 800370a:	eeb0 0a66 	vmov.f32	s0, s13
 800370e:	eef0 0a47 	vmov.f32	s1, s14
 8003712:	eeb0 1a67 	vmov.f32	s2, s15
 8003716:	4929      	ldr	r1, [pc, #164]	@ (80037bc <TaskChassis+0x4a4>)
 8003718:	2008      	movs	r0, #8
 800371a:	f7fe fbb3 	bl	8001e84 <setM3508RPM>
	    		indexerStopped = 1;
 800371e:	2301      	movs	r3, #1
 8003720:	77bb      	strb	r3, [r7, #30]
	    		indexerTargetReached = 0;
 8003722:	2300      	movs	r3, #0
 8003724:	777b      	strb	r3, [r7, #29]
 8003726:	e036      	b.n	8003796 <TaskChassis+0x47e>
	    	} else {       // = 1
	    		setM2006RPM(6, 0, indexerPreset);
 8003728:	4b22      	ldr	r3, [pc, #136]	@ (80037b4 <TaskChassis+0x49c>)
 800372a:	edd3 6a00 	vldr	s13, [r3]
 800372e:	ed93 7a01 	vldr	s14, [r3, #4]
 8003732:	edd3 7a02 	vldr	s15, [r3, #8]
 8003736:	eeb0 0a66 	vmov.f32	s0, s13
 800373a:	eef0 0a47 	vmov.f32	s1, s14
 800373e:	eeb0 1a67 	vmov.f32	s2, s15
 8003742:	2100      	movs	r1, #0
 8003744:	2006      	movs	r0, #6
 8003746:	f7fe fc05 	bl	8001f54 <setM2006RPM>
	    		setM3508RPM(7, 0, shooterPreset);
 800374a:	4b1b      	ldr	r3, [pc, #108]	@ (80037b8 <TaskChassis+0x4a0>)
 800374c:	edd3 6a00 	vldr	s13, [r3]
 8003750:	ed93 7a01 	vldr	s14, [r3, #4]
 8003754:	edd3 7a02 	vldr	s15, [r3, #8]
 8003758:	eeb0 0a66 	vmov.f32	s0, s13
 800375c:	eef0 0a47 	vmov.f32	s1, s14
 8003760:	eeb0 1a67 	vmov.f32	s2, s15
 8003764:	2100      	movs	r1, #0
 8003766:	2007      	movs	r0, #7
 8003768:	f7fe fb8c 	bl	8001e84 <setM3508RPM>
	    		setM3508RPM(8, 0, shooterPreset);
 800376c:	4b12      	ldr	r3, [pc, #72]	@ (80037b8 <TaskChassis+0x4a0>)
 800376e:	edd3 6a00 	vldr	s13, [r3]
 8003772:	ed93 7a01 	vldr	s14, [r3, #4]
 8003776:	edd3 7a02 	vldr	s15, [r3, #8]
 800377a:	eeb0 0a66 	vmov.f32	s0, s13
 800377e:	eef0 0a47 	vmov.f32	s1, s14
 8003782:	eeb0 1a67 	vmov.f32	s2, s15
 8003786:	2100      	movs	r1, #0
 8003788:	2008      	movs	r0, #8
 800378a:	f7fe fb7b 	bl	8001e84 <setM3508RPM>
	    		indexerStopped = 1;
 800378e:	2301      	movs	r3, #1
 8003790:	77bb      	strb	r3, [r7, #30]
	    		indexerTargetReached = 0;
 8003792:	2300      	movs	r3, #0
 8003794:	777b      	strb	r3, [r7, #29]
	    	}
	    	sendB2bData(CAN_b2b_B_gyro_ID, 1, 0, 0, 0);
 8003796:	2300      	movs	r3, #0
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	2300      	movs	r3, #0
 800379c:	2200      	movs	r2, #0
 800379e:	2101      	movs	r1, #1
 80037a0:	f44f 7089 	mov.w	r0, #274	@ 0x112
 80037a4:	f7fe fc24 	bl	8001ff0 <sendB2bData>
	    //sprintf((char*)txbuf, "%f \r\n", power_heat_data.chassis_power);
	    //HAL_UART_Transmit(&huart1, txbuf, strlen((char*)txbuf), HAL_MAX_DELAY);
	    //txbuf = *((float*)&power_heat_data.chassis_power);
	    //usart_printf("%f %d\r\n", calcChassisPower, 30);

        osDelay(5);
 80037a8:	2005      	movs	r0, #5
 80037aa:	f007 fa03 	bl	800abb4 <osDelay>
	    for (int i = 0; i < 4; i++) {
 80037ae:	e5d0      	b.n	8003352 <TaskChassis+0x3a>
 80037b0:	20000310 	.word	0x20000310
 80037b4:	20000058 	.word	0x20000058
 80037b8:	20000064 	.word	0x20000064
 80037bc:	ffffe0c0 	.word	0xffffe0c0

080037c0 <TaskTurret>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskTurret */
void TaskTurret(void *argument)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskTurret */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80037c8:	2001      	movs	r0, #1
 80037ca:	f007 f9f3 	bl	800abb4 <osDelay>
 80037ce:	e7fb      	b.n	80037c8 <TaskTurret+0x8>

080037d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80037d4:	b672      	cpsid	i
}
 80037d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80037d8:	bf00      	nop
 80037da:	e7fd      	b.n	80037d8 <Error_Handler+0x8>

080037dc <PID_init>:
  * @param[in]      max_out: pid������
  * @param[in]      max_iout: pid���������
  * @retval         none
  */
void PID_init(pid_type_def *pid, uint8_t mode, const float PID[3], float max_out, float max_iout)
{
 80037dc:	b480      	push	{r7}
 80037de:	b087      	sub	sp, #28
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6178      	str	r0, [r7, #20]
 80037e4:	460b      	mov	r3, r1
 80037e6:	60fa      	str	r2, [r7, #12]
 80037e8:	ed87 0a02 	vstr	s0, [r7, #8]
 80037ec:	edc7 0a01 	vstr	s1, [r7, #4]
 80037f0:	74fb      	strb	r3, [r7, #19]
    if (pid == NULL || PID == NULL)
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d042      	beq.n	800387e <PID_init+0xa2>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d03f      	beq.n	800387e <PID_init+0xa2>
    {
        return;
    }
    pid->mode = mode;
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	7cfa      	ldrb	r2, [r7, #19]
 8003802:	701a      	strb	r2, [r3, #0]
    pid->Kp = PID[0];
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	605a      	str	r2, [r3, #4]
    pid->Ki = PID[1];
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	3304      	adds	r3, #4
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	609a      	str	r2, [r3, #8]
    pid->Kd = PID[2];
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	3308      	adds	r3, #8
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	60da      	str	r2, [r3, #12]
    pid->max_out = max_out;
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	611a      	str	r2, [r3, #16]
    pid->max_iout = max_iout;
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	615a      	str	r2, [r3, #20]
    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	f04f 0200 	mov.w	r2, #0
 8003832:	639a      	str	r2, [r3, #56]	@ 0x38
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	635a      	str	r2, [r3, #52]	@ 0x34
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	631a      	str	r2, [r3, #48]	@ 0x30
    pid->error[0] = pid->error[1] = pid->error[2] = pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	f04f 0200 	mov.w	r2, #0
 800384a:	621a      	str	r2, [r3, #32]
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	6a1a      	ldr	r2, [r3, #32]
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	629a      	str	r2, [r3, #40]	@ 0x28
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	625a      	str	r2, [r3, #36]	@ 0x24
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	645a      	str	r2, [r3, #68]	@ 0x44
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	641a      	str	r2, [r3, #64]	@ 0x40
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800387c:	e000      	b.n	8003880 <PID_init+0xa4>
        return;
 800387e:	bf00      	nop
}
 8003880:	371c      	adds	r7, #28
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr

0800388a <PID_calc>:
  * @param[in]      ref: ��������
  * @param[in]      set: �趨ֵ
  * @retval         pid���
  */
float PID_calc(pid_type_def *pid, float ref, float set)
{
 800388a:	b480      	push	{r7}
 800388c:	b085      	sub	sp, #20
 800388e:	af00      	add	r7, sp, #0
 8003890:	60f8      	str	r0, [r7, #12]
 8003892:	ed87 0a02 	vstr	s0, [r7, #8]
 8003896:	edc7 0a01 	vstr	s1, [r7, #4]
    if (pid == NULL)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d102      	bne.n	80038a6 <PID_calc+0x1c>
    {
        return 0.0f;
 80038a0:	f04f 0300 	mov.w	r3, #0
 80038a4:	e130      	b.n	8003b08 <PID_calc+0x27e>
    }

    pid->error[2] = pid->error[1];
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	645a      	str	r2, [r3, #68]	@ 0x44
    pid->error[1] = pid->error[0];
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->set = set;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	619a      	str	r2, [r3, #24]
    pid->fdb = ref;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	68ba      	ldr	r2, [r7, #8]
 80038c0:	61da      	str	r2, [r3, #28]
    pid->error[0] = set - ref;
 80038c2:	ed97 7a01 	vldr	s14, [r7, #4]
 80038c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80038ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    if (pid->mode == PID_POSITION)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f040 8095 	bne.w	8003a08 <PID_calc+0x17e>
    {
        pid->Pout = pid->Kp * pid->error[0];
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	ed93 7a01 	vldr	s14, [r3, #4]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80038ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        pid->Iout += pid->Ki * pid->error[0];
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	edd3 6a02 	vldr	s13, [r3, #8]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8003906:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800390a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        pid->Dbuf[2] = pid->Dbuf[1];
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	639a      	str	r2, [r3, #56]	@ 0x38
        pid->Dbuf[1] = pid->Dbuf[0];
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	635a      	str	r2, [r3, #52]	@ 0x34
        pid->Dbuf[0] = (pid->error[0] - pid->error[1]);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8003930:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
        pid->Dout = pid->Kd * pid->Dbuf[0];
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	ed93 7a03 	vldr	s14, [r3, #12]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003946:	ee67 7a27 	vmul.f32	s15, s14, s15
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
        LimitMax(pid->Iout, pid->max_iout);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	edd3 7a05 	vldr	s15, [r3, #20]
 800395c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003964:	dd04      	ble.n	8003970 <PID_calc+0xe6>
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	695a      	ldr	r2, [r3, #20]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	629a      	str	r2, [r3, #40]	@ 0x28
 800396e:	e014      	b.n	800399a <PID_calc+0x110>
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	edd3 7a05 	vldr	s15, [r3, #20]
 800397c:	eef1 7a67 	vneg.f32	s15, s15
 8003980:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003988:	d507      	bpl.n	800399a <PID_calc+0x110>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	edd3 7a05 	vldr	s15, [r3, #20]
 8003990:	eef1 7a67 	vneg.f32	s15, s15
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        pid->out = pid->Pout + pid->Iout + pid->Dout;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80039a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80039b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	edc3 7a08 	vstr	s15, [r3, #32]
        LimitMax(pid->out, pid->max_out);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	ed93 7a08 	vldr	s14, [r3, #32]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	edd3 7a04 	vldr	s15, [r3, #16]
 80039c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ce:	dd04      	ble.n	80039da <PID_calc+0x150>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	691a      	ldr	r2, [r3, #16]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	621a      	str	r2, [r3, #32]
 80039d8:	e094      	b.n	8003b04 <PID_calc+0x27a>
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	ed93 7a08 	vldr	s14, [r3, #32]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	edd3 7a04 	vldr	s15, [r3, #16]
 80039e6:	eef1 7a67 	vneg.f32	s15, s15
 80039ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039f2:	f140 8087 	bpl.w	8003b04 <PID_calc+0x27a>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	edd3 7a04 	vldr	s15, [r3, #16]
 80039fc:	eef1 7a67 	vneg.f32	s15, s15
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	edc3 7a08 	vstr	s15, [r3, #32]
 8003a06:	e07d      	b.n	8003b04 <PID_calc+0x27a>
    }
    else if (pid->mode == PID_DELTA)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	781b      	ldrb	r3, [r3, #0]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d179      	bne.n	8003b04 <PID_calc+0x27a>
    {
        pid->Pout = pid->Kp * (pid->error[0] - pid->error[1]);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	ed93 7a01 	vldr	s14, [r3, #4]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8003a22:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003a26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
        pid->Iout = pid->Ki * pid->error[0];
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	ed93 7a02 	vldr	s14, [r3, #8]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8003a3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        pid->Dbuf[2] = pid->Dbuf[1];
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	639a      	str	r2, [r3, #56]	@ 0x38
        pid->Dbuf[1] = pid->Dbuf[0];
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	635a      	str	r2, [r3, #52]	@ 0x34
        pid->Dbuf[0] = (pid->error[0] - 2.0f * pid->error[1] + pid->error[2]);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8003a62:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003a66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8003a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
        pid->Dout = pid->Kd * pid->Dbuf[0];
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	ed93 7a03 	vldr	s14, [r3, #12]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003a86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
        pid->out += pid->Pout + pid->Iout + pid->Dout;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	ed93 7a08 	vldr	s14, [r3, #32]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003aa2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003aac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	edc3 7a08 	vstr	s15, [r3, #32]
        LimitMax(pid->out, pid->max_out);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	ed93 7a08 	vldr	s14, [r3, #32]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	edd3 7a04 	vldr	s15, [r3, #16]
 8003ac6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ace:	dd04      	ble.n	8003ada <PID_calc+0x250>
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	691a      	ldr	r2, [r3, #16]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	621a      	str	r2, [r3, #32]
 8003ad8:	e014      	b.n	8003b04 <PID_calc+0x27a>
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	ed93 7a08 	vldr	s14, [r3, #32]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	edd3 7a04 	vldr	s15, [r3, #16]
 8003ae6:	eef1 7a67 	vneg.f32	s15, s15
 8003aea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003af2:	d507      	bpl.n	8003b04 <PID_calc+0x27a>
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	edd3 7a04 	vldr	s15, [r3, #16]
 8003afa:	eef1 7a67 	vneg.f32	s15, s15
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	edc3 7a08 	vstr	s15, [r3, #32]
    }
    return pid->out;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6a1b      	ldr	r3, [r3, #32]
}
 8003b08:	ee07 3a90 	vmov	s15, r3
 8003b0c:	eeb0 0a67 	vmov.f32	s0, s15
 8003b10:	3714      	adds	r7, #20
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
	...

08003b1c <remote_control_init>:
/**
  * @brief          remote control init
  * @param[in]      none
  * @retval         none
  */
void remote_control_init(void) {
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	af00      	add	r7, sp, #0
    RC_init(sbus_rx_buf[0], sbus_rx_buf[1], SBUS_RX_BUF_NUM);
 8003b20:	2224      	movs	r2, #36	@ 0x24
 8003b22:	4903      	ldr	r1, [pc, #12]	@ (8003b30 <remote_control_init+0x14>)
 8003b24:	4803      	ldr	r0, [pc, #12]	@ (8003b34 <remote_control_init+0x18>)
 8003b26:	f7fe fb7b 	bl	8002220 <RC_init>
}
 8003b2a:	bf00      	nop
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	20000cdc 	.word	0x20000cdc
 8003b34:	20000cb8 	.word	0x20000cb8

08003b38 <get_remote_control_point>:
/**
  * @brief          get remote control data point
  * @param[in]      none
  * @retval         remote control data point
  */
const RC_ctrl_t *get_remote_control_point(void) {
 8003b38:	b480      	push	{r7}
 8003b3a:	af00      	add	r7, sp, #0
    return &rc_ctrl;
 8003b3c:	4b02      	ldr	r3, [pc, #8]	@ (8003b48 <get_remote_control_point+0x10>)
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr
 8003b48:	20000ca0 	.word	0x20000ca0

08003b4c <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
    if(huart3.Instance->SR & UART_FLAG_RXNE) {
 8003b52:	4b44      	ldr	r3, [pc, #272]	@ (8003c64 <USART3_IRQHandler+0x118>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0320 	and.w	r3, r3, #32
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d00b      	beq.n	8003b78 <USART3_IRQHandler+0x2c>
        __HAL_UART_CLEAR_PEFLAG(&huart3);
 8003b60:	2300      	movs	r3, #0
 8003b62:	607b      	str	r3, [r7, #4]
 8003b64:	4b3f      	ldr	r3, [pc, #252]	@ (8003c64 <USART3_IRQHandler+0x118>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	607b      	str	r3, [r7, #4]
 8003b6c:	4b3d      	ldr	r3, [pc, #244]	@ (8003c64 <USART3_IRQHandler+0x118>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	607b      	str	r3, [r7, #4]
 8003b74:	687b      	ldr	r3, [r7, #4]
            {
                sbus_to_rc(sbus_rx_buf[1], &rc_ctrl);
            }
        }
    }
}
 8003b76:	e070      	b.n	8003c5a <USART3_IRQHandler+0x10e>
    else if(USART3->SR & UART_FLAG_IDLE) {
 8003b78:	4b3b      	ldr	r3, [pc, #236]	@ (8003c68 <USART3_IRQHandler+0x11c>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0310 	and.w	r3, r3, #16
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d06a      	beq.n	8003c5a <USART3_IRQHandler+0x10e>
        __HAL_UART_CLEAR_PEFLAG(&huart3);
 8003b84:	2300      	movs	r3, #0
 8003b86:	603b      	str	r3, [r7, #0]
 8003b88:	4b36      	ldr	r3, [pc, #216]	@ (8003c64 <USART3_IRQHandler+0x118>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	603b      	str	r3, [r7, #0]
 8003b90:	4b34      	ldr	r3, [pc, #208]	@ (8003c64 <USART3_IRQHandler+0x118>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	603b      	str	r3, [r7, #0]
 8003b98:	683b      	ldr	r3, [r7, #0]
        if ((hdma_usart3_rx.Instance->CR & DMA_SxCR_CT) == RESET) {
 8003b9a:	4b34      	ldr	r3, [pc, #208]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d12d      	bne.n	8003c04 <USART3_IRQHandler+0xb8>
            __HAL_DMA_DISABLE(&hdma_usart3_rx);
 8003ba8:	4b30      	ldr	r3, [pc, #192]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	4b2f      	ldr	r3, [pc, #188]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f022 0201 	bic.w	r2, r2, #1
 8003bb6:	601a      	str	r2, [r3, #0]
            this_time_rx_len = SBUS_RX_BUF_NUM - hdma_usart3_rx.Instance->NDTR;
 8003bb8:	4b2c      	ldr	r3, [pc, #176]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8003c70 <USART3_IRQHandler+0x124>)
 8003bc8:	801a      	strh	r2, [r3, #0]
            hdma_usart3_rx.Instance->NDTR = SBUS_RX_BUF_NUM;
 8003bca:	4b28      	ldr	r3, [pc, #160]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	2224      	movs	r2, #36	@ 0x24
 8003bd0:	605a      	str	r2, [r3, #4]
            hdma_usart3_rx.Instance->CR |= DMA_SxCR_CT;
 8003bd2:	4b26      	ldr	r3, [pc, #152]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	4b24      	ldr	r3, [pc, #144]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8003be0:	601a      	str	r2, [r3, #0]
            __HAL_DMA_ENABLE(&hdma_usart3_rx);
 8003be2:	4b22      	ldr	r3, [pc, #136]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	4b20      	ldr	r3, [pc, #128]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f042 0201 	orr.w	r2, r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]
            if(this_time_rx_len == RC_FRAME_LENGTH) {
 8003bf2:	4b1f      	ldr	r3, [pc, #124]	@ (8003c70 <USART3_IRQHandler+0x124>)
 8003bf4:	881b      	ldrh	r3, [r3, #0]
 8003bf6:	2b12      	cmp	r3, #18
 8003bf8:	d12f      	bne.n	8003c5a <USART3_IRQHandler+0x10e>
                sbus_to_rc(sbus_rx_buf[0], &rc_ctrl);
 8003bfa:	491e      	ldr	r1, [pc, #120]	@ (8003c74 <USART3_IRQHandler+0x128>)
 8003bfc:	481e      	ldr	r0, [pc, #120]	@ (8003c78 <USART3_IRQHandler+0x12c>)
 8003bfe:	f000 f841 	bl	8003c84 <sbus_to_rc>
}
 8003c02:	e02a      	b.n	8003c5a <USART3_IRQHandler+0x10e>
            __HAL_DMA_DISABLE(&hdma_usart3_rx);
 8003c04:	4b19      	ldr	r3, [pc, #100]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	4b18      	ldr	r3, [pc, #96]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 0201 	bic.w	r2, r2, #1
 8003c12:	601a      	str	r2, [r3, #0]
            this_time_rx_len = SBUS_RX_BUF_NUM - hdma_usart3_rx.Instance->NDTR;
 8003c14:	4b15      	ldr	r3, [pc, #84]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	f1c3 0324 	rsb	r3, r3, #36	@ 0x24
 8003c20:	b29a      	uxth	r2, r3
 8003c22:	4b13      	ldr	r3, [pc, #76]	@ (8003c70 <USART3_IRQHandler+0x124>)
 8003c24:	801a      	strh	r2, [r3, #0]
            hdma_usart3_rx.Instance->NDTR = SBUS_RX_BUF_NUM;
 8003c26:	4b11      	ldr	r3, [pc, #68]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2224      	movs	r2, #36	@ 0x24
 8003c2c:	605a      	str	r2, [r3, #4]
            DMA1_Stream1->CR &= ~(DMA_SxCR_CT);
 8003c2e:	4b13      	ldr	r3, [pc, #76]	@ (8003c7c <USART3_IRQHandler+0x130>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a12      	ldr	r2, [pc, #72]	@ (8003c7c <USART3_IRQHandler+0x130>)
 8003c34:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003c38:	6013      	str	r3, [r2, #0]
            __HAL_DMA_ENABLE(&hdma_usart3_rx);
 8003c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681a      	ldr	r2, [r3, #0]
 8003c40:	4b0a      	ldr	r3, [pc, #40]	@ (8003c6c <USART3_IRQHandler+0x120>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f042 0201 	orr.w	r2, r2, #1
 8003c48:	601a      	str	r2, [r3, #0]
            if(this_time_rx_len == RC_FRAME_LENGTH)
 8003c4a:	4b09      	ldr	r3, [pc, #36]	@ (8003c70 <USART3_IRQHandler+0x124>)
 8003c4c:	881b      	ldrh	r3, [r3, #0]
 8003c4e:	2b12      	cmp	r3, #18
 8003c50:	d103      	bne.n	8003c5a <USART3_IRQHandler+0x10e>
                sbus_to_rc(sbus_rx_buf[1], &rc_ctrl);
 8003c52:	4908      	ldr	r1, [pc, #32]	@ (8003c74 <USART3_IRQHandler+0x128>)
 8003c54:	480a      	ldr	r0, [pc, #40]	@ (8003c80 <USART3_IRQHandler+0x134>)
 8003c56:	f000 f815 	bl	8003c84 <sbus_to_rc>
}
 8003c5a:	bf00      	nop
 8003c5c:	3708      	adds	r7, #8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	20000a14 	.word	0x20000a14
 8003c68:	40004800 	.word	0x40004800
 8003c6c:	20000b5c 	.word	0x20000b5c
 8003c70:	20000d00 	.word	0x20000d00
 8003c74:	20000ca0 	.word	0x20000ca0
 8003c78:	20000cb8 	.word	0x20000cb8
 8003c7c:	40026028 	.word	0x40026028
 8003c80:	20000cdc 	.word	0x20000cdc

08003c84 <sbus_to_rc>:
  * @brief          remote control protocol resolution
  * @param[in]      sbus_buf: raw data point
  * @param[out]     rc_ctrl: remote control data struct point
  * @retval         none
  */
static void sbus_to_rc(volatile const uint8_t *sbus_buf, RC_ctrl_t *rc_ctrl) {
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	6039      	str	r1, [r7, #0]
    if (sbus_buf == NULL || rc_ctrl == NULL) {
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	f000 8101 	beq.w	8003e98 <sbus_to_rc+0x214>
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f000 80fd 	beq.w	8003e98 <sbus_to_rc+0x214>
        return;
    }

    rc_ctrl->rc.ch[0] = (sbus_buf[0] | (sbus_buf[1] << 8)) & 0x07ff;        //!< Channel 0
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	b21a      	sxth	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	3301      	adds	r3, #1
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	021b      	lsls	r3, r3, #8
 8003cb0:	b21b      	sxth	r3, r3
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	b21b      	sxth	r3, r3
 8003cb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cba:	b21a      	sxth	r2, r3
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	801a      	strh	r2, [r3, #0]
    rc_ctrl->rc.ch[1] = ((sbus_buf[1] >> 3) | (sbus_buf[2] << 5)) & 0x07ff; //!< Channel 1
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3301      	adds	r3, #1
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	08db      	lsrs	r3, r3, #3
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	b21a      	sxth	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	3302      	adds	r3, #2
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	015b      	lsls	r3, r3, #5
 8003cd8:	b21b      	sxth	r3, r3
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	b21b      	sxth	r3, r3
 8003cde:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ce2:	b21a      	sxth	r2, r3
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	805a      	strh	r2, [r3, #2]
    rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	3302      	adds	r3, #2
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	099b      	lsrs	r3, r3, #6
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	b21a      	sxth	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	3303      	adds	r3, #3
 8003cfa:	781b      	ldrb	r3, [r3, #0]
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	b21b      	sxth	r3, r3
 8003d02:	4313      	orrs	r3, r2
 8003d04:	b21a      	sxth	r2, r3
                         (sbus_buf[4] << 10)) &0x07ff;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	3304      	adds	r3, #4
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	029b      	lsls	r3, r3, #10
    rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 8003d10:	b21b      	sxth	r3, r3
 8003d12:	4313      	orrs	r3, r2
 8003d14:	b21b      	sxth	r3, r3
                         (sbus_buf[4] << 10)) &0x07ff;
 8003d16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d1a:	b21a      	sxth	r2, r3
    rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	809a      	strh	r2, [r3, #4]
    rc_ctrl->rc.ch[3] = ((sbus_buf[4] >> 1) | (sbus_buf[5] << 7)) & 0x07ff; //!< Channel 3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	3304      	adds	r3, #4
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	085b      	lsrs	r3, r3, #1
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	b21a      	sxth	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	3305      	adds	r3, #5
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	01db      	lsls	r3, r3, #7
 8003d38:	b21b      	sxth	r3, r3
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	b21b      	sxth	r3, r3
 8003d3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d42:	b21a      	sxth	r2, r3
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	80da      	strh	r2, [r3, #6]
    rc_ctrl->rc.s[0] = ((sbus_buf[5] >> 4) & 0x0003);                  //!< Switch left
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	3305      	adds	r3, #5
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	091b      	lsrs	r3, r3, #4
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	f003 0303 	and.w	r3, r3, #3
 8003d58:	b2da      	uxtb	r2, r3
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	729a      	strb	r2, [r3, #10]
    rc_ctrl->rc.s[1] = ((sbus_buf[5] >> 4) & 0x000C) >> 2;                       //!< Switch right
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	3305      	adds	r3, #5
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	091b      	lsrs	r3, r3, #4
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	109b      	asrs	r3, r3, #2
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	f003 0303 	and.w	r3, r3, #3
 8003d72:	b2da      	uxtb	r2, r3
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	72da      	strb	r2, [r3, #11]
    rc_ctrl->mouse.x = sbus_buf[6] | (sbus_buf[7] << 8);                    //!< Mouse X axis
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	3306      	adds	r3, #6
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	b21a      	sxth	r2, r3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	3307      	adds	r3, #7
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	021b      	lsls	r3, r3, #8
 8003d8c:	b21b      	sxth	r3, r3
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	b21a      	sxth	r2, r3
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	819a      	strh	r2, [r3, #12]
    rc_ctrl->mouse.y = sbus_buf[8] | (sbus_buf[9] << 8);                    //!< Mouse Y axis
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	3308      	adds	r3, #8
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	b21a      	sxth	r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	3309      	adds	r3, #9
 8003da4:	781b      	ldrb	r3, [r3, #0]
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	021b      	lsls	r3, r3, #8
 8003daa:	b21b      	sxth	r3, r3
 8003dac:	4313      	orrs	r3, r2
 8003dae:	b21a      	sxth	r2, r3
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	81da      	strh	r2, [r3, #14]
    rc_ctrl->mouse.z = sbus_buf[10] | (sbus_buf[11] << 8);                  //!< Mouse Z axis
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	330a      	adds	r3, #10
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	b21a      	sxth	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	330b      	adds	r3, #11
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	021b      	lsls	r3, r3, #8
 8003dc8:	b21b      	sxth	r3, r3
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	b21a      	sxth	r2, r3
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	821a      	strh	r2, [r3, #16]
    rc_ctrl->mouse.press_l = sbus_buf[12];                                  //!< Mouse Left Is Pressed ?
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	330c      	adds	r3, #12
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	b2da      	uxtb	r2, r3
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	749a      	strb	r2, [r3, #18]
    rc_ctrl->mouse.press_r = sbus_buf[13];                                  //!< Mouse Right Is Pressed ?
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	330d      	adds	r3, #13
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	b2da      	uxtb	r2, r3
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	74da      	strb	r2, [r3, #19]
    rc_ctrl->key.v = sbus_buf[14] | (sbus_buf[15] << 8);                    //!< KeyBoard value
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	330e      	adds	r3, #14
 8003dee:	781b      	ldrb	r3, [r3, #0]
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	b21a      	sxth	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	330f      	adds	r3, #15
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	021b      	lsls	r3, r3, #8
 8003dfe:	b21b      	sxth	r3, r3
 8003e00:	4313      	orrs	r3, r2
 8003e02:	b21b      	sxth	r3, r3
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	829a      	strh	r2, [r3, #20]
    rc_ctrl->rc.ch[4] = sbus_buf[16] | (sbus_buf[17] << 8);                 //NULL
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	3310      	adds	r3, #16
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	b21a      	sxth	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	3311      	adds	r3, #17
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	021b      	lsls	r3, r3, #8
 8003e1e:	b21b      	sxth	r3, r3
 8003e20:	4313      	orrs	r3, r2
 8003e22:	b21a      	sxth	r2, r3
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	811a      	strh	r2, [r3, #8]

    rc_ctrl->rc.ch[0] -= RC_CH_VALUE_OFFSET;
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e2e:	b21b      	sxth	r3, r3
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	b21a      	sxth	r2, r3
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	801a      	strh	r2, [r3, #0]
    rc_ctrl->rc.ch[1] -= RC_CH_VALUE_OFFSET;
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003e44:	b21b      	sxth	r3, r3
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	b21a      	sxth	r2, r3
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	805a      	strh	r2, [r3, #2]
    rc_ctrl->rc.ch[2] -= RC_CH_VALUE_OFFSET;
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003e5a:	b21b      	sxth	r3, r3
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	b21a      	sxth	r2, r3
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	809a      	strh	r2, [r3, #4]
    rc_ctrl->rc.ch[3] -= RC_CH_VALUE_OFFSET;
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003e70:	b21b      	sxth	r3, r3
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	b21a      	sxth	r2, r3
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	80da      	strh	r2, [r3, #6]
    rc_ctrl->rc.ch[4] -= RC_CH_VALUE_OFFSET;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003e86:	b21b      	sxth	r3, r3
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	b21a      	sxth	r2, r3
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	811a      	strh	r2, [r3, #8]
 8003e96:	e000      	b.n	8003e9a <sbus_to_rc+0x216>
        return;
 8003e98:	bf00      	nop
}
 8003e9a:	370c      	adds	r7, #12
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <getRCchannel>:

int16_t getRCchannel(int8_t channelID) {
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	4603      	mov	r3, r0
 8003eac:	71fb      	strb	r3, [r7, #7]
	return rc_ptr->rc.ch[channelID];
 8003eae:	4b06      	ldr	r3, [pc, #24]	@ (8003ec8 <getRCchannel+0x24>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8003eb6:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8003eba:	b21b      	sxth	r3, r3
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	20000074 	.word	0x20000074

08003ecc <getRCswitch>:

int8_t getRCswitch(int8_t switchID) {
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	71fb      	strb	r3, [r7, #7]
	return rc_ptr->rc.s[switchID];
 8003ed6:	4b06      	ldr	r3, [pc, #24]	@ (8003ef0 <getRCswitch+0x24>)
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ede:	4413      	add	r3, r2
 8003ee0:	7a9b      	ldrb	r3, [r3, #10]
 8003ee2:	b25b      	sxtb	r3, r3
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr
 8003ef0:	20000074 	.word	0x20000074

08003ef4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efa:	2300      	movs	r3, #0
 8003efc:	607b      	str	r3, [r7, #4]
 8003efe:	4b12      	ldr	r3, [pc, #72]	@ (8003f48 <HAL_MspInit+0x54>)
 8003f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f02:	4a11      	ldr	r2, [pc, #68]	@ (8003f48 <HAL_MspInit+0x54>)
 8003f04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8003f48 <HAL_MspInit+0x54>)
 8003f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f12:	607b      	str	r3, [r7, #4]
 8003f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f16:	2300      	movs	r3, #0
 8003f18:	603b      	str	r3, [r7, #0]
 8003f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f48 <HAL_MspInit+0x54>)
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8003f48 <HAL_MspInit+0x54>)
 8003f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f26:	4b08      	ldr	r3, [pc, #32]	@ (8003f48 <HAL_MspInit+0x54>)
 8003f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f2e:	603b      	str	r3, [r7, #0]
 8003f30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003f32:	2200      	movs	r2, #0
 8003f34:	210f      	movs	r1, #15
 8003f36:	f06f 0001 	mvn.w	r0, #1
 8003f3a:	f001 fe2e 	bl	8005b9a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f3e:	bf00      	nop
 8003f40:	3708      	adds	r7, #8
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	40023800 	.word	0x40023800

08003f4c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b08c      	sub	sp, #48	@ 0x30
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f54:	f107 031c 	add.w	r3, r7, #28
 8003f58:	2200      	movs	r2, #0
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	605a      	str	r2, [r3, #4]
 8003f5e:	609a      	str	r2, [r3, #8]
 8003f60:	60da      	str	r2, [r3, #12]
 8003f62:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a4a      	ldr	r2, [pc, #296]	@ (8004094 <HAL_CAN_MspInit+0x148>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d13d      	bne.n	8003fea <HAL_CAN_MspInit+0x9e>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8003f6e:	4b4a      	ldr	r3, [pc, #296]	@ (8004098 <HAL_CAN_MspInit+0x14c>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	3301      	adds	r3, #1
 8003f74:	4a48      	ldr	r2, [pc, #288]	@ (8004098 <HAL_CAN_MspInit+0x14c>)
 8003f76:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8003f78:	4b47      	ldr	r3, [pc, #284]	@ (8004098 <HAL_CAN_MspInit+0x14c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d10d      	bne.n	8003f9c <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8003f80:	2300      	movs	r3, #0
 8003f82:	61bb      	str	r3, [r7, #24]
 8003f84:	4b45      	ldr	r3, [pc, #276]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8003f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f88:	4a44      	ldr	r2, [pc, #272]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8003f8a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003f8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f90:	4b42      	ldr	r3, [pc, #264]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8003f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f98:	61bb      	str	r3, [r7, #24]
 8003f9a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	617b      	str	r3, [r7, #20]
 8003fa0:	4b3e      	ldr	r3, [pc, #248]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8003fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa4:	4a3d      	ldr	r2, [pc, #244]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8003fa6:	f043 0308 	orr.w	r3, r3, #8
 8003faa:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fac:	4b3b      	ldr	r3, [pc, #236]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8003fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb0:	f003 0308 	and.w	r3, r3, #8
 8003fb4:	617b      	str	r3, [r7, #20]
 8003fb6:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003fc8:	2309      	movs	r3, #9
 8003fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003fcc:	f107 031c 	add.w	r3, r7, #28
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	4833      	ldr	r0, [pc, #204]	@ (80040a0 <HAL_CAN_MspInit+0x154>)
 8003fd4:	f002 fa1a 	bl	800640c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8003fd8:	2200      	movs	r2, #0
 8003fda:	2105      	movs	r1, #5
 8003fdc:	2014      	movs	r0, #20
 8003fde:	f001 fddc 	bl	8005b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8003fe2:	2014      	movs	r0, #20
 8003fe4:	f001 fdf5 	bl	8005bd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8003fe8:	e04f      	b.n	800408a <HAL_CAN_MspInit+0x13e>
  else if(hcan->Instance==CAN2)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a2d      	ldr	r2, [pc, #180]	@ (80040a4 <HAL_CAN_MspInit+0x158>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d14a      	bne.n	800408a <HAL_CAN_MspInit+0x13e>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	613b      	str	r3, [r7, #16]
 8003ff8:	4b28      	ldr	r3, [pc, #160]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8003ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffc:	4a27      	ldr	r2, [pc, #156]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8003ffe:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004002:	6413      	str	r3, [r2, #64]	@ 0x40
 8004004:	4b25      	ldr	r3, [pc, #148]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8004006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004008:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800400c:	613b      	str	r3, [r7, #16]
 800400e:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004010:	4b21      	ldr	r3, [pc, #132]	@ (8004098 <HAL_CAN_MspInit+0x14c>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	3301      	adds	r3, #1
 8004016:	4a20      	ldr	r2, [pc, #128]	@ (8004098 <HAL_CAN_MspInit+0x14c>)
 8004018:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800401a:	4b1f      	ldr	r3, [pc, #124]	@ (8004098 <HAL_CAN_MspInit+0x14c>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d10d      	bne.n	800403e <HAL_CAN_MspInit+0xf2>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004022:	2300      	movs	r3, #0
 8004024:	60fb      	str	r3, [r7, #12]
 8004026:	4b1d      	ldr	r3, [pc, #116]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8004028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800402a:	4a1c      	ldr	r2, [pc, #112]	@ (800409c <HAL_CAN_MspInit+0x150>)
 800402c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004030:	6413      	str	r3, [r2, #64]	@ 0x40
 8004032:	4b1a      	ldr	r3, [pc, #104]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8004034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004036:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800403a:	60fb      	str	r3, [r7, #12]
 800403c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800403e:	2300      	movs	r3, #0
 8004040:	60bb      	str	r3, [r7, #8]
 8004042:	4b16      	ldr	r3, [pc, #88]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8004044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004046:	4a15      	ldr	r2, [pc, #84]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8004048:	f043 0302 	orr.w	r3, r3, #2
 800404c:	6313      	str	r3, [r2, #48]	@ 0x30
 800404e:	4b13      	ldr	r3, [pc, #76]	@ (800409c <HAL_CAN_MspInit+0x150>)
 8004050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	60bb      	str	r3, [r7, #8]
 8004058:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800405a:	2360      	movs	r3, #96	@ 0x60
 800405c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800405e:	2302      	movs	r3, #2
 8004060:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004062:	2300      	movs	r3, #0
 8004064:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004066:	2303      	movs	r3, #3
 8004068:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800406a:	2309      	movs	r3, #9
 800406c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800406e:	f107 031c 	add.w	r3, r7, #28
 8004072:	4619      	mov	r1, r3
 8004074:	480c      	ldr	r0, [pc, #48]	@ (80040a8 <HAL_CAN_MspInit+0x15c>)
 8004076:	f002 f9c9 	bl	800640c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 800407a:	2200      	movs	r2, #0
 800407c:	2105      	movs	r1, #5
 800407e:	2040      	movs	r0, #64	@ 0x40
 8004080:	f001 fd8b 	bl	8005b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8004084:	2040      	movs	r0, #64	@ 0x40
 8004086:	f001 fda4 	bl	8005bd2 <HAL_NVIC_EnableIRQ>
}
 800408a:	bf00      	nop
 800408c:	3730      	adds	r7, #48	@ 0x30
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	40006400 	.word	0x40006400
 8004098:	20000d04 	.word	0x20000d04
 800409c:	40023800 	.word	0x40023800
 80040a0:	40020c00 	.word	0x40020c00
 80040a4:	40006800 	.word	0x40006800
 80040a8:	40020400 	.word	0x40020400

080040ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b08a      	sub	sp, #40	@ 0x28
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040b4:	f107 0314 	add.w	r3, r7, #20
 80040b8:	2200      	movs	r2, #0
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	605a      	str	r2, [r3, #4]
 80040be:	609a      	str	r2, [r3, #8]
 80040c0:	60da      	str	r2, [r3, #12]
 80040c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a29      	ldr	r2, [pc, #164]	@ (8004170 <HAL_I2C_MspInit+0xc4>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d14b      	bne.n	8004166 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80040ce:	2300      	movs	r3, #0
 80040d0:	613b      	str	r3, [r7, #16]
 80040d2:	4b28      	ldr	r3, [pc, #160]	@ (8004174 <HAL_I2C_MspInit+0xc8>)
 80040d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d6:	4a27      	ldr	r2, [pc, #156]	@ (8004174 <HAL_I2C_MspInit+0xc8>)
 80040d8:	f043 0304 	orr.w	r3, r3, #4
 80040dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80040de:	4b25      	ldr	r3, [pc, #148]	@ (8004174 <HAL_I2C_MspInit+0xc8>)
 80040e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e2:	f003 0304 	and.w	r3, r3, #4
 80040e6:	613b      	str	r3, [r7, #16]
 80040e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040ea:	2300      	movs	r3, #0
 80040ec:	60fb      	str	r3, [r7, #12]
 80040ee:	4b21      	ldr	r3, [pc, #132]	@ (8004174 <HAL_I2C_MspInit+0xc8>)
 80040f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f2:	4a20      	ldr	r2, [pc, #128]	@ (8004174 <HAL_I2C_MspInit+0xc8>)
 80040f4:	f043 0301 	orr.w	r3, r3, #1
 80040f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80040fa:	4b1e      	ldr	r3, [pc, #120]	@ (8004174 <HAL_I2C_MspInit+0xc8>)
 80040fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	60fb      	str	r3, [r7, #12]
 8004104:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004106:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800410a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800410c:	2312      	movs	r3, #18
 800410e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004110:	2300      	movs	r3, #0
 8004112:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004114:	2303      	movs	r3, #3
 8004116:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004118:	2304      	movs	r3, #4
 800411a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800411c:	f107 0314 	add.w	r3, r7, #20
 8004120:	4619      	mov	r1, r3
 8004122:	4815      	ldr	r0, [pc, #84]	@ (8004178 <HAL_I2C_MspInit+0xcc>)
 8004124:	f002 f972 	bl	800640c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004128:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800412c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800412e:	2312      	movs	r3, #18
 8004130:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004132:	2300      	movs	r3, #0
 8004134:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004136:	2303      	movs	r3, #3
 8004138:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800413a:	2304      	movs	r3, #4
 800413c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800413e:	f107 0314 	add.w	r3, r7, #20
 8004142:	4619      	mov	r1, r3
 8004144:	480d      	ldr	r0, [pc, #52]	@ (800417c <HAL_I2C_MspInit+0xd0>)
 8004146:	f002 f961 	bl	800640c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800414a:	2300      	movs	r3, #0
 800414c:	60bb      	str	r3, [r7, #8]
 800414e:	4b09      	ldr	r3, [pc, #36]	@ (8004174 <HAL_I2C_MspInit+0xc8>)
 8004150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004152:	4a08      	ldr	r2, [pc, #32]	@ (8004174 <HAL_I2C_MspInit+0xc8>)
 8004154:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004158:	6413      	str	r3, [r2, #64]	@ 0x40
 800415a:	4b06      	ldr	r3, [pc, #24]	@ (8004174 <HAL_I2C_MspInit+0xc8>)
 800415c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004162:	60bb      	str	r3, [r7, #8]
 8004164:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004166:	bf00      	nop
 8004168:	3728      	adds	r7, #40	@ 0x28
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	40005c00 	.word	0x40005c00
 8004174:	40023800 	.word	0x40023800
 8004178:	40020800 	.word	0x40020800
 800417c:	40020000 	.word	0x40020000

08004180 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b08a      	sub	sp, #40	@ 0x28
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004188:	f107 0314 	add.w	r3, r7, #20
 800418c:	2200      	movs	r2, #0
 800418e:	601a      	str	r2, [r3, #0]
 8004190:	605a      	str	r2, [r3, #4]
 8004192:	609a      	str	r2, [r3, #8]
 8004194:	60da      	str	r2, [r3, #12]
 8004196:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a28      	ldr	r2, [pc, #160]	@ (8004240 <HAL_SPI_MspInit+0xc0>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d149      	bne.n	8004236 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80041a2:	2300      	movs	r3, #0
 80041a4:	613b      	str	r3, [r7, #16]
 80041a6:	4b27      	ldr	r3, [pc, #156]	@ (8004244 <HAL_SPI_MspInit+0xc4>)
 80041a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041aa:	4a26      	ldr	r2, [pc, #152]	@ (8004244 <HAL_SPI_MspInit+0xc4>)
 80041ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80041b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80041b2:	4b24      	ldr	r3, [pc, #144]	@ (8004244 <HAL_SPI_MspInit+0xc4>)
 80041b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80041ba:	613b      	str	r3, [r7, #16]
 80041bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041be:	2300      	movs	r3, #0
 80041c0:	60fb      	str	r3, [r7, #12]
 80041c2:	4b20      	ldr	r3, [pc, #128]	@ (8004244 <HAL_SPI_MspInit+0xc4>)
 80041c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c6:	4a1f      	ldr	r2, [pc, #124]	@ (8004244 <HAL_SPI_MspInit+0xc4>)
 80041c8:	f043 0302 	orr.w	r3, r3, #2
 80041cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80041ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004244 <HAL_SPI_MspInit+0xc4>)
 80041d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d2:	f003 0302 	and.w	r3, r3, #2
 80041d6:	60fb      	str	r3, [r7, #12]
 80041d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041da:	2300      	movs	r3, #0
 80041dc:	60bb      	str	r3, [r7, #8]
 80041de:	4b19      	ldr	r3, [pc, #100]	@ (8004244 <HAL_SPI_MspInit+0xc4>)
 80041e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041e2:	4a18      	ldr	r2, [pc, #96]	@ (8004244 <HAL_SPI_MspInit+0xc4>)
 80041e4:	f043 0301 	orr.w	r3, r3, #1
 80041e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80041ea:	4b16      	ldr	r3, [pc, #88]	@ (8004244 <HAL_SPI_MspInit+0xc4>)
 80041ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	60bb      	str	r3, [r7, #8]
 80041f4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 80041f6:	2318      	movs	r3, #24
 80041f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041fa:	2302      	movs	r3, #2
 80041fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041fe:	2300      	movs	r3, #0
 8004200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004202:	2303      	movs	r3, #3
 8004204:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004206:	2305      	movs	r3, #5
 8004208:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800420a:	f107 0314 	add.w	r3, r7, #20
 800420e:	4619      	mov	r1, r3
 8004210:	480d      	ldr	r0, [pc, #52]	@ (8004248 <HAL_SPI_MspInit+0xc8>)
 8004212:	f002 f8fb 	bl	800640c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004216:	2380      	movs	r3, #128	@ 0x80
 8004218:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800421a:	2302      	movs	r3, #2
 800421c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800421e:	2300      	movs	r3, #0
 8004220:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004222:	2303      	movs	r3, #3
 8004224:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004226:	2305      	movs	r3, #5
 8004228:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800422a:	f107 0314 	add.w	r3, r7, #20
 800422e:	4619      	mov	r1, r3
 8004230:	4806      	ldr	r0, [pc, #24]	@ (800424c <HAL_SPI_MspInit+0xcc>)
 8004232:	f002 f8eb 	bl	800640c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004236:	bf00      	nop
 8004238:	3728      	adds	r7, #40	@ 0x28
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	40013000 	.word	0x40013000
 8004244:	40023800 	.word	0x40023800
 8004248:	40020400 	.word	0x40020400
 800424c:	40020000 	.word	0x40020000

08004250 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a15      	ldr	r2, [pc, #84]	@ (80042b4 <HAL_TIM_PWM_MspInit+0x64>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d10e      	bne.n	8004280 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004262:	2300      	movs	r3, #0
 8004264:	60fb      	str	r3, [r7, #12]
 8004266:	4b14      	ldr	r3, [pc, #80]	@ (80042b8 <HAL_TIM_PWM_MspInit+0x68>)
 8004268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426a:	4a13      	ldr	r2, [pc, #76]	@ (80042b8 <HAL_TIM_PWM_MspInit+0x68>)
 800426c:	f043 0301 	orr.w	r3, r3, #1
 8004270:	6453      	str	r3, [r2, #68]	@ 0x44
 8004272:	4b11      	ldr	r3, [pc, #68]	@ (80042b8 <HAL_TIM_PWM_MspInit+0x68>)
 8004274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004276:	f003 0301 	and.w	r3, r3, #1
 800427a:	60fb      	str	r3, [r7, #12]
 800427c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800427e:	e012      	b.n	80042a6 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM8)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a0d      	ldr	r2, [pc, #52]	@ (80042bc <HAL_TIM_PWM_MspInit+0x6c>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d10d      	bne.n	80042a6 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800428a:	2300      	movs	r3, #0
 800428c:	60bb      	str	r3, [r7, #8]
 800428e:	4b0a      	ldr	r3, [pc, #40]	@ (80042b8 <HAL_TIM_PWM_MspInit+0x68>)
 8004290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004292:	4a09      	ldr	r2, [pc, #36]	@ (80042b8 <HAL_TIM_PWM_MspInit+0x68>)
 8004294:	f043 0302 	orr.w	r3, r3, #2
 8004298:	6453      	str	r3, [r2, #68]	@ 0x44
 800429a:	4b07      	ldr	r3, [pc, #28]	@ (80042b8 <HAL_TIM_PWM_MspInit+0x68>)
 800429c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	60bb      	str	r3, [r7, #8]
 80042a4:	68bb      	ldr	r3, [r7, #8]
}
 80042a6:	bf00      	nop
 80042a8:	3714      	adds	r7, #20
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	40010000 	.word	0x40010000
 80042b8:	40023800 	.word	0x40023800
 80042bc:	40010400 	.word	0x40010400

080042c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a15      	ldr	r2, [pc, #84]	@ (8004324 <HAL_TIM_Base_MspInit+0x64>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d10e      	bne.n	80042f0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80042d2:	2300      	movs	r3, #0
 80042d4:	60fb      	str	r3, [r7, #12]
 80042d6:	4b14      	ldr	r3, [pc, #80]	@ (8004328 <HAL_TIM_Base_MspInit+0x68>)
 80042d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042da:	4a13      	ldr	r2, [pc, #76]	@ (8004328 <HAL_TIM_Base_MspInit+0x68>)
 80042dc:	f043 0304 	orr.w	r3, r3, #4
 80042e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80042e2:	4b11      	ldr	r3, [pc, #68]	@ (8004328 <HAL_TIM_Base_MspInit+0x68>)
 80042e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e6:	f003 0304 	and.w	r3, r3, #4
 80042ea:	60fb      	str	r3, [r7, #12]
 80042ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80042ee:	e012      	b.n	8004316 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM10)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a0d      	ldr	r2, [pc, #52]	@ (800432c <HAL_TIM_Base_MspInit+0x6c>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d10d      	bne.n	8004316 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80042fa:	2300      	movs	r3, #0
 80042fc:	60bb      	str	r3, [r7, #8]
 80042fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004328 <HAL_TIM_Base_MspInit+0x68>)
 8004300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004302:	4a09      	ldr	r2, [pc, #36]	@ (8004328 <HAL_TIM_Base_MspInit+0x68>)
 8004304:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004308:	6453      	str	r3, [r2, #68]	@ 0x44
 800430a:	4b07      	ldr	r3, [pc, #28]	@ (8004328 <HAL_TIM_Base_MspInit+0x68>)
 800430c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004312:	60bb      	str	r3, [r7, #8]
 8004314:	68bb      	ldr	r3, [r7, #8]
}
 8004316:	bf00      	nop
 8004318:	3714      	adds	r7, #20
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	40000800 	.word	0x40000800
 8004328:	40023800 	.word	0x40023800
 800432c:	40014400 	.word	0x40014400

08004330 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b08c      	sub	sp, #48	@ 0x30
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004338:	f107 031c 	add.w	r3, r7, #28
 800433c:	2200      	movs	r2, #0
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	605a      	str	r2, [r3, #4]
 8004342:	609a      	str	r2, [r3, #8]
 8004344:	60da      	str	r2, [r3, #12]
 8004346:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a58      	ldr	r2, [pc, #352]	@ (80044b0 <HAL_TIM_MspPostInit+0x180>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d11f      	bne.n	8004392 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004352:	2300      	movs	r3, #0
 8004354:	61bb      	str	r3, [r7, #24]
 8004356:	4b57      	ldr	r3, [pc, #348]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 8004358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435a:	4a56      	ldr	r2, [pc, #344]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 800435c:	f043 0310 	orr.w	r3, r3, #16
 8004360:	6313      	str	r3, [r2, #48]	@ 0x30
 8004362:	4b54      	ldr	r3, [pc, #336]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 8004364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004366:	f003 0310 	and.w	r3, r3, #16
 800436a:	61bb      	str	r3, [r7, #24]
 800436c:	69bb      	ldr	r3, [r7, #24]
    PE13     ------> TIM1_CH3
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14;
 800436e:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8004372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004374:	2302      	movs	r3, #2
 8004376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004378:	2300      	movs	r3, #0
 800437a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800437c:	2300      	movs	r3, #0
 800437e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004380:	2301      	movs	r3, #1
 8004382:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004384:	f107 031c 	add.w	r3, r7, #28
 8004388:	4619      	mov	r1, r3
 800438a:	484b      	ldr	r0, [pc, #300]	@ (80044b8 <HAL_TIM_MspPostInit+0x188>)
 800438c:	f002 f83e 	bl	800640c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8004390:	e089      	b.n	80044a6 <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM4)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a49      	ldr	r2, [pc, #292]	@ (80044bc <HAL_TIM_MspPostInit+0x18c>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d11f      	bne.n	80043dc <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800439c:	2300      	movs	r3, #0
 800439e:	617b      	str	r3, [r7, #20]
 80043a0:	4b44      	ldr	r3, [pc, #272]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 80043a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a4:	4a43      	ldr	r2, [pc, #268]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 80043a6:	f043 0308 	orr.w	r3, r3, #8
 80043aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80043ac:	4b41      	ldr	r3, [pc, #260]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 80043ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b0:	f003 0308 	and.w	r3, r3, #8
 80043b4:	617b      	str	r3, [r7, #20]
 80043b6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80043b8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80043bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043be:	2302      	movs	r3, #2
 80043c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043c2:	2300      	movs	r3, #0
 80043c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043c6:	2300      	movs	r3, #0
 80043c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80043ca:	2302      	movs	r3, #2
 80043cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80043ce:	f107 031c 	add.w	r3, r7, #28
 80043d2:	4619      	mov	r1, r3
 80043d4:	483a      	ldr	r0, [pc, #232]	@ (80044c0 <HAL_TIM_MspPostInit+0x190>)
 80043d6:	f002 f819 	bl	800640c <HAL_GPIO_Init>
}
 80043da:	e064      	b.n	80044a6 <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM8)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a38      	ldr	r2, [pc, #224]	@ (80044c4 <HAL_TIM_MspPostInit+0x194>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d13c      	bne.n	8004460 <HAL_TIM_MspPostInit+0x130>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80043e6:	2300      	movs	r3, #0
 80043e8:	613b      	str	r3, [r7, #16]
 80043ea:	4b32      	ldr	r3, [pc, #200]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 80043ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ee:	4a31      	ldr	r2, [pc, #196]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 80043f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80043f6:	4b2f      	ldr	r3, [pc, #188]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 80043f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043fe:	613b      	str	r3, [r7, #16]
 8004400:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004402:	2300      	movs	r3, #0
 8004404:	60fb      	str	r3, [r7, #12]
 8004406:	4b2b      	ldr	r3, [pc, #172]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 8004408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800440a:	4a2a      	ldr	r2, [pc, #168]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 800440c:	f043 0304 	orr.w	r3, r3, #4
 8004410:	6313      	str	r3, [r2, #48]	@ 0x30
 8004412:	4b28      	ldr	r3, [pc, #160]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 8004414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004416:	f003 0304 	and.w	r3, r3, #4
 800441a:	60fb      	str	r3, [r7, #12]
 800441c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800441e:	23c0      	movs	r3, #192	@ 0xc0
 8004420:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004422:	2302      	movs	r3, #2
 8004424:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004426:	2300      	movs	r3, #0
 8004428:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800442a:	2300      	movs	r3, #0
 800442c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800442e:	2303      	movs	r3, #3
 8004430:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004432:	f107 031c 	add.w	r3, r7, #28
 8004436:	4619      	mov	r1, r3
 8004438:	4823      	ldr	r0, [pc, #140]	@ (80044c8 <HAL_TIM_MspPostInit+0x198>)
 800443a:	f001 ffe7 	bl	800640c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800443e:	2340      	movs	r3, #64	@ 0x40
 8004440:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004442:	2302      	movs	r3, #2
 8004444:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004446:	2300      	movs	r3, #0
 8004448:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800444a:	2300      	movs	r3, #0
 800444c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800444e:	2303      	movs	r3, #3
 8004450:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004452:	f107 031c 	add.w	r3, r7, #28
 8004456:	4619      	mov	r1, r3
 8004458:	481c      	ldr	r0, [pc, #112]	@ (80044cc <HAL_TIM_MspPostInit+0x19c>)
 800445a:	f001 ffd7 	bl	800640c <HAL_GPIO_Init>
}
 800445e:	e022      	b.n	80044a6 <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM10)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a1a      	ldr	r2, [pc, #104]	@ (80044d0 <HAL_TIM_MspPostInit+0x1a0>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d11d      	bne.n	80044a6 <HAL_TIM_MspPostInit+0x176>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800446a:	2300      	movs	r3, #0
 800446c:	60bb      	str	r3, [r7, #8]
 800446e:	4b11      	ldr	r3, [pc, #68]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 8004470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004472:	4a10      	ldr	r2, [pc, #64]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 8004474:	f043 0320 	orr.w	r3, r3, #32
 8004478:	6313      	str	r3, [r2, #48]	@ 0x30
 800447a:	4b0e      	ldr	r3, [pc, #56]	@ (80044b4 <HAL_TIM_MspPostInit+0x184>)
 800447c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800447e:	f003 0320 	and.w	r3, r3, #32
 8004482:	60bb      	str	r3, [r7, #8]
 8004484:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004486:	2340      	movs	r3, #64	@ 0x40
 8004488:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800448a:	2302      	movs	r3, #2
 800448c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800448e:	2301      	movs	r3, #1
 8004490:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004492:	2302      	movs	r3, #2
 8004494:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8004496:	2303      	movs	r3, #3
 8004498:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800449a:	f107 031c 	add.w	r3, r7, #28
 800449e:	4619      	mov	r1, r3
 80044a0:	480c      	ldr	r0, [pc, #48]	@ (80044d4 <HAL_TIM_MspPostInit+0x1a4>)
 80044a2:	f001 ffb3 	bl	800640c <HAL_GPIO_Init>
}
 80044a6:	bf00      	nop
 80044a8:	3730      	adds	r7, #48	@ 0x30
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	40010000 	.word	0x40010000
 80044b4:	40023800 	.word	0x40023800
 80044b8:	40021000 	.word	0x40021000
 80044bc:	40000800 	.word	0x40000800
 80044c0:	40020c00 	.word	0x40020c00
 80044c4:	40010400 	.word	0x40010400
 80044c8:	40022000 	.word	0x40022000
 80044cc:	40020800 	.word	0x40020800
 80044d0:	40014400 	.word	0x40014400
 80044d4:	40021400 	.word	0x40021400

080044d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b08e      	sub	sp, #56	@ 0x38
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044e4:	2200      	movs	r2, #0
 80044e6:	601a      	str	r2, [r3, #0]
 80044e8:	605a      	str	r2, [r3, #4]
 80044ea:	609a      	str	r2, [r3, #8]
 80044ec:	60da      	str	r2, [r3, #12]
 80044ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a90      	ldr	r2, [pc, #576]	@ (8004738 <HAL_UART_MspInit+0x260>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	f040 80b2 	bne.w	8004660 <HAL_UART_MspInit+0x188>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80044fc:	2300      	movs	r3, #0
 80044fe:	623b      	str	r3, [r7, #32]
 8004500:	4b8e      	ldr	r3, [pc, #568]	@ (800473c <HAL_UART_MspInit+0x264>)
 8004502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004504:	4a8d      	ldr	r2, [pc, #564]	@ (800473c <HAL_UART_MspInit+0x264>)
 8004506:	f043 0310 	orr.w	r3, r3, #16
 800450a:	6453      	str	r3, [r2, #68]	@ 0x44
 800450c:	4b8b      	ldr	r3, [pc, #556]	@ (800473c <HAL_UART_MspInit+0x264>)
 800450e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004510:	f003 0310 	and.w	r3, r3, #16
 8004514:	623b      	str	r3, [r7, #32]
 8004516:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004518:	2300      	movs	r3, #0
 800451a:	61fb      	str	r3, [r7, #28]
 800451c:	4b87      	ldr	r3, [pc, #540]	@ (800473c <HAL_UART_MspInit+0x264>)
 800451e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004520:	4a86      	ldr	r2, [pc, #536]	@ (800473c <HAL_UART_MspInit+0x264>)
 8004522:	f043 0302 	orr.w	r3, r3, #2
 8004526:	6313      	str	r3, [r2, #48]	@ 0x30
 8004528:	4b84      	ldr	r3, [pc, #528]	@ (800473c <HAL_UART_MspInit+0x264>)
 800452a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	61fb      	str	r3, [r7, #28]
 8004532:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004534:	2300      	movs	r3, #0
 8004536:	61bb      	str	r3, [r7, #24]
 8004538:	4b80      	ldr	r3, [pc, #512]	@ (800473c <HAL_UART_MspInit+0x264>)
 800453a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453c:	4a7f      	ldr	r2, [pc, #508]	@ (800473c <HAL_UART_MspInit+0x264>)
 800453e:	f043 0301 	orr.w	r3, r3, #1
 8004542:	6313      	str	r3, [r2, #48]	@ 0x30
 8004544:	4b7d      	ldr	r3, [pc, #500]	@ (800473c <HAL_UART_MspInit+0x264>)
 8004546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004548:	f003 0301 	and.w	r3, r3, #1
 800454c:	61bb      	str	r3, [r7, #24]
 800454e:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004550:	2380      	movs	r3, #128	@ 0x80
 8004552:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004554:	2302      	movs	r3, #2
 8004556:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004558:	2300      	movs	r3, #0
 800455a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800455c:	2303      	movs	r3, #3
 800455e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004560:	2307      	movs	r3, #7
 8004562:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004564:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004568:	4619      	mov	r1, r3
 800456a:	4875      	ldr	r0, [pc, #468]	@ (8004740 <HAL_UART_MspInit+0x268>)
 800456c:	f001 ff4e 	bl	800640c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004570:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004574:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004576:	2302      	movs	r3, #2
 8004578:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457a:	2300      	movs	r3, #0
 800457c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800457e:	2303      	movs	r3, #3
 8004580:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004582:	2307      	movs	r3, #7
 8004584:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004586:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800458a:	4619      	mov	r1, r3
 800458c:	486d      	ldr	r0, [pc, #436]	@ (8004744 <HAL_UART_MspInit+0x26c>)
 800458e:	f001 ff3d 	bl	800640c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8004592:	4b6d      	ldr	r3, [pc, #436]	@ (8004748 <HAL_UART_MspInit+0x270>)
 8004594:	4a6d      	ldr	r2, [pc, #436]	@ (800474c <HAL_UART_MspInit+0x274>)
 8004596:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8004598:	4b6b      	ldr	r3, [pc, #428]	@ (8004748 <HAL_UART_MspInit+0x270>)
 800459a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800459e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80045a0:	4b69      	ldr	r3, [pc, #420]	@ (8004748 <HAL_UART_MspInit+0x270>)
 80045a2:	2240      	movs	r2, #64	@ 0x40
 80045a4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80045a6:	4b68      	ldr	r3, [pc, #416]	@ (8004748 <HAL_UART_MspInit+0x270>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80045ac:	4b66      	ldr	r3, [pc, #408]	@ (8004748 <HAL_UART_MspInit+0x270>)
 80045ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80045b2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045b4:	4b64      	ldr	r3, [pc, #400]	@ (8004748 <HAL_UART_MspInit+0x270>)
 80045b6:	2200      	movs	r2, #0
 80045b8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045ba:	4b63      	ldr	r3, [pc, #396]	@ (8004748 <HAL_UART_MspInit+0x270>)
 80045bc:	2200      	movs	r2, #0
 80045be:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80045c0:	4b61      	ldr	r3, [pc, #388]	@ (8004748 <HAL_UART_MspInit+0x270>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80045c6:	4b60      	ldr	r3, [pc, #384]	@ (8004748 <HAL_UART_MspInit+0x270>)
 80045c8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80045cc:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80045ce:	4b5e      	ldr	r3, [pc, #376]	@ (8004748 <HAL_UART_MspInit+0x270>)
 80045d0:	2200      	movs	r2, #0
 80045d2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80045d4:	485c      	ldr	r0, [pc, #368]	@ (8004748 <HAL_UART_MspInit+0x270>)
 80045d6:	f001 fb17 	bl	8005c08 <HAL_DMA_Init>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d001      	beq.n	80045e4 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 80045e0:	f7ff f8f6 	bl	80037d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a58      	ldr	r2, [pc, #352]	@ (8004748 <HAL_UART_MspInit+0x270>)
 80045e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80045ea:	4a57      	ldr	r2, [pc, #348]	@ (8004748 <HAL_UART_MspInit+0x270>)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80045f0:	4b57      	ldr	r3, [pc, #348]	@ (8004750 <HAL_UART_MspInit+0x278>)
 80045f2:	4a58      	ldr	r2, [pc, #352]	@ (8004754 <HAL_UART_MspInit+0x27c>)
 80045f4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80045f6:	4b56      	ldr	r3, [pc, #344]	@ (8004750 <HAL_UART_MspInit+0x278>)
 80045f8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80045fc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80045fe:	4b54      	ldr	r3, [pc, #336]	@ (8004750 <HAL_UART_MspInit+0x278>)
 8004600:	2200      	movs	r2, #0
 8004602:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004604:	4b52      	ldr	r3, [pc, #328]	@ (8004750 <HAL_UART_MspInit+0x278>)
 8004606:	2200      	movs	r2, #0
 8004608:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800460a:	4b51      	ldr	r3, [pc, #324]	@ (8004750 <HAL_UART_MspInit+0x278>)
 800460c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004610:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004612:	4b4f      	ldr	r3, [pc, #316]	@ (8004750 <HAL_UART_MspInit+0x278>)
 8004614:	2200      	movs	r2, #0
 8004616:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004618:	4b4d      	ldr	r3, [pc, #308]	@ (8004750 <HAL_UART_MspInit+0x278>)
 800461a:	2200      	movs	r2, #0
 800461c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800461e:	4b4c      	ldr	r3, [pc, #304]	@ (8004750 <HAL_UART_MspInit+0x278>)
 8004620:	2200      	movs	r2, #0
 8004622:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004624:	4b4a      	ldr	r3, [pc, #296]	@ (8004750 <HAL_UART_MspInit+0x278>)
 8004626:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800462a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800462c:	4b48      	ldr	r3, [pc, #288]	@ (8004750 <HAL_UART_MspInit+0x278>)
 800462e:	2200      	movs	r2, #0
 8004630:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004632:	4847      	ldr	r0, [pc, #284]	@ (8004750 <HAL_UART_MspInit+0x278>)
 8004634:	f001 fae8 	bl	8005c08 <HAL_DMA_Init>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d001      	beq.n	8004642 <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 800463e:	f7ff f8c7 	bl	80037d0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a42      	ldr	r2, [pc, #264]	@ (8004750 <HAL_UART_MspInit+0x278>)
 8004646:	639a      	str	r2, [r3, #56]	@ 0x38
 8004648:	4a41      	ldr	r2, [pc, #260]	@ (8004750 <HAL_UART_MspInit+0x278>)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800464e:	2200      	movs	r2, #0
 8004650:	2105      	movs	r1, #5
 8004652:	2025      	movs	r0, #37	@ 0x25
 8004654:	f001 faa1 	bl	8005b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004658:	2025      	movs	r0, #37	@ 0x25
 800465a:	f001 faba 	bl	8005bd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800465e:	e11c      	b.n	800489a <HAL_UART_MspInit+0x3c2>
  else if(huart->Instance==USART3)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a3c      	ldr	r2, [pc, #240]	@ (8004758 <HAL_UART_MspInit+0x280>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d17e      	bne.n	8004768 <HAL_UART_MspInit+0x290>
    __HAL_RCC_USART3_CLK_ENABLE();
 800466a:	2300      	movs	r3, #0
 800466c:	617b      	str	r3, [r7, #20]
 800466e:	4b33      	ldr	r3, [pc, #204]	@ (800473c <HAL_UART_MspInit+0x264>)
 8004670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004672:	4a32      	ldr	r2, [pc, #200]	@ (800473c <HAL_UART_MspInit+0x264>)
 8004674:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004678:	6413      	str	r3, [r2, #64]	@ 0x40
 800467a:	4b30      	ldr	r3, [pc, #192]	@ (800473c <HAL_UART_MspInit+0x264>)
 800467c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800467e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004682:	617b      	str	r3, [r7, #20]
 8004684:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004686:	2300      	movs	r3, #0
 8004688:	613b      	str	r3, [r7, #16]
 800468a:	4b2c      	ldr	r3, [pc, #176]	@ (800473c <HAL_UART_MspInit+0x264>)
 800468c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468e:	4a2b      	ldr	r2, [pc, #172]	@ (800473c <HAL_UART_MspInit+0x264>)
 8004690:	f043 0304 	orr.w	r3, r3, #4
 8004694:	6313      	str	r3, [r2, #48]	@ 0x30
 8004696:	4b29      	ldr	r3, [pc, #164]	@ (800473c <HAL_UART_MspInit+0x264>)
 8004698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800469a:	f003 0304 	and.w	r3, r3, #4
 800469e:	613b      	str	r3, [r7, #16]
 80046a0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80046a2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80046a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046a8:	2302      	movs	r3, #2
 80046aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ac:	2300      	movs	r3, #0
 80046ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046b0:	2303      	movs	r3, #3
 80046b2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80046b4:	2307      	movs	r3, #7
 80046b6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046bc:	4619      	mov	r1, r3
 80046be:	4827      	ldr	r0, [pc, #156]	@ (800475c <HAL_UART_MspInit+0x284>)
 80046c0:	f001 fea4 	bl	800640c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80046c4:	4b26      	ldr	r3, [pc, #152]	@ (8004760 <HAL_UART_MspInit+0x288>)
 80046c6:	4a27      	ldr	r2, [pc, #156]	@ (8004764 <HAL_UART_MspInit+0x28c>)
 80046c8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80046ca:	4b25      	ldr	r3, [pc, #148]	@ (8004760 <HAL_UART_MspInit+0x288>)
 80046cc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80046d0:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046d2:	4b23      	ldr	r3, [pc, #140]	@ (8004760 <HAL_UART_MspInit+0x288>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046d8:	4b21      	ldr	r3, [pc, #132]	@ (8004760 <HAL_UART_MspInit+0x288>)
 80046da:	2200      	movs	r2, #0
 80046dc:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80046de:	4b20      	ldr	r3, [pc, #128]	@ (8004760 <HAL_UART_MspInit+0x288>)
 80046e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80046e4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80046e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004760 <HAL_UART_MspInit+0x288>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80046ec:	4b1c      	ldr	r3, [pc, #112]	@ (8004760 <HAL_UART_MspInit+0x288>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80046f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004760 <HAL_UART_MspInit+0x288>)
 80046f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80046f8:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80046fa:	4b19      	ldr	r3, [pc, #100]	@ (8004760 <HAL_UART_MspInit+0x288>)
 80046fc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004700:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004702:	4b17      	ldr	r3, [pc, #92]	@ (8004760 <HAL_UART_MspInit+0x288>)
 8004704:	2200      	movs	r2, #0
 8004706:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004708:	4815      	ldr	r0, [pc, #84]	@ (8004760 <HAL_UART_MspInit+0x288>)
 800470a:	f001 fa7d 	bl	8005c08 <HAL_DMA_Init>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d001      	beq.n	8004718 <HAL_UART_MspInit+0x240>
      Error_Handler();
 8004714:	f7ff f85c 	bl	80037d0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a11      	ldr	r2, [pc, #68]	@ (8004760 <HAL_UART_MspInit+0x288>)
 800471c:	639a      	str	r2, [r3, #56]	@ 0x38
 800471e:	4a10      	ldr	r2, [pc, #64]	@ (8004760 <HAL_UART_MspInit+0x288>)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8004724:	2200      	movs	r2, #0
 8004726:	2105      	movs	r1, #5
 8004728:	2027      	movs	r0, #39	@ 0x27
 800472a:	f001 fa36 	bl	8005b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800472e:	2027      	movs	r0, #39	@ 0x27
 8004730:	f001 fa4f 	bl	8005bd2 <HAL_NVIC_EnableIRQ>
}
 8004734:	e0b1      	b.n	800489a <HAL_UART_MspInit+0x3c2>
 8004736:	bf00      	nop
 8004738:	40011000 	.word	0x40011000
 800473c:	40023800 	.word	0x40023800
 8004740:	40020400 	.word	0x40020400
 8004744:	40020000 	.word	0x40020000
 8004748:	20000a9c 	.word	0x20000a9c
 800474c:	400264b8 	.word	0x400264b8
 8004750:	20000afc 	.word	0x20000afc
 8004754:	40026440 	.word	0x40026440
 8004758:	40004800 	.word	0x40004800
 800475c:	40020800 	.word	0x40020800
 8004760:	20000b5c 	.word	0x20000b5c
 8004764:	40026028 	.word	0x40026028
  else if(huart->Instance==USART6)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a4d      	ldr	r2, [pc, #308]	@ (80048a4 <HAL_UART_MspInit+0x3cc>)
 800476e:	4293      	cmp	r3, r2
 8004770:	f040 8093 	bne.w	800489a <HAL_UART_MspInit+0x3c2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004774:	2300      	movs	r3, #0
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	4b4b      	ldr	r3, [pc, #300]	@ (80048a8 <HAL_UART_MspInit+0x3d0>)
 800477a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800477c:	4a4a      	ldr	r2, [pc, #296]	@ (80048a8 <HAL_UART_MspInit+0x3d0>)
 800477e:	f043 0320 	orr.w	r3, r3, #32
 8004782:	6453      	str	r3, [r2, #68]	@ 0x44
 8004784:	4b48      	ldr	r3, [pc, #288]	@ (80048a8 <HAL_UART_MspInit+0x3d0>)
 8004786:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004788:	f003 0320 	and.w	r3, r3, #32
 800478c:	60fb      	str	r3, [r7, #12]
 800478e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004790:	2300      	movs	r3, #0
 8004792:	60bb      	str	r3, [r7, #8]
 8004794:	4b44      	ldr	r3, [pc, #272]	@ (80048a8 <HAL_UART_MspInit+0x3d0>)
 8004796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004798:	4a43      	ldr	r2, [pc, #268]	@ (80048a8 <HAL_UART_MspInit+0x3d0>)
 800479a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800479e:	6313      	str	r3, [r2, #48]	@ 0x30
 80047a0:	4b41      	ldr	r3, [pc, #260]	@ (80048a8 <HAL_UART_MspInit+0x3d0>)
 80047a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047a8:	60bb      	str	r3, [r7, #8]
 80047aa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 80047ac:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 80047b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047b2:	2302      	movs	r3, #2
 80047b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047b6:	2300      	movs	r3, #0
 80047b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047ba:	2303      	movs	r3, #3
 80047bc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80047be:	2308      	movs	r3, #8
 80047c0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80047c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047c6:	4619      	mov	r1, r3
 80047c8:	4838      	ldr	r0, [pc, #224]	@ (80048ac <HAL_UART_MspInit+0x3d4>)
 80047ca:	f001 fe1f 	bl	800640c <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80047ce:	4b38      	ldr	r3, [pc, #224]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 80047d0:	4a38      	ldr	r2, [pc, #224]	@ (80048b4 <HAL_UART_MspInit+0x3dc>)
 80047d2:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80047d4:	4b36      	ldr	r3, [pc, #216]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 80047d6:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80047da:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047dc:	4b34      	ldr	r3, [pc, #208]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 80047de:	2200      	movs	r2, #0
 80047e0:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80047e2:	4b33      	ldr	r3, [pc, #204]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80047e8:	4b31      	ldr	r3, [pc, #196]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 80047ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80047ee:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80047f0:	4b2f      	ldr	r3, [pc, #188]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80047f6:	4b2e      	ldr	r3, [pc, #184]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80047fc:	4b2c      	ldr	r3, [pc, #176]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 80047fe:	2200      	movs	r2, #0
 8004800:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004802:	4b2b      	ldr	r3, [pc, #172]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 8004804:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004808:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800480a:	4b29      	ldr	r3, [pc, #164]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 800480c:	2200      	movs	r2, #0
 800480e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004810:	4827      	ldr	r0, [pc, #156]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 8004812:	f001 f9f9 	bl	8005c08 <HAL_DMA_Init>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d001      	beq.n	8004820 <HAL_UART_MspInit+0x348>
      Error_Handler();
 800481c:	f7fe ffd8 	bl	80037d0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a23      	ldr	r2, [pc, #140]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 8004824:	639a      	str	r2, [r3, #56]	@ 0x38
 8004826:	4a22      	ldr	r2, [pc, #136]	@ (80048b0 <HAL_UART_MspInit+0x3d8>)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800482c:	4b22      	ldr	r3, [pc, #136]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 800482e:	4a23      	ldr	r2, [pc, #140]	@ (80048bc <HAL_UART_MspInit+0x3e4>)
 8004830:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8004832:	4b21      	ldr	r3, [pc, #132]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 8004834:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8004838:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800483a:	4b1f      	ldr	r3, [pc, #124]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 800483c:	2240      	movs	r2, #64	@ 0x40
 800483e:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004840:	4b1d      	ldr	r3, [pc, #116]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 8004842:	2200      	movs	r2, #0
 8004844:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004846:	4b1c      	ldr	r3, [pc, #112]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 8004848:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800484c:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800484e:	4b1a      	ldr	r3, [pc, #104]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 8004850:	2200      	movs	r2, #0
 8004852:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004854:	4b18      	ldr	r3, [pc, #96]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 8004856:	2200      	movs	r2, #0
 8004858:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800485a:	4b17      	ldr	r3, [pc, #92]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 800485c:	2200      	movs	r2, #0
 800485e:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004860:	4b15      	ldr	r3, [pc, #84]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 8004862:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004866:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004868:	4b13      	ldr	r3, [pc, #76]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 800486a:	2200      	movs	r2, #0
 800486c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800486e:	4812      	ldr	r0, [pc, #72]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 8004870:	f001 f9ca 	bl	8005c08 <HAL_DMA_Init>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d001      	beq.n	800487e <HAL_UART_MspInit+0x3a6>
      Error_Handler();
 800487a:	f7fe ffa9 	bl	80037d0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a0d      	ldr	r2, [pc, #52]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 8004882:	635a      	str	r2, [r3, #52]	@ 0x34
 8004884:	4a0c      	ldr	r2, [pc, #48]	@ (80048b8 <HAL_UART_MspInit+0x3e0>)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 800488a:	2200      	movs	r2, #0
 800488c:	2105      	movs	r1, #5
 800488e:	2047      	movs	r0, #71	@ 0x47
 8004890:	f001 f983 	bl	8005b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004894:	2047      	movs	r0, #71	@ 0x47
 8004896:	f001 f99c 	bl	8005bd2 <HAL_NVIC_EnableIRQ>
}
 800489a:	bf00      	nop
 800489c:	3738      	adds	r7, #56	@ 0x38
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	40011400 	.word	0x40011400
 80048a8:	40023800 	.word	0x40023800
 80048ac:	40021800 	.word	0x40021800
 80048b0:	20000bbc 	.word	0x20000bbc
 80048b4:	40026428 	.word	0x40026428
 80048b8:	20000c1c 	.word	0x20000c1c
 80048bc:	400264a0 	.word	0x400264a0

080048c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80048c4:	f003 fb94 	bl	8007ff0 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80048c8:	bf00      	nop
 80048ca:	e7fd      	b.n	80048c8 <NMI_Handler+0x8>

080048cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80048cc:	b480      	push	{r7}
 80048ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80048d0:	bf00      	nop
 80048d2:	e7fd      	b.n	80048d0 <HardFault_Handler+0x4>

080048d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80048d4:	b480      	push	{r7}
 80048d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80048d8:	bf00      	nop
 80048da:	e7fd      	b.n	80048d8 <MemManage_Handler+0x4>

080048dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80048dc:	b480      	push	{r7}
 80048de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80048e0:	bf00      	nop
 80048e2:	e7fd      	b.n	80048e0 <BusFault_Handler+0x4>

080048e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80048e8:	bf00      	nop
 80048ea:	e7fd      	b.n	80048e8 <UsageFault_Handler+0x4>

080048ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80048ec:	b480      	push	{r7}
 80048ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80048f0:	bf00      	nop
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr

080048fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80048fe:	f000 f9cb 	bl	8004c98 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004902:	f007 fea7 	bl	800c654 <xTaskGetSchedulerState>
 8004906:	4603      	mov	r3, r0
 8004908:	2b01      	cmp	r3, #1
 800490a:	d001      	beq.n	8004910 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800490c:	f008 fd84 	bl	800d418 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004910:	bf00      	nop
 8004912:	bd80      	pop	{r7, pc}

08004914 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004918:	2008      	movs	r0, #8
 800491a:	f001 ff2d 	bl	8006778 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  ist8310_read_mag(magnetometerData);
 800491e:	4802      	ldr	r0, [pc, #8]	@ (8004928 <EXTI3_IRQHandler+0x14>)
 8004920:	f7fd fdec 	bl	80024fc <ist8310_read_mag>
  /* USER CODE END EXTI3_IRQn 1 */
}
 8004924:	bf00      	nop
 8004926:	bd80      	pop	{r7, pc}
 8004928:	200007a8 	.word	0x200007a8

0800492c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_ACCEL_Pin_Pin);
 8004930:	2010      	movs	r0, #16
 8004932:	f001 ff21 	bl	8006778 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004936:	bf00      	nop
 8004938:	bd80      	pop	{r7, pc}
	...

0800493c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004940:	4802      	ldr	r0, [pc, #8]	@ (800494c <DMA1_Stream1_IRQHandler+0x10>)
 8004942:	f001 faf9 	bl	8005f38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004946:	bf00      	nop
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	20000b5c 	.word	0x20000b5c

08004950 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004954:	4802      	ldr	r0, [pc, #8]	@ (8004960 <CAN1_RX0_IRQHandler+0x10>)
 8004956:	f000 fe16 	bl	8005586 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800495a:	bf00      	nop
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	200007b4 	.word	0x200007b4

08004964 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004968:	4802      	ldr	r0, [pc, #8]	@ (8004974 <USART1_IRQHandler+0x10>)
 800496a:	f004 ff2b 	bl	80097c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800496e:	bf00      	nop
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	200009d0 	.word	0x200009d0

08004978 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800497c:	4802      	ldr	r0, [pc, #8]	@ (8004988 <DMA2_Stream1_IRQHandler+0x10>)
 800497e:	f001 fadb 	bl	8005f38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004982:	bf00      	nop
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	20000bbc 	.word	0x20000bbc

0800498c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004990:	4802      	ldr	r0, [pc, #8]	@ (800499c <DMA2_Stream2_IRQHandler+0x10>)
 8004992:	f001 fad1 	bl	8005f38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004996:	bf00      	nop
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	20000afc 	.word	0x20000afc

080049a0 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80049a4:	4802      	ldr	r0, [pc, #8]	@ (80049b0 <CAN2_RX0_IRQHandler+0x10>)
 80049a6:	f000 fdee 	bl	8005586 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80049aa:	bf00      	nop
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	200007dc 	.word	0x200007dc

080049b4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80049b8:	4802      	ldr	r0, [pc, #8]	@ (80049c4 <DMA2_Stream6_IRQHandler+0x10>)
 80049ba:	f001 fabd 	bl	8005f38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80049be:	bf00      	nop
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	20000c1c 	.word	0x20000c1c

080049c8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80049cc:	4802      	ldr	r0, [pc, #8]	@ (80049d8 <DMA2_Stream7_IRQHandler+0x10>)
 80049ce:	f001 fab3 	bl	8005f38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80049d2:	bf00      	nop
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	20000a9c 	.word	0x20000a9c

080049dc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80049e0:	4802      	ldr	r0, [pc, #8]	@ (80049ec <USART6_IRQHandler+0x10>)
 80049e2:	f004 feef 	bl	80097c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80049e6:	bf00      	nop
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	20000a58 	.word	0x20000a58

080049f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80049f0:	b480      	push	{r7}
 80049f2:	af00      	add	r7, sp, #0
  return 1;
 80049f4:	2301      	movs	r3, #1
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <_kill>:

int _kill(int pid, int sig)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004a0a:	f009 fd21 	bl	800e450 <__errno>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2216      	movs	r2, #22
 8004a12:	601a      	str	r2, [r3, #0]
  return -1;
 8004a14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3708      	adds	r7, #8
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <_exit>:

void _exit (int status)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004a28:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f7ff ffe7 	bl	8004a00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004a32:	bf00      	nop
 8004a34:	e7fd      	b.n	8004a32 <_exit+0x12>

08004a36 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a36:	b580      	push	{r7, lr}
 8004a38:	b086      	sub	sp, #24
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	60f8      	str	r0, [r7, #12]
 8004a3e:	60b9      	str	r1, [r7, #8]
 8004a40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a42:	2300      	movs	r3, #0
 8004a44:	617b      	str	r3, [r7, #20]
 8004a46:	e00a      	b.n	8004a5e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004a48:	f3af 8000 	nop.w
 8004a4c:	4601      	mov	r1, r0
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	60ba      	str	r2, [r7, #8]
 8004a54:	b2ca      	uxtb	r2, r1
 8004a56:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	617b      	str	r3, [r7, #20]
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	dbf0      	blt.n	8004a48 <_read+0x12>
  }

  return len;
 8004a66:	687b      	ldr	r3, [r7, #4]
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b086      	sub	sp, #24
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	617b      	str	r3, [r7, #20]
 8004a80:	e009      	b.n	8004a96 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	60ba      	str	r2, [r7, #8]
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	3301      	adds	r3, #1
 8004a94:	617b      	str	r3, [r7, #20]
 8004a96:	697a      	ldr	r2, [r7, #20]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	dbf1      	blt.n	8004a82 <_write+0x12>
  }
  return len;
 8004a9e:	687b      	ldr	r3, [r7, #4]
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3718      	adds	r7, #24
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <_close>:

int _close(int file)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004ab0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	370c      	adds	r7, #12
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004ad0:	605a      	str	r2, [r3, #4]
  return 0;
 8004ad2:	2300      	movs	r3, #0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <_isatty>:

int _isatty(int file)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004ae8:	2301      	movs	r3, #1
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	370c      	adds	r7, #12
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b085      	sub	sp, #20
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	60f8      	str	r0, [r7, #12]
 8004afe:	60b9      	str	r1, [r7, #8]
 8004b00:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3714      	adds	r7, #20
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b18:	4a14      	ldr	r2, [pc, #80]	@ (8004b6c <_sbrk+0x5c>)
 8004b1a:	4b15      	ldr	r3, [pc, #84]	@ (8004b70 <_sbrk+0x60>)
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b24:	4b13      	ldr	r3, [pc, #76]	@ (8004b74 <_sbrk+0x64>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d102      	bne.n	8004b32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b2c:	4b11      	ldr	r3, [pc, #68]	@ (8004b74 <_sbrk+0x64>)
 8004b2e:	4a12      	ldr	r2, [pc, #72]	@ (8004b78 <_sbrk+0x68>)
 8004b30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b32:	4b10      	ldr	r3, [pc, #64]	@ (8004b74 <_sbrk+0x64>)
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4413      	add	r3, r2
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d207      	bcs.n	8004b50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b40:	f009 fc86 	bl	800e450 <__errno>
 8004b44:	4603      	mov	r3, r0
 8004b46:	220c      	movs	r2, #12
 8004b48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004b4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004b4e:	e009      	b.n	8004b64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b50:	4b08      	ldr	r3, [pc, #32]	@ (8004b74 <_sbrk+0x64>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b56:	4b07      	ldr	r3, [pc, #28]	@ (8004b74 <_sbrk+0x64>)
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	4a05      	ldr	r2, [pc, #20]	@ (8004b74 <_sbrk+0x64>)
 8004b60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b62:	68fb      	ldr	r3, [r7, #12]
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3718      	adds	r7, #24
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	20020000 	.word	0x20020000
 8004b70:	00000400 	.word	0x00000400
 8004b74:	20000d08 	.word	0x20000d08
 8004b78:	20005848 	.word	0x20005848

08004b7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b80:	4b06      	ldr	r3, [pc, #24]	@ (8004b9c <SystemInit+0x20>)
 8004b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b86:	4a05      	ldr	r2, [pc, #20]	@ (8004b9c <SystemInit+0x20>)
 8004b88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004b8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b90:	bf00      	nop
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	e000ed00 	.word	0xe000ed00

08004ba0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004ba0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004bd8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004ba4:	480d      	ldr	r0, [pc, #52]	@ (8004bdc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004ba6:	490e      	ldr	r1, [pc, #56]	@ (8004be0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004ba8:	4a0e      	ldr	r2, [pc, #56]	@ (8004be4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004bac:	e002      	b.n	8004bb4 <LoopCopyDataInit>

08004bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004bb2:	3304      	adds	r3, #4

08004bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004bb8:	d3f9      	bcc.n	8004bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004bba:	4a0b      	ldr	r2, [pc, #44]	@ (8004be8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004bbc:	4c0b      	ldr	r4, [pc, #44]	@ (8004bec <LoopFillZerobss+0x26>)
  movs r3, #0
 8004bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004bc0:	e001      	b.n	8004bc6 <LoopFillZerobss>

08004bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004bc4:	3204      	adds	r2, #4

08004bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004bc8:	d3fb      	bcc.n	8004bc2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004bca:	f7ff ffd7 	bl	8004b7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004bce:	f009 fc45 	bl	800e45c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004bd2:	f7fd fdb3 	bl	800273c <main>
  bx  lr    
 8004bd6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004bd8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004bdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004be0:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 8004be4:	08010ba0 	.word	0x08010ba0
  ldr r2, =_sbss
 8004be8:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 8004bec:	20005844 	.word	0x20005844

08004bf0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004bf0:	e7fe      	b.n	8004bf0 <ADC_IRQHandler>
	...

08004bf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8004c34 <HAL_Init+0x40>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8004c34 <HAL_Init+0x40>)
 8004bfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004c04:	4b0b      	ldr	r3, [pc, #44]	@ (8004c34 <HAL_Init+0x40>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a0a      	ldr	r2, [pc, #40]	@ (8004c34 <HAL_Init+0x40>)
 8004c0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004c0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c10:	4b08      	ldr	r3, [pc, #32]	@ (8004c34 <HAL_Init+0x40>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a07      	ldr	r2, [pc, #28]	@ (8004c34 <HAL_Init+0x40>)
 8004c16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c1c:	2003      	movs	r0, #3
 8004c1e:	f000 ffb1 	bl	8005b84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c22:	200f      	movs	r0, #15
 8004c24:	f000 f808 	bl	8004c38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c28:	f7ff f964 	bl	8003ef4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	40023c00 	.word	0x40023c00

08004c38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c40:	4b12      	ldr	r3, [pc, #72]	@ (8004c8c <HAL_InitTick+0x54>)
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	4b12      	ldr	r3, [pc, #72]	@ (8004c90 <HAL_InitTick+0x58>)
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	4619      	mov	r1, r3
 8004c4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004c4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c56:	4618      	mov	r0, r3
 8004c58:	f000 ffc9 	bl	8005bee <HAL_SYSTICK_Config>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d001      	beq.n	8004c66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e00e      	b.n	8004c84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2b0f      	cmp	r3, #15
 8004c6a:	d80a      	bhi.n	8004c82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	6879      	ldr	r1, [r7, #4]
 8004c70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c74:	f000 ff91 	bl	8005b9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c78:	4a06      	ldr	r2, [pc, #24]	@ (8004c94 <HAL_InitTick+0x5c>)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	e000      	b.n	8004c84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3708      	adds	r7, #8
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	20000078 	.word	0x20000078
 8004c90:	20000080 	.word	0x20000080
 8004c94:	2000007c 	.word	0x2000007c

08004c98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c9c:	4b06      	ldr	r3, [pc, #24]	@ (8004cb8 <HAL_IncTick+0x20>)
 8004c9e:	781b      	ldrb	r3, [r3, #0]
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	4b06      	ldr	r3, [pc, #24]	@ (8004cbc <HAL_IncTick+0x24>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	4a04      	ldr	r2, [pc, #16]	@ (8004cbc <HAL_IncTick+0x24>)
 8004caa:	6013      	str	r3, [r2, #0]
}
 8004cac:	bf00      	nop
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	20000080 	.word	0x20000080
 8004cbc:	20000d0c 	.word	0x20000d0c

08004cc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	af00      	add	r7, sp, #0
  return uwTick;
 8004cc4:	4b03      	ldr	r3, [pc, #12]	@ (8004cd4 <HAL_GetTick+0x14>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	20000d0c 	.word	0x20000d0c

08004cd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ce0:	f7ff ffee 	bl	8004cc0 <HAL_GetTick>
 8004ce4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cf0:	d005      	beq.n	8004cfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8004d1c <HAL_Delay+0x44>)
 8004cf4:	781b      	ldrb	r3, [r3, #0]
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004cfe:	bf00      	nop
 8004d00:	f7ff ffde 	bl	8004cc0 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d8f7      	bhi.n	8004d00 <HAL_Delay+0x28>
  {
  }
}
 8004d10:	bf00      	nop
 8004d12:	bf00      	nop
 8004d14:	3710      	adds	r7, #16
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	20000080 	.word	0x20000080

08004d20 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d101      	bne.n	8004d32 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e0ed      	b.n	8004f0e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d102      	bne.n	8004d44 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7ff f904 	bl	8003f4c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f042 0201 	orr.w	r2, r2, #1
 8004d52:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d54:	f7ff ffb4 	bl	8004cc0 <HAL_GetTick>
 8004d58:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004d5a:	e012      	b.n	8004d82 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004d5c:	f7ff ffb0 	bl	8004cc0 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b0a      	cmp	r3, #10
 8004d68:	d90b      	bls.n	8004d82 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2205      	movs	r2, #5
 8004d7a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e0c5      	b.n	8004f0e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f003 0301 	and.w	r3, r3, #1
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d0e5      	beq.n	8004d5c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f022 0202 	bic.w	r2, r2, #2
 8004d9e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004da0:	f7ff ff8e 	bl	8004cc0 <HAL_GetTick>
 8004da4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004da6:	e012      	b.n	8004dce <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004da8:	f7ff ff8a 	bl	8004cc0 <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	2b0a      	cmp	r3, #10
 8004db4:	d90b      	bls.n	8004dce <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dba:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2205      	movs	r2, #5
 8004dc6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e09f      	b.n	8004f0e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	f003 0302 	and.w	r3, r3, #2
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1e5      	bne.n	8004da8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	7e1b      	ldrb	r3, [r3, #24]
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d108      	bne.n	8004df6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004df2:	601a      	str	r2, [r3, #0]
 8004df4:	e007      	b.n	8004e06 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e04:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	7e5b      	ldrb	r3, [r3, #25]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d108      	bne.n	8004e20 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e1c:	601a      	str	r2, [r3, #0]
 8004e1e:	e007      	b.n	8004e30 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	7e9b      	ldrb	r3, [r3, #26]
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d108      	bne.n	8004e4a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f042 0220 	orr.w	r2, r2, #32
 8004e46:	601a      	str	r2, [r3, #0]
 8004e48:	e007      	b.n	8004e5a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f022 0220 	bic.w	r2, r2, #32
 8004e58:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	7edb      	ldrb	r3, [r3, #27]
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d108      	bne.n	8004e74 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f022 0210 	bic.w	r2, r2, #16
 8004e70:	601a      	str	r2, [r3, #0]
 8004e72:	e007      	b.n	8004e84 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f042 0210 	orr.w	r2, r2, #16
 8004e82:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	7f1b      	ldrb	r3, [r3, #28]
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d108      	bne.n	8004e9e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f042 0208 	orr.w	r2, r2, #8
 8004e9a:	601a      	str	r2, [r3, #0]
 8004e9c:	e007      	b.n	8004eae <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f022 0208 	bic.w	r2, r2, #8
 8004eac:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	7f5b      	ldrb	r3, [r3, #29]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d108      	bne.n	8004ec8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f042 0204 	orr.w	r2, r2, #4
 8004ec4:	601a      	str	r2, [r3, #0]
 8004ec6:	e007      	b.n	8004ed8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f022 0204 	bic.w	r2, r2, #4
 8004ed6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	689a      	ldr	r2, [r3, #8]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	431a      	orrs	r2, r3
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	691b      	ldr	r3, [r3, #16]
 8004ee6:	431a      	orrs	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	695b      	ldr	r3, [r3, #20]
 8004eec:	ea42 0103 	orr.w	r1, r2, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	1e5a      	subs	r2, r3, #1
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	430a      	orrs	r2, r1
 8004efc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004f0c:	2300      	movs	r3, #0
}
 8004f0e:	4618      	mov	r0, r3
 8004f10:	3710      	adds	r7, #16
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
	...

08004f18 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f2e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004f30:	7cfb      	ldrb	r3, [r7, #19]
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d003      	beq.n	8004f3e <HAL_CAN_ConfigFilter+0x26>
 8004f36:	7cfb      	ldrb	r3, [r7, #19]
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	f040 80be 	bne.w	80050ba <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004f3e:	4b65      	ldr	r3, [pc, #404]	@ (80050d4 <HAL_CAN_ConfigFilter+0x1bc>)
 8004f40:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004f48:	f043 0201 	orr.w	r2, r3, #1
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004f58:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6c:	021b      	lsls	r3, r3, #8
 8004f6e:	431a      	orrs	r2, r3
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	f003 031f 	and.w	r3, r3, #31
 8004f7e:	2201      	movs	r2, #1
 8004f80:	fa02 f303 	lsl.w	r3, r2, r3
 8004f84:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	43db      	mvns	r3, r3
 8004f90:	401a      	ands	r2, r3
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	69db      	ldr	r3, [r3, #28]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d123      	bne.n	8004fe8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	43db      	mvns	r3, r3
 8004faa:	401a      	ands	r2, r3
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004fbe:	683a      	ldr	r2, [r7, #0]
 8004fc0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004fc2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	3248      	adds	r2, #72	@ 0x48
 8004fc8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004fdc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004fde:	6979      	ldr	r1, [r7, #20]
 8004fe0:	3348      	adds	r3, #72	@ 0x48
 8004fe2:	00db      	lsls	r3, r3, #3
 8004fe4:	440b      	add	r3, r1
 8004fe6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	69db      	ldr	r3, [r3, #28]
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d122      	bne.n	8005036 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	431a      	orrs	r2, r3
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005010:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	3248      	adds	r2, #72	@ 0x48
 8005016:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800502a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800502c:	6979      	ldr	r1, [r7, #20]
 800502e:	3348      	adds	r3, #72	@ 0x48
 8005030:	00db      	lsls	r3, r3, #3
 8005032:	440b      	add	r3, r1
 8005034:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	699b      	ldr	r3, [r3, #24]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d109      	bne.n	8005052 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	43db      	mvns	r3, r3
 8005048:	401a      	ands	r2, r3
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8005050:	e007      	b.n	8005062 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	431a      	orrs	r2, r3
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	691b      	ldr	r3, [r3, #16]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d109      	bne.n	800507e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	43db      	mvns	r3, r3
 8005074:	401a      	ands	r2, r3
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800507c:	e007      	b.n	800508e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	431a      	orrs	r2, r3
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	6a1b      	ldr	r3, [r3, #32]
 8005092:	2b01      	cmp	r3, #1
 8005094:	d107      	bne.n	80050a6 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	431a      	orrs	r2, r3
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80050ac:	f023 0201 	bic.w	r2, r3, #1
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80050b6:	2300      	movs	r3, #0
 80050b8:	e006      	b.n	80050c8 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050be:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
  }
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	371c      	adds	r7, #28
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr
 80050d4:	40006400 	.word	0x40006400

080050d8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d12e      	bne.n	800514a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2202      	movs	r2, #2
 80050f0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f022 0201 	bic.w	r2, r2, #1
 8005102:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005104:	f7ff fddc 	bl	8004cc0 <HAL_GetTick>
 8005108:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800510a:	e012      	b.n	8005132 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800510c:	f7ff fdd8 	bl	8004cc0 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	2b0a      	cmp	r3, #10
 8005118:	d90b      	bls.n	8005132 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2205      	movs	r2, #5
 800512a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e012      	b.n	8005158 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	f003 0301 	and.w	r3, r3, #1
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1e5      	bne.n	800510c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8005146:	2300      	movs	r3, #0
 8005148:	e006      	b.n	8005158 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
  }
}
 8005158:	4618      	mov	r0, r3
 800515a:	3710      	adds	r7, #16
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8005160:	b480      	push	{r7}
 8005162:	b089      	sub	sp, #36	@ 0x24
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
 800516c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005174:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800517e:	7ffb      	ldrb	r3, [r7, #31]
 8005180:	2b01      	cmp	r3, #1
 8005182:	d003      	beq.n	800518c <HAL_CAN_AddTxMessage+0x2c>
 8005184:	7ffb      	ldrb	r3, [r7, #31]
 8005186:	2b02      	cmp	r3, #2
 8005188:	f040 80b8 	bne.w	80052fc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d10a      	bne.n	80051ac <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800519c:	2b00      	cmp	r3, #0
 800519e:	d105      	bne.n	80051ac <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	f000 80a0 	beq.w	80052ec <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	0e1b      	lsrs	r3, r3, #24
 80051b0:	f003 0303 	and.w	r3, r3, #3
 80051b4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d907      	bls.n	80051cc <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e09e      	b.n	800530a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80051cc:	2201      	movs	r2, #1
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	409a      	lsls	r2, r3
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d10d      	bne.n	80051fa <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80051e8:	68f9      	ldr	r1, [r7, #12]
 80051ea:	6809      	ldr	r1, [r1, #0]
 80051ec:	431a      	orrs	r2, r3
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	3318      	adds	r3, #24
 80051f2:	011b      	lsls	r3, r3, #4
 80051f4:	440b      	add	r3, r1
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	e00f      	b.n	800521a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005204:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800520a:	68f9      	ldr	r1, [r7, #12]
 800520c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800520e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	3318      	adds	r3, #24
 8005214:	011b      	lsls	r3, r3, #4
 8005216:	440b      	add	r3, r1
 8005218:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6819      	ldr	r1, [r3, #0]
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	691a      	ldr	r2, [r3, #16]
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	3318      	adds	r3, #24
 8005226:	011b      	lsls	r3, r3, #4
 8005228:	440b      	add	r3, r1
 800522a:	3304      	adds	r3, #4
 800522c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	7d1b      	ldrb	r3, [r3, #20]
 8005232:	2b01      	cmp	r3, #1
 8005234:	d111      	bne.n	800525a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	3318      	adds	r3, #24
 800523e:	011b      	lsls	r3, r3, #4
 8005240:	4413      	add	r3, r2
 8005242:	3304      	adds	r3, #4
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	6811      	ldr	r1, [r2, #0]
 800524a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	3318      	adds	r3, #24
 8005252:	011b      	lsls	r3, r3, #4
 8005254:	440b      	add	r3, r1
 8005256:	3304      	adds	r3, #4
 8005258:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	3307      	adds	r3, #7
 800525e:	781b      	ldrb	r3, [r3, #0]
 8005260:	061a      	lsls	r2, r3, #24
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	3306      	adds	r3, #6
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	041b      	lsls	r3, r3, #16
 800526a:	431a      	orrs	r2, r3
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	3305      	adds	r3, #5
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	021b      	lsls	r3, r3, #8
 8005274:	4313      	orrs	r3, r2
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	3204      	adds	r2, #4
 800527a:	7812      	ldrb	r2, [r2, #0]
 800527c:	4610      	mov	r0, r2
 800527e:	68fa      	ldr	r2, [r7, #12]
 8005280:	6811      	ldr	r1, [r2, #0]
 8005282:	ea43 0200 	orr.w	r2, r3, r0
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	011b      	lsls	r3, r3, #4
 800528a:	440b      	add	r3, r1
 800528c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8005290:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	3303      	adds	r3, #3
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	061a      	lsls	r2, r3, #24
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	3302      	adds	r3, #2
 800529e:	781b      	ldrb	r3, [r3, #0]
 80052a0:	041b      	lsls	r3, r3, #16
 80052a2:	431a      	orrs	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	3301      	adds	r3, #1
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	021b      	lsls	r3, r3, #8
 80052ac:	4313      	orrs	r3, r2
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	7812      	ldrb	r2, [r2, #0]
 80052b2:	4610      	mov	r0, r2
 80052b4:	68fa      	ldr	r2, [r7, #12]
 80052b6:	6811      	ldr	r1, [r2, #0]
 80052b8:	ea43 0200 	orr.w	r2, r3, r0
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	011b      	lsls	r3, r3, #4
 80052c0:	440b      	add	r3, r1
 80052c2:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80052c6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	3318      	adds	r3, #24
 80052d0:	011b      	lsls	r3, r3, #4
 80052d2:	4413      	add	r3, r2
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68fa      	ldr	r2, [r7, #12]
 80052d8:	6811      	ldr	r1, [r2, #0]
 80052da:	f043 0201 	orr.w	r2, r3, #1
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	3318      	adds	r3, #24
 80052e2:	011b      	lsls	r3, r3, #4
 80052e4:	440b      	add	r3, r1
 80052e6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80052e8:	2300      	movs	r3, #0
 80052ea:	e00e      	b.n	800530a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e006      	b.n	800530a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005300:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
  }
}
 800530a:	4618      	mov	r0, r3
 800530c:	3724      	adds	r7, #36	@ 0x24
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr

08005316 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005316:	b480      	push	{r7}
 8005318:	b087      	sub	sp, #28
 800531a:	af00      	add	r7, sp, #0
 800531c:	60f8      	str	r0, [r7, #12]
 800531e:	60b9      	str	r1, [r7, #8]
 8005320:	607a      	str	r2, [r7, #4]
 8005322:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f893 3020 	ldrb.w	r3, [r3, #32]
 800532a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800532c:	7dfb      	ldrb	r3, [r7, #23]
 800532e:	2b01      	cmp	r3, #1
 8005330:	d003      	beq.n	800533a <HAL_CAN_GetRxMessage+0x24>
 8005332:	7dfb      	ldrb	r3, [r7, #23]
 8005334:	2b02      	cmp	r3, #2
 8005336:	f040 80f3 	bne.w	8005520 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d10e      	bne.n	800535e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	f003 0303 	and.w	r3, r3, #3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d116      	bne.n	800537c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005352:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e0e7      	b.n	800552e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	691b      	ldr	r3, [r3, #16]
 8005364:	f003 0303 	and.w	r3, r3, #3
 8005368:	2b00      	cmp	r3, #0
 800536a:	d107      	bne.n	800537c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005370:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e0d8      	b.n	800552e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	331b      	adds	r3, #27
 8005384:	011b      	lsls	r3, r3, #4
 8005386:	4413      	add	r3, r2
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0204 	and.w	r2, r3, #4
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d10c      	bne.n	80053b4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	331b      	adds	r3, #27
 80053a2:	011b      	lsls	r3, r3, #4
 80053a4:	4413      	add	r3, r2
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	0d5b      	lsrs	r3, r3, #21
 80053aa:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	601a      	str	r2, [r3, #0]
 80053b2:	e00b      	b.n	80053cc <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	331b      	adds	r3, #27
 80053bc:	011b      	lsls	r3, r3, #4
 80053be:	4413      	add	r3, r2
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	08db      	lsrs	r3, r3, #3
 80053c4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	331b      	adds	r3, #27
 80053d4:	011b      	lsls	r3, r3, #4
 80053d6:	4413      	add	r3, r2
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0202 	and.w	r2, r3, #2
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	331b      	adds	r3, #27
 80053ea:	011b      	lsls	r3, r3, #4
 80053ec:	4413      	add	r3, r2
 80053ee:	3304      	adds	r3, #4
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 020f 	and.w	r2, r3, #15
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	331b      	adds	r3, #27
 8005402:	011b      	lsls	r3, r3, #4
 8005404:	4413      	add	r3, r2
 8005406:	3304      	adds	r3, #4
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	0a1b      	lsrs	r3, r3, #8
 800540c:	b2da      	uxtb	r2, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	331b      	adds	r3, #27
 800541a:	011b      	lsls	r3, r3, #4
 800541c:	4413      	add	r3, r2
 800541e:	3304      	adds	r3, #4
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	0c1b      	lsrs	r3, r3, #16
 8005424:	b29a      	uxth	r2, r3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	011b      	lsls	r3, r3, #4
 8005432:	4413      	add	r3, r2
 8005434:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	b2da      	uxtb	r2, r3
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	011b      	lsls	r3, r3, #4
 8005448:	4413      	add	r3, r2
 800544a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	0a1a      	lsrs	r2, r3, #8
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	3301      	adds	r3, #1
 8005456:	b2d2      	uxtb	r2, r2
 8005458:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	011b      	lsls	r3, r3, #4
 8005462:	4413      	add	r3, r2
 8005464:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	0c1a      	lsrs	r2, r3, #16
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	3302      	adds	r3, #2
 8005470:	b2d2      	uxtb	r2, r2
 8005472:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	4413      	add	r3, r2
 800547e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	0e1a      	lsrs	r2, r3, #24
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	3303      	adds	r3, #3
 800548a:	b2d2      	uxtb	r2, r2
 800548c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	011b      	lsls	r3, r3, #4
 8005496:	4413      	add	r3, r2
 8005498:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	3304      	adds	r3, #4
 80054a2:	b2d2      	uxtb	r2, r2
 80054a4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	011b      	lsls	r3, r3, #4
 80054ae:	4413      	add	r3, r2
 80054b0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	0a1a      	lsrs	r2, r3, #8
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	3305      	adds	r3, #5
 80054bc:	b2d2      	uxtb	r2, r2
 80054be:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	011b      	lsls	r3, r3, #4
 80054c8:	4413      	add	r3, r2
 80054ca:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	0c1a      	lsrs	r2, r3, #16
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	3306      	adds	r3, #6
 80054d6:	b2d2      	uxtb	r2, r2
 80054d8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	011b      	lsls	r3, r3, #4
 80054e2:	4413      	add	r3, r2
 80054e4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	0e1a      	lsrs	r2, r3, #24
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	3307      	adds	r3, #7
 80054f0:	b2d2      	uxtb	r2, r2
 80054f2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d108      	bne.n	800550c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	68da      	ldr	r2, [r3, #12]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f042 0220 	orr.w	r2, r2, #32
 8005508:	60da      	str	r2, [r3, #12]
 800550a:	e007      	b.n	800551c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	691a      	ldr	r2, [r3, #16]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f042 0220 	orr.w	r2, r2, #32
 800551a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800551c:	2300      	movs	r3, #0
 800551e:	e006      	b.n	800552e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005524:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
  }
}
 800552e:	4618      	mov	r0, r3
 8005530:	371c      	adds	r7, #28
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr

0800553a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800553a:	b480      	push	{r7}
 800553c:	b085      	sub	sp, #20
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
 8005542:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f893 3020 	ldrb.w	r3, [r3, #32]
 800554a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800554c:	7bfb      	ldrb	r3, [r7, #15]
 800554e:	2b01      	cmp	r3, #1
 8005550:	d002      	beq.n	8005558 <HAL_CAN_ActivateNotification+0x1e>
 8005552:	7bfb      	ldrb	r3, [r7, #15]
 8005554:	2b02      	cmp	r3, #2
 8005556:	d109      	bne.n	800556c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	6959      	ldr	r1, [r3, #20]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	683a      	ldr	r2, [r7, #0]
 8005564:	430a      	orrs	r2, r1
 8005566:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005568:	2300      	movs	r3, #0
 800556a:	e006      	b.n	800557a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005570:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
  }
}
 800557a:	4618      	mov	r0, r3
 800557c:	3714      	adds	r7, #20
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr

08005586 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b08a      	sub	sp, #40	@ 0x28
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800558e:	2300      	movs	r3, #0
 8005590:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	695b      	ldr	r3, [r3, #20]
 8005598:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	691b      	ldr	r3, [r3, #16]
 80055b8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	699b      	ldr	r3, [r3, #24]
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80055c2:	6a3b      	ldr	r3, [r7, #32]
 80055c4:	f003 0301 	and.w	r3, r3, #1
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d07c      	beq.n	80056c6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	f003 0301 	and.w	r3, r3, #1
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d023      	beq.n	800561e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2201      	movs	r2, #1
 80055dc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	f003 0302 	and.w	r3, r3, #2
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d003      	beq.n	80055f0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 f983 	bl	80058f4 <HAL_CAN_TxMailbox0CompleteCallback>
 80055ee:	e016      	b.n	800561e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	f003 0304 	and.w	r3, r3, #4
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d004      	beq.n	8005604 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80055fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005600:	627b      	str	r3, [r7, #36]	@ 0x24
 8005602:	e00c      	b.n	800561e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005604:	69bb      	ldr	r3, [r7, #24]
 8005606:	f003 0308 	and.w	r3, r3, #8
 800560a:	2b00      	cmp	r3, #0
 800560c:	d004      	beq.n	8005618 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800560e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005610:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005614:	627b      	str	r3, [r7, #36]	@ 0x24
 8005616:	e002      	b.n	800561e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 f989 	bl	8005930 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005624:	2b00      	cmp	r3, #0
 8005626:	d024      	beq.n	8005672 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005630:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005638:	2b00      	cmp	r3, #0
 800563a:	d003      	beq.n	8005644 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 f963 	bl	8005908 <HAL_CAN_TxMailbox1CompleteCallback>
 8005642:	e016      	b.n	8005672 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005644:	69bb      	ldr	r3, [r7, #24]
 8005646:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800564a:	2b00      	cmp	r3, #0
 800564c:	d004      	beq.n	8005658 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800564e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005650:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005654:	627b      	str	r3, [r7, #36]	@ 0x24
 8005656:	e00c      	b.n	8005672 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800565e:	2b00      	cmp	r3, #0
 8005660:	d004      	beq.n	800566c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005664:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005668:	627b      	str	r3, [r7, #36]	@ 0x24
 800566a:	e002      	b.n	8005672 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f000 f969 	bl	8005944 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d024      	beq.n	80056c6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005684:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800568c:	2b00      	cmp	r3, #0
 800568e:	d003      	beq.n	8005698 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f000 f943 	bl	800591c <HAL_CAN_TxMailbox2CompleteCallback>
 8005696:	e016      	b.n	80056c6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d004      	beq.n	80056ac <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80056a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80056aa:	e00c      	b.n	80056c6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80056ac:	69bb      	ldr	r3, [r7, #24]
 80056ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d004      	beq.n	80056c0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80056be:	e002      	b.n	80056c6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 f949 	bl	8005958 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	f003 0308 	and.w	r3, r3, #8
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00c      	beq.n	80056ea <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	f003 0310 	and.w	r3, r3, #16
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d007      	beq.n	80056ea <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80056da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80056e0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2210      	movs	r2, #16
 80056e8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80056ea:	6a3b      	ldr	r3, [r7, #32]
 80056ec:	f003 0304 	and.w	r3, r3, #4
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d00b      	beq.n	800570c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	f003 0308 	and.w	r3, r3, #8
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d006      	beq.n	800570c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2208      	movs	r2, #8
 8005704:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 f930 	bl	800596c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800570c:	6a3b      	ldr	r3, [r7, #32]
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	2b00      	cmp	r3, #0
 8005714:	d009      	beq.n	800572a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	f003 0303 	and.w	r3, r3, #3
 8005720:	2b00      	cmp	r3, #0
 8005722:	d002      	beq.n	800572a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f7fb ff09 	bl	800153c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800572a:	6a3b      	ldr	r3, [r7, #32]
 800572c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005730:	2b00      	cmp	r3, #0
 8005732:	d00c      	beq.n	800574e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	f003 0310 	and.w	r3, r3, #16
 800573a:	2b00      	cmp	r3, #0
 800573c:	d007      	beq.n	800574e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800573e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005740:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005744:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2210      	movs	r2, #16
 800574c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800574e:	6a3b      	ldr	r3, [r7, #32]
 8005750:	f003 0320 	and.w	r3, r3, #32
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00b      	beq.n	8005770 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	f003 0308 	and.w	r3, r3, #8
 800575e:	2b00      	cmp	r3, #0
 8005760:	d006      	beq.n	8005770 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2208      	movs	r2, #8
 8005768:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f912 	bl	8005994 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005770:	6a3b      	ldr	r3, [r7, #32]
 8005772:	f003 0310 	and.w	r3, r3, #16
 8005776:	2b00      	cmp	r3, #0
 8005778:	d009      	beq.n	800578e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	f003 0303 	and.w	r3, r3, #3
 8005784:	2b00      	cmp	r3, #0
 8005786:	d002      	beq.n	800578e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f000 f8f9 	bl	8005980 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800578e:	6a3b      	ldr	r3, [r7, #32]
 8005790:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005794:	2b00      	cmp	r3, #0
 8005796:	d00b      	beq.n	80057b0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	f003 0310 	and.w	r3, r3, #16
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d006      	beq.n	80057b0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2210      	movs	r2, #16
 80057a8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 f8fc 	bl	80059a8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80057b0:	6a3b      	ldr	r3, [r7, #32]
 80057b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00b      	beq.n	80057d2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	f003 0308 	and.w	r3, r3, #8
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d006      	beq.n	80057d2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2208      	movs	r2, #8
 80057ca:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f000 f8f5 	bl	80059bc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80057d2:	6a3b      	ldr	r3, [r7, #32]
 80057d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d07b      	beq.n	80058d4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	f003 0304 	and.w	r3, r3, #4
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d072      	beq.n	80058cc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80057e6:	6a3b      	ldr	r3, [r7, #32]
 80057e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d008      	beq.n	8005802 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d003      	beq.n	8005802 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80057fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057fc:	f043 0301 	orr.w	r3, r3, #1
 8005800:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005802:	6a3b      	ldr	r3, [r7, #32]
 8005804:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005808:	2b00      	cmp	r3, #0
 800580a:	d008      	beq.n	800581e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005818:	f043 0302 	orr.w	r3, r3, #2
 800581c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800581e:	6a3b      	ldr	r3, [r7, #32]
 8005820:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005824:	2b00      	cmp	r3, #0
 8005826:	d008      	beq.n	800583a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800582e:	2b00      	cmp	r3, #0
 8005830:	d003      	beq.n	800583a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005834:	f043 0304 	orr.w	r3, r3, #4
 8005838:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800583a:	6a3b      	ldr	r3, [r7, #32]
 800583c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005840:	2b00      	cmp	r3, #0
 8005842:	d043      	beq.n	80058cc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800584a:	2b00      	cmp	r3, #0
 800584c:	d03e      	beq.n	80058cc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005854:	2b60      	cmp	r3, #96	@ 0x60
 8005856:	d02b      	beq.n	80058b0 <HAL_CAN_IRQHandler+0x32a>
 8005858:	2b60      	cmp	r3, #96	@ 0x60
 800585a:	d82e      	bhi.n	80058ba <HAL_CAN_IRQHandler+0x334>
 800585c:	2b50      	cmp	r3, #80	@ 0x50
 800585e:	d022      	beq.n	80058a6 <HAL_CAN_IRQHandler+0x320>
 8005860:	2b50      	cmp	r3, #80	@ 0x50
 8005862:	d82a      	bhi.n	80058ba <HAL_CAN_IRQHandler+0x334>
 8005864:	2b40      	cmp	r3, #64	@ 0x40
 8005866:	d019      	beq.n	800589c <HAL_CAN_IRQHandler+0x316>
 8005868:	2b40      	cmp	r3, #64	@ 0x40
 800586a:	d826      	bhi.n	80058ba <HAL_CAN_IRQHandler+0x334>
 800586c:	2b30      	cmp	r3, #48	@ 0x30
 800586e:	d010      	beq.n	8005892 <HAL_CAN_IRQHandler+0x30c>
 8005870:	2b30      	cmp	r3, #48	@ 0x30
 8005872:	d822      	bhi.n	80058ba <HAL_CAN_IRQHandler+0x334>
 8005874:	2b10      	cmp	r3, #16
 8005876:	d002      	beq.n	800587e <HAL_CAN_IRQHandler+0x2f8>
 8005878:	2b20      	cmp	r3, #32
 800587a:	d005      	beq.n	8005888 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800587c:	e01d      	b.n	80058ba <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800587e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005880:	f043 0308 	orr.w	r3, r3, #8
 8005884:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005886:	e019      	b.n	80058bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588a:	f043 0310 	orr.w	r3, r3, #16
 800588e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005890:	e014      	b.n	80058bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005894:	f043 0320 	orr.w	r3, r3, #32
 8005898:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800589a:	e00f      	b.n	80058bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800589c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058a2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80058a4:	e00a      	b.n	80058bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80058a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058ac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80058ae:	e005      	b.n	80058bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80058b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058b6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80058b8:	e000      	b.n	80058bc <HAL_CAN_IRQHandler+0x336>
            break;
 80058ba:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	699a      	ldr	r2, [r3, #24]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80058ca:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2204      	movs	r2, #4
 80058d2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80058d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d008      	beq.n	80058ec <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80058de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e0:	431a      	orrs	r2, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 f872 	bl	80059d0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80058ec:	bf00      	nop
 80058ee:	3728      	adds	r7, #40	@ 0x28
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b083      	sub	sp, #12
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80058fc:	bf00      	nop
 80058fe:	370c      	adds	r7, #12
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005908:	b480      	push	{r7}
 800590a:	b083      	sub	sp, #12
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005910:	bf00      	nop
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005938:	bf00      	nop
 800593a:	370c      	adds	r7, #12
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr

08005944 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005944:	b480      	push	{r7}
 8005946:	b083      	sub	sp, #12
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8005988:	bf00      	nop
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800599c:	bf00      	nop
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr

080059a8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80059b0:	bf00      	nop
 80059b2:	370c      	adds	r7, #12
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr

080059bc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b085      	sub	sp, #20
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f003 0307 	and.w	r3, r3, #7
 80059f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80059f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005a28 <__NVIC_SetPriorityGrouping+0x44>)
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80059fa:	68ba      	ldr	r2, [r7, #8]
 80059fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005a00:	4013      	ands	r3, r2
 8005a02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005a10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a16:	4a04      	ldr	r2, [pc, #16]	@ (8005a28 <__NVIC_SetPriorityGrouping+0x44>)
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	60d3      	str	r3, [r2, #12]
}
 8005a1c:	bf00      	nop
 8005a1e:	3714      	adds	r7, #20
 8005a20:	46bd      	mov	sp, r7
 8005a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a26:	4770      	bx	lr
 8005a28:	e000ed00 	.word	0xe000ed00

08005a2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a30:	4b04      	ldr	r3, [pc, #16]	@ (8005a44 <__NVIC_GetPriorityGrouping+0x18>)
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	0a1b      	lsrs	r3, r3, #8
 8005a36:	f003 0307 	and.w	r3, r3, #7
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr
 8005a44:	e000ed00 	.word	0xe000ed00

08005a48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	4603      	mov	r3, r0
 8005a50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	db0b      	blt.n	8005a72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a5a:	79fb      	ldrb	r3, [r7, #7]
 8005a5c:	f003 021f 	and.w	r2, r3, #31
 8005a60:	4907      	ldr	r1, [pc, #28]	@ (8005a80 <__NVIC_EnableIRQ+0x38>)
 8005a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a66:	095b      	lsrs	r3, r3, #5
 8005a68:	2001      	movs	r0, #1
 8005a6a:	fa00 f202 	lsl.w	r2, r0, r2
 8005a6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005a72:	bf00      	nop
 8005a74:	370c      	adds	r7, #12
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop
 8005a80:	e000e100 	.word	0xe000e100

08005a84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	6039      	str	r1, [r7, #0]
 8005a8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	db0a      	blt.n	8005aae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	b2da      	uxtb	r2, r3
 8005a9c:	490c      	ldr	r1, [pc, #48]	@ (8005ad0 <__NVIC_SetPriority+0x4c>)
 8005a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aa2:	0112      	lsls	r2, r2, #4
 8005aa4:	b2d2      	uxtb	r2, r2
 8005aa6:	440b      	add	r3, r1
 8005aa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005aac:	e00a      	b.n	8005ac4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	4908      	ldr	r1, [pc, #32]	@ (8005ad4 <__NVIC_SetPriority+0x50>)
 8005ab4:	79fb      	ldrb	r3, [r7, #7]
 8005ab6:	f003 030f 	and.w	r3, r3, #15
 8005aba:	3b04      	subs	r3, #4
 8005abc:	0112      	lsls	r2, r2, #4
 8005abe:	b2d2      	uxtb	r2, r2
 8005ac0:	440b      	add	r3, r1
 8005ac2:	761a      	strb	r2, [r3, #24]
}
 8005ac4:	bf00      	nop
 8005ac6:	370c      	adds	r7, #12
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr
 8005ad0:	e000e100 	.word	0xe000e100
 8005ad4:	e000ed00 	.word	0xe000ed00

08005ad8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b089      	sub	sp, #36	@ 0x24
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f003 0307 	and.w	r3, r3, #7
 8005aea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	f1c3 0307 	rsb	r3, r3, #7
 8005af2:	2b04      	cmp	r3, #4
 8005af4:	bf28      	it	cs
 8005af6:	2304      	movcs	r3, #4
 8005af8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	3304      	adds	r3, #4
 8005afe:	2b06      	cmp	r3, #6
 8005b00:	d902      	bls.n	8005b08 <NVIC_EncodePriority+0x30>
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	3b03      	subs	r3, #3
 8005b06:	e000      	b.n	8005b0a <NVIC_EncodePriority+0x32>
 8005b08:	2300      	movs	r3, #0
 8005b0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	fa02 f303 	lsl.w	r3, r2, r3
 8005b16:	43da      	mvns	r2, r3
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	401a      	ands	r2, r3
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b20:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	fa01 f303 	lsl.w	r3, r1, r3
 8005b2a:	43d9      	mvns	r1, r3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b30:	4313      	orrs	r3, r2
         );
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3724      	adds	r7, #36	@ 0x24
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr
	...

08005b40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	3b01      	subs	r3, #1
 8005b4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b50:	d301      	bcc.n	8005b56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b52:	2301      	movs	r3, #1
 8005b54:	e00f      	b.n	8005b76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b56:	4a0a      	ldr	r2, [pc, #40]	@ (8005b80 <SysTick_Config+0x40>)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b5e:	210f      	movs	r1, #15
 8005b60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b64:	f7ff ff8e 	bl	8005a84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b68:	4b05      	ldr	r3, [pc, #20]	@ (8005b80 <SysTick_Config+0x40>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b6e:	4b04      	ldr	r3, [pc, #16]	@ (8005b80 <SysTick_Config+0x40>)
 8005b70:	2207      	movs	r2, #7
 8005b72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3708      	adds	r7, #8
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	e000e010 	.word	0xe000e010

08005b84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f7ff ff29 	bl	80059e4 <__NVIC_SetPriorityGrouping>
}
 8005b92:	bf00      	nop
 8005b94:	3708      	adds	r7, #8
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}

08005b9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005b9a:	b580      	push	{r7, lr}
 8005b9c:	b086      	sub	sp, #24
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	60b9      	str	r1, [r7, #8]
 8005ba4:	607a      	str	r2, [r7, #4]
 8005ba6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005bac:	f7ff ff3e 	bl	8005a2c <__NVIC_GetPriorityGrouping>
 8005bb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	68b9      	ldr	r1, [r7, #8]
 8005bb6:	6978      	ldr	r0, [r7, #20]
 8005bb8:	f7ff ff8e 	bl	8005ad8 <NVIC_EncodePriority>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bc2:	4611      	mov	r1, r2
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f7ff ff5d 	bl	8005a84 <__NVIC_SetPriority>
}
 8005bca:	bf00      	nop
 8005bcc:	3718      	adds	r7, #24
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b082      	sub	sp, #8
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	4603      	mov	r3, r0
 8005bda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005be0:	4618      	mov	r0, r3
 8005be2:	f7ff ff31 	bl	8005a48 <__NVIC_EnableIRQ>
}
 8005be6:	bf00      	nop
 8005be8:	3708      	adds	r7, #8
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}

08005bee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005bee:	b580      	push	{r7, lr}
 8005bf0:	b082      	sub	sp, #8
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f7ff ffa2 	bl	8005b40 <SysTick_Config>
 8005bfc:	4603      	mov	r3, r0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3708      	adds	r7, #8
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
	...

08005c08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b086      	sub	sp, #24
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005c10:	2300      	movs	r3, #0
 8005c12:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005c14:	f7ff f854 	bl	8004cc0 <HAL_GetTick>
 8005c18:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d101      	bne.n	8005c24 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e099      	b.n	8005d58 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2202      	movs	r2, #2
 8005c28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f022 0201 	bic.w	r2, r2, #1
 8005c42:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c44:	e00f      	b.n	8005c66 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c46:	f7ff f83b 	bl	8004cc0 <HAL_GetTick>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	1ad3      	subs	r3, r2, r3
 8005c50:	2b05      	cmp	r3, #5
 8005c52:	d908      	bls.n	8005c66 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2220      	movs	r2, #32
 8005c58:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2203      	movs	r2, #3
 8005c5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e078      	b.n	8005d58 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0301 	and.w	r3, r3, #1
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d1e8      	bne.n	8005c46 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	4b38      	ldr	r3, [pc, #224]	@ (8005d60 <HAL_DMA_Init+0x158>)
 8005c80:	4013      	ands	r3, r2
 8005c82:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685a      	ldr	r2, [r3, #4]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005c92:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	699b      	ldr	r3, [r3, #24]
 8005ca4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005caa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a1b      	ldr	r3, [r3, #32]
 8005cb0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cbc:	2b04      	cmp	r3, #4
 8005cbe:	d107      	bne.n	8005cd0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	697a      	ldr	r2, [r7, #20]
 8005cd6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	695b      	ldr	r3, [r3, #20]
 8005cde:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	f023 0307 	bic.w	r3, r3, #7
 8005ce6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf6:	2b04      	cmp	r3, #4
 8005cf8:	d117      	bne.n	8005d2a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00e      	beq.n	8005d2a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f000 fb01 	bl	8006314 <DMA_CheckFifoParam>
 8005d12:	4603      	mov	r3, r0
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d008      	beq.n	8005d2a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2240      	movs	r2, #64	@ 0x40
 8005d1c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005d26:	2301      	movs	r3, #1
 8005d28:	e016      	b.n	8005d58 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	697a      	ldr	r2, [r7, #20]
 8005d30:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 fab8 	bl	80062a8 <DMA_CalcBaseAndBitshift>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d40:	223f      	movs	r2, #63	@ 0x3f
 8005d42:	409a      	lsls	r2, r3
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005d56:	2300      	movs	r3, #0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3718      	adds	r7, #24
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	f010803f 	.word	0xf010803f

08005d64 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b086      	sub	sp, #24
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
 8005d70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d72:	2300      	movs	r3, #0
 8005d74:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d7a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d101      	bne.n	8005d8a <HAL_DMA_Start_IT+0x26>
 8005d86:	2302      	movs	r3, #2
 8005d88:	e040      	b.n	8005e0c <HAL_DMA_Start_IT+0xa8>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d12f      	bne.n	8005dfe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2202      	movs	r2, #2
 8005da2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2200      	movs	r2, #0
 8005daa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	68b9      	ldr	r1, [r7, #8]
 8005db2:	68f8      	ldr	r0, [r7, #12]
 8005db4:	f000 fa4a 	bl	800624c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dbc:	223f      	movs	r2, #63	@ 0x3f
 8005dbe:	409a      	lsls	r2, r3
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f042 0216 	orr.w	r2, r2, #22
 8005dd2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d007      	beq.n	8005dec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f042 0208 	orr.w	r2, r2, #8
 8005dea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0201 	orr.w	r2, r2, #1
 8005dfa:	601a      	str	r2, [r3, #0]
 8005dfc:	e005      	b.n	8005e0a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005e06:	2302      	movs	r3, #2
 8005e08:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005e0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3718      	adds	r7, #24
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b084      	sub	sp, #16
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e20:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005e22:	f7fe ff4d 	bl	8004cc0 <HAL_GetTick>
 8005e26:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d008      	beq.n	8005e46 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2280      	movs	r2, #128	@ 0x80
 8005e38:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e052      	b.n	8005eec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f022 0216 	bic.w	r2, r2, #22
 8005e54:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	695a      	ldr	r2, [r3, #20]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e64:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d103      	bne.n	8005e76 <HAL_DMA_Abort+0x62>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d007      	beq.n	8005e86 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f022 0208 	bic.w	r2, r2, #8
 8005e84:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 0201 	bic.w	r2, r2, #1
 8005e94:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005e96:	e013      	b.n	8005ec0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005e98:	f7fe ff12 	bl	8004cc0 <HAL_GetTick>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	1ad3      	subs	r3, r2, r3
 8005ea2:	2b05      	cmp	r3, #5
 8005ea4:	d90c      	bls.n	8005ec0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2220      	movs	r2, #32
 8005eaa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2203      	movs	r2, #3
 8005eb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e015      	b.n	8005eec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0301 	and.w	r3, r3, #1
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d1e4      	bne.n	8005e98 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ed2:	223f      	movs	r2, #63	@ 0x3f
 8005ed4:	409a      	lsls	r2, r3
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2201      	movs	r2, #1
 8005ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005eea:	2300      	movs	r3, #0
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3710      	adds	r7, #16
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d004      	beq.n	8005f12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2280      	movs	r2, #128	@ 0x80
 8005f0c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e00c      	b.n	8005f2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2205      	movs	r2, #5
 8005f16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0201 	bic.w	r2, r2, #1
 8005f28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005f2a:	2300      	movs	r3, #0
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	370c      	adds	r7, #12
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr

08005f38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b086      	sub	sp, #24
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005f40:	2300      	movs	r3, #0
 8005f42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005f44:	4b8e      	ldr	r3, [pc, #568]	@ (8006180 <HAL_DMA_IRQHandler+0x248>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a8e      	ldr	r2, [pc, #568]	@ (8006184 <HAL_DMA_IRQHandler+0x24c>)
 8005f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f4e:	0a9b      	lsrs	r3, r3, #10
 8005f50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f62:	2208      	movs	r2, #8
 8005f64:	409a      	lsls	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	4013      	ands	r3, r2
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d01a      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0304 	and.w	r3, r3, #4
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d013      	beq.n	8005fa4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0204 	bic.w	r2, r2, #4
 8005f8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f90:	2208      	movs	r2, #8
 8005f92:	409a      	lsls	r2, r3
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f9c:	f043 0201 	orr.w	r2, r3, #1
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fa8:	2201      	movs	r2, #1
 8005faa:	409a      	lsls	r2, r3
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	4013      	ands	r3, r2
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d012      	beq.n	8005fda <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	695b      	ldr	r3, [r3, #20]
 8005fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00b      	beq.n	8005fda <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	409a      	lsls	r2, r3
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd2:	f043 0202 	orr.w	r2, r3, #2
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fde:	2204      	movs	r2, #4
 8005fe0:	409a      	lsls	r2, r3
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d012      	beq.n	8006010 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0302 	and.w	r3, r3, #2
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00b      	beq.n	8006010 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ffc:	2204      	movs	r2, #4
 8005ffe:	409a      	lsls	r2, r3
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006008:	f043 0204 	orr.w	r2, r3, #4
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006014:	2210      	movs	r2, #16
 8006016:	409a      	lsls	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	4013      	ands	r3, r2
 800601c:	2b00      	cmp	r3, #0
 800601e:	d043      	beq.n	80060a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0308 	and.w	r3, r3, #8
 800602a:	2b00      	cmp	r3, #0
 800602c:	d03c      	beq.n	80060a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006032:	2210      	movs	r2, #16
 8006034:	409a      	lsls	r2, r3
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006044:	2b00      	cmp	r3, #0
 8006046:	d018      	beq.n	800607a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d108      	bne.n	8006068 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605a:	2b00      	cmp	r3, #0
 800605c:	d024      	beq.n	80060a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	4798      	blx	r3
 8006066:	e01f      	b.n	80060a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800606c:	2b00      	cmp	r3, #0
 800606e:	d01b      	beq.n	80060a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	4798      	blx	r3
 8006078:	e016      	b.n	80060a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006084:	2b00      	cmp	r3, #0
 8006086:	d107      	bne.n	8006098 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f022 0208 	bic.w	r2, r2, #8
 8006096:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800609c:	2b00      	cmp	r3, #0
 800609e:	d003      	beq.n	80060a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060ac:	2220      	movs	r2, #32
 80060ae:	409a      	lsls	r2, r3
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	4013      	ands	r3, r2
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	f000 808f 	beq.w	80061d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 0310 	and.w	r3, r3, #16
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	f000 8087 	beq.w	80061d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060ce:	2220      	movs	r2, #32
 80060d0:	409a      	lsls	r2, r3
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	2b05      	cmp	r3, #5
 80060e0:	d136      	bne.n	8006150 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 0216 	bic.w	r2, r2, #22
 80060f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	695a      	ldr	r2, [r3, #20]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006100:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006106:	2b00      	cmp	r3, #0
 8006108:	d103      	bne.n	8006112 <HAL_DMA_IRQHandler+0x1da>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800610e:	2b00      	cmp	r3, #0
 8006110:	d007      	beq.n	8006122 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f022 0208 	bic.w	r2, r2, #8
 8006120:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006126:	223f      	movs	r2, #63	@ 0x3f
 8006128:	409a      	lsls	r2, r3
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2201      	movs	r2, #1
 8006132:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006142:	2b00      	cmp	r3, #0
 8006144:	d07e      	beq.n	8006244 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	4798      	blx	r3
        }
        return;
 800614e:	e079      	b.n	8006244 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d01d      	beq.n	800619a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10d      	bne.n	8006188 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006170:	2b00      	cmp	r3, #0
 8006172:	d031      	beq.n	80061d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	4798      	blx	r3
 800617c:	e02c      	b.n	80061d8 <HAL_DMA_IRQHandler+0x2a0>
 800617e:	bf00      	nop
 8006180:	20000078 	.word	0x20000078
 8006184:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800618c:	2b00      	cmp	r3, #0
 800618e:	d023      	beq.n	80061d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	4798      	blx	r3
 8006198:	e01e      	b.n	80061d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d10f      	bne.n	80061c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 0210 	bic.w	r2, r2, #16
 80061b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d003      	beq.n	80061d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d032      	beq.n	8006246 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061e4:	f003 0301 	and.w	r3, r3, #1
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d022      	beq.n	8006232 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2205      	movs	r2, #5
 80061f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f022 0201 	bic.w	r2, r2, #1
 8006202:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	3301      	adds	r3, #1
 8006208:	60bb      	str	r3, [r7, #8]
 800620a:	697a      	ldr	r2, [r7, #20]
 800620c:	429a      	cmp	r2, r3
 800620e:	d307      	bcc.n	8006220 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f003 0301 	and.w	r3, r3, #1
 800621a:	2b00      	cmp	r3, #0
 800621c:	d1f2      	bne.n	8006204 <HAL_DMA_IRQHandler+0x2cc>
 800621e:	e000      	b.n	8006222 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006220:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2201      	movs	r2, #1
 8006226:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006236:	2b00      	cmp	r3, #0
 8006238:	d005      	beq.n	8006246 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	4798      	blx	r3
 8006242:	e000      	b.n	8006246 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006244:	bf00      	nop
    }
  }
}
 8006246:	3718      	adds	r7, #24
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}

0800624c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	607a      	str	r2, [r7, #4]
 8006258:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006268:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	683a      	ldr	r2, [r7, #0]
 8006270:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	2b40      	cmp	r3, #64	@ 0x40
 8006278:	d108      	bne.n	800628c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68ba      	ldr	r2, [r7, #8]
 8006288:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800628a:	e007      	b.n	800629c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68ba      	ldr	r2, [r7, #8]
 8006292:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	60da      	str	r2, [r3, #12]
}
 800629c:	bf00      	nop
 800629e:	3714      	adds	r7, #20
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b085      	sub	sp, #20
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	3b10      	subs	r3, #16
 80062b8:	4a14      	ldr	r2, [pc, #80]	@ (800630c <DMA_CalcBaseAndBitshift+0x64>)
 80062ba:	fba2 2303 	umull	r2, r3, r2, r3
 80062be:	091b      	lsrs	r3, r3, #4
 80062c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80062c2:	4a13      	ldr	r2, [pc, #76]	@ (8006310 <DMA_CalcBaseAndBitshift+0x68>)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	4413      	add	r3, r2
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	461a      	mov	r2, r3
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2b03      	cmp	r3, #3
 80062d4:	d909      	bls.n	80062ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80062de:	f023 0303 	bic.w	r3, r3, #3
 80062e2:	1d1a      	adds	r2, r3, #4
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	659a      	str	r2, [r3, #88]	@ 0x58
 80062e8:	e007      	b.n	80062fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80062f2:	f023 0303 	bic.w	r3, r3, #3
 80062f6:	687a      	ldr	r2, [r7, #4]
 80062f8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3714      	adds	r7, #20
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	aaaaaaab 	.word	0xaaaaaaab
 8006310:	08010818 	.word	0x08010818

08006314 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006314:	b480      	push	{r7}
 8006316:	b085      	sub	sp, #20
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800631c:	2300      	movs	r3, #0
 800631e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006324:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	699b      	ldr	r3, [r3, #24]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d11f      	bne.n	800636e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	2b03      	cmp	r3, #3
 8006332:	d856      	bhi.n	80063e2 <DMA_CheckFifoParam+0xce>
 8006334:	a201      	add	r2, pc, #4	@ (adr r2, 800633c <DMA_CheckFifoParam+0x28>)
 8006336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800633a:	bf00      	nop
 800633c:	0800634d 	.word	0x0800634d
 8006340:	0800635f 	.word	0x0800635f
 8006344:	0800634d 	.word	0x0800634d
 8006348:	080063e3 	.word	0x080063e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006350:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006354:	2b00      	cmp	r3, #0
 8006356:	d046      	beq.n	80063e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800635c:	e043      	b.n	80063e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006362:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006366:	d140      	bne.n	80063ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800636c:	e03d      	b.n	80063ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006376:	d121      	bne.n	80063bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	2b03      	cmp	r3, #3
 800637c:	d837      	bhi.n	80063ee <DMA_CheckFifoParam+0xda>
 800637e:	a201      	add	r2, pc, #4	@ (adr r2, 8006384 <DMA_CheckFifoParam+0x70>)
 8006380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006384:	08006395 	.word	0x08006395
 8006388:	0800639b 	.word	0x0800639b
 800638c:	08006395 	.word	0x08006395
 8006390:	080063ad 	.word	0x080063ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	73fb      	strb	r3, [r7, #15]
      break;
 8006398:	e030      	b.n	80063fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800639e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d025      	beq.n	80063f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063aa:	e022      	b.n	80063f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80063b4:	d11f      	bne.n	80063f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80063b6:	2301      	movs	r3, #1
 80063b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80063ba:	e01c      	b.n	80063f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	2b02      	cmp	r3, #2
 80063c0:	d903      	bls.n	80063ca <DMA_CheckFifoParam+0xb6>
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	2b03      	cmp	r3, #3
 80063c6:	d003      	beq.n	80063d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80063c8:	e018      	b.n	80063fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	73fb      	strb	r3, [r7, #15]
      break;
 80063ce:	e015      	b.n	80063fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d00e      	beq.n	80063fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	73fb      	strb	r3, [r7, #15]
      break;
 80063e0:	e00b      	b.n	80063fa <DMA_CheckFifoParam+0xe6>
      break;
 80063e2:	bf00      	nop
 80063e4:	e00a      	b.n	80063fc <DMA_CheckFifoParam+0xe8>
      break;
 80063e6:	bf00      	nop
 80063e8:	e008      	b.n	80063fc <DMA_CheckFifoParam+0xe8>
      break;
 80063ea:	bf00      	nop
 80063ec:	e006      	b.n	80063fc <DMA_CheckFifoParam+0xe8>
      break;
 80063ee:	bf00      	nop
 80063f0:	e004      	b.n	80063fc <DMA_CheckFifoParam+0xe8>
      break;
 80063f2:	bf00      	nop
 80063f4:	e002      	b.n	80063fc <DMA_CheckFifoParam+0xe8>
      break;   
 80063f6:	bf00      	nop
 80063f8:	e000      	b.n	80063fc <DMA_CheckFifoParam+0xe8>
      break;
 80063fa:	bf00      	nop
    }
  } 
  
  return status; 
 80063fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3714      	adds	r7, #20
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop

0800640c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800640c:	b480      	push	{r7}
 800640e:	b089      	sub	sp, #36	@ 0x24
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006416:	2300      	movs	r3, #0
 8006418:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800641a:	2300      	movs	r3, #0
 800641c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800641e:	2300      	movs	r3, #0
 8006420:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006422:	2300      	movs	r3, #0
 8006424:	61fb      	str	r3, [r7, #28]
 8006426:	e16b      	b.n	8006700 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006428:	2201      	movs	r2, #1
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	fa02 f303 	lsl.w	r3, r2, r3
 8006430:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	697a      	ldr	r2, [r7, #20]
 8006438:	4013      	ands	r3, r2
 800643a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	429a      	cmp	r2, r3
 8006442:	f040 815a 	bne.w	80066fa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	f003 0303 	and.w	r3, r3, #3
 800644e:	2b01      	cmp	r3, #1
 8006450:	d005      	beq.n	800645e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	685b      	ldr	r3, [r3, #4]
 8006456:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800645a:	2b02      	cmp	r3, #2
 800645c:	d130      	bne.n	80064c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	005b      	lsls	r3, r3, #1
 8006468:	2203      	movs	r2, #3
 800646a:	fa02 f303 	lsl.w	r3, r2, r3
 800646e:	43db      	mvns	r3, r3
 8006470:	69ba      	ldr	r2, [r7, #24]
 8006472:	4013      	ands	r3, r2
 8006474:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	68da      	ldr	r2, [r3, #12]
 800647a:	69fb      	ldr	r3, [r7, #28]
 800647c:	005b      	lsls	r3, r3, #1
 800647e:	fa02 f303 	lsl.w	r3, r2, r3
 8006482:	69ba      	ldr	r2, [r7, #24]
 8006484:	4313      	orrs	r3, r2
 8006486:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	69ba      	ldr	r2, [r7, #24]
 800648c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006494:	2201      	movs	r2, #1
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	fa02 f303 	lsl.w	r3, r2, r3
 800649c:	43db      	mvns	r3, r3
 800649e:	69ba      	ldr	r2, [r7, #24]
 80064a0:	4013      	ands	r3, r2
 80064a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	091b      	lsrs	r3, r3, #4
 80064aa:	f003 0201 	and.w	r2, r3, #1
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	fa02 f303 	lsl.w	r3, r2, r3
 80064b4:	69ba      	ldr	r2, [r7, #24]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	69ba      	ldr	r2, [r7, #24]
 80064be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	f003 0303 	and.w	r3, r3, #3
 80064c8:	2b03      	cmp	r3, #3
 80064ca:	d017      	beq.n	80064fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80064d2:	69fb      	ldr	r3, [r7, #28]
 80064d4:	005b      	lsls	r3, r3, #1
 80064d6:	2203      	movs	r2, #3
 80064d8:	fa02 f303 	lsl.w	r3, r2, r3
 80064dc:	43db      	mvns	r3, r3
 80064de:	69ba      	ldr	r2, [r7, #24]
 80064e0:	4013      	ands	r3, r2
 80064e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	689a      	ldr	r2, [r3, #8]
 80064e8:	69fb      	ldr	r3, [r7, #28]
 80064ea:	005b      	lsls	r3, r3, #1
 80064ec:	fa02 f303 	lsl.w	r3, r2, r3
 80064f0:	69ba      	ldr	r2, [r7, #24]
 80064f2:	4313      	orrs	r3, r2
 80064f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	69ba      	ldr	r2, [r7, #24]
 80064fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	f003 0303 	and.w	r3, r3, #3
 8006504:	2b02      	cmp	r3, #2
 8006506:	d123      	bne.n	8006550 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	08da      	lsrs	r2, r3, #3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	3208      	adds	r2, #8
 8006510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006514:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006516:	69fb      	ldr	r3, [r7, #28]
 8006518:	f003 0307 	and.w	r3, r3, #7
 800651c:	009b      	lsls	r3, r3, #2
 800651e:	220f      	movs	r2, #15
 8006520:	fa02 f303 	lsl.w	r3, r2, r3
 8006524:	43db      	mvns	r3, r3
 8006526:	69ba      	ldr	r2, [r7, #24]
 8006528:	4013      	ands	r3, r2
 800652a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	691a      	ldr	r2, [r3, #16]
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	f003 0307 	and.w	r3, r3, #7
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	fa02 f303 	lsl.w	r3, r2, r3
 800653c:	69ba      	ldr	r2, [r7, #24]
 800653e:	4313      	orrs	r3, r2
 8006540:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	08da      	lsrs	r2, r3, #3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	3208      	adds	r2, #8
 800654a:	69b9      	ldr	r1, [r7, #24]
 800654c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	005b      	lsls	r3, r3, #1
 800655a:	2203      	movs	r2, #3
 800655c:	fa02 f303 	lsl.w	r3, r2, r3
 8006560:	43db      	mvns	r3, r3
 8006562:	69ba      	ldr	r2, [r7, #24]
 8006564:	4013      	ands	r3, r2
 8006566:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	f003 0203 	and.w	r2, r3, #3
 8006570:	69fb      	ldr	r3, [r7, #28]
 8006572:	005b      	lsls	r3, r3, #1
 8006574:	fa02 f303 	lsl.w	r3, r2, r3
 8006578:	69ba      	ldr	r2, [r7, #24]
 800657a:	4313      	orrs	r3, r2
 800657c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	69ba      	ldr	r2, [r7, #24]
 8006582:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800658c:	2b00      	cmp	r3, #0
 800658e:	f000 80b4 	beq.w	80066fa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006592:	2300      	movs	r3, #0
 8006594:	60fb      	str	r3, [r7, #12]
 8006596:	4b60      	ldr	r3, [pc, #384]	@ (8006718 <HAL_GPIO_Init+0x30c>)
 8006598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800659a:	4a5f      	ldr	r2, [pc, #380]	@ (8006718 <HAL_GPIO_Init+0x30c>)
 800659c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80065a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80065a2:	4b5d      	ldr	r3, [pc, #372]	@ (8006718 <HAL_GPIO_Init+0x30c>)
 80065a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80065aa:	60fb      	str	r3, [r7, #12]
 80065ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80065ae:	4a5b      	ldr	r2, [pc, #364]	@ (800671c <HAL_GPIO_Init+0x310>)
 80065b0:	69fb      	ldr	r3, [r7, #28]
 80065b2:	089b      	lsrs	r3, r3, #2
 80065b4:	3302      	adds	r3, #2
 80065b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80065bc:	69fb      	ldr	r3, [r7, #28]
 80065be:	f003 0303 	and.w	r3, r3, #3
 80065c2:	009b      	lsls	r3, r3, #2
 80065c4:	220f      	movs	r2, #15
 80065c6:	fa02 f303 	lsl.w	r3, r2, r3
 80065ca:	43db      	mvns	r3, r3
 80065cc:	69ba      	ldr	r2, [r7, #24]
 80065ce:	4013      	ands	r3, r2
 80065d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a52      	ldr	r2, [pc, #328]	@ (8006720 <HAL_GPIO_Init+0x314>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d02b      	beq.n	8006632 <HAL_GPIO_Init+0x226>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a51      	ldr	r2, [pc, #324]	@ (8006724 <HAL_GPIO_Init+0x318>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d025      	beq.n	800662e <HAL_GPIO_Init+0x222>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a50      	ldr	r2, [pc, #320]	@ (8006728 <HAL_GPIO_Init+0x31c>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d01f      	beq.n	800662a <HAL_GPIO_Init+0x21e>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a4f      	ldr	r2, [pc, #316]	@ (800672c <HAL_GPIO_Init+0x320>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d019      	beq.n	8006626 <HAL_GPIO_Init+0x21a>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a4e      	ldr	r2, [pc, #312]	@ (8006730 <HAL_GPIO_Init+0x324>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d013      	beq.n	8006622 <HAL_GPIO_Init+0x216>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a4d      	ldr	r2, [pc, #308]	@ (8006734 <HAL_GPIO_Init+0x328>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d00d      	beq.n	800661e <HAL_GPIO_Init+0x212>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a4c      	ldr	r2, [pc, #304]	@ (8006738 <HAL_GPIO_Init+0x32c>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d007      	beq.n	800661a <HAL_GPIO_Init+0x20e>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a4b      	ldr	r2, [pc, #300]	@ (800673c <HAL_GPIO_Init+0x330>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d101      	bne.n	8006616 <HAL_GPIO_Init+0x20a>
 8006612:	2307      	movs	r3, #7
 8006614:	e00e      	b.n	8006634 <HAL_GPIO_Init+0x228>
 8006616:	2308      	movs	r3, #8
 8006618:	e00c      	b.n	8006634 <HAL_GPIO_Init+0x228>
 800661a:	2306      	movs	r3, #6
 800661c:	e00a      	b.n	8006634 <HAL_GPIO_Init+0x228>
 800661e:	2305      	movs	r3, #5
 8006620:	e008      	b.n	8006634 <HAL_GPIO_Init+0x228>
 8006622:	2304      	movs	r3, #4
 8006624:	e006      	b.n	8006634 <HAL_GPIO_Init+0x228>
 8006626:	2303      	movs	r3, #3
 8006628:	e004      	b.n	8006634 <HAL_GPIO_Init+0x228>
 800662a:	2302      	movs	r3, #2
 800662c:	e002      	b.n	8006634 <HAL_GPIO_Init+0x228>
 800662e:	2301      	movs	r3, #1
 8006630:	e000      	b.n	8006634 <HAL_GPIO_Init+0x228>
 8006632:	2300      	movs	r3, #0
 8006634:	69fa      	ldr	r2, [r7, #28]
 8006636:	f002 0203 	and.w	r2, r2, #3
 800663a:	0092      	lsls	r2, r2, #2
 800663c:	4093      	lsls	r3, r2
 800663e:	69ba      	ldr	r2, [r7, #24]
 8006640:	4313      	orrs	r3, r2
 8006642:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006644:	4935      	ldr	r1, [pc, #212]	@ (800671c <HAL_GPIO_Init+0x310>)
 8006646:	69fb      	ldr	r3, [r7, #28]
 8006648:	089b      	lsrs	r3, r3, #2
 800664a:	3302      	adds	r3, #2
 800664c:	69ba      	ldr	r2, [r7, #24]
 800664e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006652:	4b3b      	ldr	r3, [pc, #236]	@ (8006740 <HAL_GPIO_Init+0x334>)
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	43db      	mvns	r3, r3
 800665c:	69ba      	ldr	r2, [r7, #24]
 800665e:	4013      	ands	r3, r2
 8006660:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800666a:	2b00      	cmp	r3, #0
 800666c:	d003      	beq.n	8006676 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800666e:	69ba      	ldr	r2, [r7, #24]
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	4313      	orrs	r3, r2
 8006674:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006676:	4a32      	ldr	r2, [pc, #200]	@ (8006740 <HAL_GPIO_Init+0x334>)
 8006678:	69bb      	ldr	r3, [r7, #24]
 800667a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800667c:	4b30      	ldr	r3, [pc, #192]	@ (8006740 <HAL_GPIO_Init+0x334>)
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	43db      	mvns	r3, r3
 8006686:	69ba      	ldr	r2, [r7, #24]
 8006688:	4013      	ands	r3, r2
 800668a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006694:	2b00      	cmp	r3, #0
 8006696:	d003      	beq.n	80066a0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006698:	69ba      	ldr	r2, [r7, #24]
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	4313      	orrs	r3, r2
 800669e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80066a0:	4a27      	ldr	r2, [pc, #156]	@ (8006740 <HAL_GPIO_Init+0x334>)
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80066a6:	4b26      	ldr	r3, [pc, #152]	@ (8006740 <HAL_GPIO_Init+0x334>)
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	43db      	mvns	r3, r3
 80066b0:	69ba      	ldr	r2, [r7, #24]
 80066b2:	4013      	ands	r3, r2
 80066b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d003      	beq.n	80066ca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80066c2:	69ba      	ldr	r2, [r7, #24]
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80066ca:	4a1d      	ldr	r2, [pc, #116]	@ (8006740 <HAL_GPIO_Init+0x334>)
 80066cc:	69bb      	ldr	r3, [r7, #24]
 80066ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80066d0:	4b1b      	ldr	r3, [pc, #108]	@ (8006740 <HAL_GPIO_Init+0x334>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	43db      	mvns	r3, r3
 80066da:	69ba      	ldr	r2, [r7, #24]
 80066dc:	4013      	ands	r3, r2
 80066de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d003      	beq.n	80066f4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80066ec:	69ba      	ldr	r2, [r7, #24]
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80066f4:	4a12      	ldr	r2, [pc, #72]	@ (8006740 <HAL_GPIO_Init+0x334>)
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80066fa:	69fb      	ldr	r3, [r7, #28]
 80066fc:	3301      	adds	r3, #1
 80066fe:	61fb      	str	r3, [r7, #28]
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	2b0f      	cmp	r3, #15
 8006704:	f67f ae90 	bls.w	8006428 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006708:	bf00      	nop
 800670a:	bf00      	nop
 800670c:	3724      	adds	r7, #36	@ 0x24
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr
 8006716:	bf00      	nop
 8006718:	40023800 	.word	0x40023800
 800671c:	40013800 	.word	0x40013800
 8006720:	40020000 	.word	0x40020000
 8006724:	40020400 	.word	0x40020400
 8006728:	40020800 	.word	0x40020800
 800672c:	40020c00 	.word	0x40020c00
 8006730:	40021000 	.word	0x40021000
 8006734:	40021400 	.word	0x40021400
 8006738:	40021800 	.word	0x40021800
 800673c:	40021c00 	.word	0x40021c00
 8006740:	40013c00 	.word	0x40013c00

08006744 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	460b      	mov	r3, r1
 800674e:	807b      	strh	r3, [r7, #2]
 8006750:	4613      	mov	r3, r2
 8006752:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006754:	787b      	ldrb	r3, [r7, #1]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d003      	beq.n	8006762 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800675a:	887a      	ldrh	r2, [r7, #2]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006760:	e003      	b.n	800676a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006762:	887b      	ldrh	r3, [r7, #2]
 8006764:	041a      	lsls	r2, r3, #16
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	619a      	str	r2, [r3, #24]
}
 800676a:	bf00      	nop
 800676c:	370c      	adds	r7, #12
 800676e:	46bd      	mov	sp, r7
 8006770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006774:	4770      	bx	lr
	...

08006778 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	4603      	mov	r3, r0
 8006780:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006782:	4b08      	ldr	r3, [pc, #32]	@ (80067a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006784:	695a      	ldr	r2, [r3, #20]
 8006786:	88fb      	ldrh	r3, [r7, #6]
 8006788:	4013      	ands	r3, r2
 800678a:	2b00      	cmp	r3, #0
 800678c:	d006      	beq.n	800679c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800678e:	4a05      	ldr	r2, [pc, #20]	@ (80067a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006790:	88fb      	ldrh	r3, [r7, #6]
 8006792:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006794:	88fb      	ldrh	r3, [r7, #6]
 8006796:	4618      	mov	r0, r3
 8006798:	f7fb fe08 	bl	80023ac <HAL_GPIO_EXTI_Callback>
  }
}
 800679c:	bf00      	nop
 800679e:	3708      	adds	r7, #8
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	40013c00 	.word	0x40013c00

080067a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b084      	sub	sp, #16
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e12b      	b.n	8006a12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d106      	bne.n	80067d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7fd fc6c 	bl	80040ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2224      	movs	r2, #36	@ 0x24
 80067d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f022 0201 	bic.w	r2, r2, #1
 80067ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80067fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800680a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800680c:	f001 fbc8 	bl	8007fa0 <HAL_RCC_GetPCLK1Freq>
 8006810:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	4a81      	ldr	r2, [pc, #516]	@ (8006a1c <HAL_I2C_Init+0x274>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d807      	bhi.n	800682c <HAL_I2C_Init+0x84>
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	4a80      	ldr	r2, [pc, #512]	@ (8006a20 <HAL_I2C_Init+0x278>)
 8006820:	4293      	cmp	r3, r2
 8006822:	bf94      	ite	ls
 8006824:	2301      	movls	r3, #1
 8006826:	2300      	movhi	r3, #0
 8006828:	b2db      	uxtb	r3, r3
 800682a:	e006      	b.n	800683a <HAL_I2C_Init+0x92>
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	4a7d      	ldr	r2, [pc, #500]	@ (8006a24 <HAL_I2C_Init+0x27c>)
 8006830:	4293      	cmp	r3, r2
 8006832:	bf94      	ite	ls
 8006834:	2301      	movls	r3, #1
 8006836:	2300      	movhi	r3, #0
 8006838:	b2db      	uxtb	r3, r3
 800683a:	2b00      	cmp	r3, #0
 800683c:	d001      	beq.n	8006842 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800683e:	2301      	movs	r3, #1
 8006840:	e0e7      	b.n	8006a12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	4a78      	ldr	r2, [pc, #480]	@ (8006a28 <HAL_I2C_Init+0x280>)
 8006846:	fba2 2303 	umull	r2, r3, r2, r3
 800684a:	0c9b      	lsrs	r3, r3, #18
 800684c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	68ba      	ldr	r2, [r7, #8]
 800685e:	430a      	orrs	r2, r1
 8006860:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	4a6a      	ldr	r2, [pc, #424]	@ (8006a1c <HAL_I2C_Init+0x274>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d802      	bhi.n	800687c <HAL_I2C_Init+0xd4>
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	3301      	adds	r3, #1
 800687a:	e009      	b.n	8006890 <HAL_I2C_Init+0xe8>
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006882:	fb02 f303 	mul.w	r3, r2, r3
 8006886:	4a69      	ldr	r2, [pc, #420]	@ (8006a2c <HAL_I2C_Init+0x284>)
 8006888:	fba2 2303 	umull	r2, r3, r2, r3
 800688c:	099b      	lsrs	r3, r3, #6
 800688e:	3301      	adds	r3, #1
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	6812      	ldr	r2, [r2, #0]
 8006894:	430b      	orrs	r3, r1
 8006896:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	69db      	ldr	r3, [r3, #28]
 800689e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80068a2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	495c      	ldr	r1, [pc, #368]	@ (8006a1c <HAL_I2C_Init+0x274>)
 80068ac:	428b      	cmp	r3, r1
 80068ae:	d819      	bhi.n	80068e4 <HAL_I2C_Init+0x13c>
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	1e59      	subs	r1, r3, #1
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	005b      	lsls	r3, r3, #1
 80068ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80068be:	1c59      	adds	r1, r3, #1
 80068c0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80068c4:	400b      	ands	r3, r1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d00a      	beq.n	80068e0 <HAL_I2C_Init+0x138>
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	1e59      	subs	r1, r3, #1
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	005b      	lsls	r3, r3, #1
 80068d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80068d8:	3301      	adds	r3, #1
 80068da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068de:	e051      	b.n	8006984 <HAL_I2C_Init+0x1dc>
 80068e0:	2304      	movs	r3, #4
 80068e2:	e04f      	b.n	8006984 <HAL_I2C_Init+0x1dc>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d111      	bne.n	8006910 <HAL_I2C_Init+0x168>
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	1e58      	subs	r0, r3, #1
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6859      	ldr	r1, [r3, #4]
 80068f4:	460b      	mov	r3, r1
 80068f6:	005b      	lsls	r3, r3, #1
 80068f8:	440b      	add	r3, r1
 80068fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80068fe:	3301      	adds	r3, #1
 8006900:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006904:	2b00      	cmp	r3, #0
 8006906:	bf0c      	ite	eq
 8006908:	2301      	moveq	r3, #1
 800690a:	2300      	movne	r3, #0
 800690c:	b2db      	uxtb	r3, r3
 800690e:	e012      	b.n	8006936 <HAL_I2C_Init+0x18e>
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	1e58      	subs	r0, r3, #1
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6859      	ldr	r1, [r3, #4]
 8006918:	460b      	mov	r3, r1
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	440b      	add	r3, r1
 800691e:	0099      	lsls	r1, r3, #2
 8006920:	440b      	add	r3, r1
 8006922:	fbb0 f3f3 	udiv	r3, r0, r3
 8006926:	3301      	adds	r3, #1
 8006928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800692c:	2b00      	cmp	r3, #0
 800692e:	bf0c      	ite	eq
 8006930:	2301      	moveq	r3, #1
 8006932:	2300      	movne	r3, #0
 8006934:	b2db      	uxtb	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	d001      	beq.n	800693e <HAL_I2C_Init+0x196>
 800693a:	2301      	movs	r3, #1
 800693c:	e022      	b.n	8006984 <HAL_I2C_Init+0x1dc>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d10e      	bne.n	8006964 <HAL_I2C_Init+0x1bc>
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	1e58      	subs	r0, r3, #1
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6859      	ldr	r1, [r3, #4]
 800694e:	460b      	mov	r3, r1
 8006950:	005b      	lsls	r3, r3, #1
 8006952:	440b      	add	r3, r1
 8006954:	fbb0 f3f3 	udiv	r3, r0, r3
 8006958:	3301      	adds	r3, #1
 800695a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800695e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006962:	e00f      	b.n	8006984 <HAL_I2C_Init+0x1dc>
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	1e58      	subs	r0, r3, #1
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6859      	ldr	r1, [r3, #4]
 800696c:	460b      	mov	r3, r1
 800696e:	009b      	lsls	r3, r3, #2
 8006970:	440b      	add	r3, r1
 8006972:	0099      	lsls	r1, r3, #2
 8006974:	440b      	add	r3, r1
 8006976:	fbb0 f3f3 	udiv	r3, r0, r3
 800697a:	3301      	adds	r3, #1
 800697c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006980:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006984:	6879      	ldr	r1, [r7, #4]
 8006986:	6809      	ldr	r1, [r1, #0]
 8006988:	4313      	orrs	r3, r2
 800698a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	69da      	ldr	r2, [r3, #28]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a1b      	ldr	r3, [r3, #32]
 800699e:	431a      	orrs	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	430a      	orrs	r2, r1
 80069a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80069b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	6911      	ldr	r1, [r2, #16]
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	68d2      	ldr	r2, [r2, #12]
 80069be:	4311      	orrs	r1, r2
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	6812      	ldr	r2, [r2, #0]
 80069c4:	430b      	orrs	r3, r1
 80069c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	68db      	ldr	r3, [r3, #12]
 80069ce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	695a      	ldr	r2, [r3, #20]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	431a      	orrs	r2, r3
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	430a      	orrs	r2, r1
 80069e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f042 0201 	orr.w	r2, r2, #1
 80069f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2220      	movs	r2, #32
 80069fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	000186a0 	.word	0x000186a0
 8006a20:	001e847f 	.word	0x001e847f
 8006a24:	003d08ff 	.word	0x003d08ff
 8006a28:	431bde83 	.word	0x431bde83
 8006a2c:	10624dd3 	.word	0x10624dd3

08006a30 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b088      	sub	sp, #32
 8006a34:	af02      	add	r7, sp, #8
 8006a36:	60f8      	str	r0, [r7, #12]
 8006a38:	4608      	mov	r0, r1
 8006a3a:	4611      	mov	r1, r2
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	4603      	mov	r3, r0
 8006a40:	817b      	strh	r3, [r7, #10]
 8006a42:	460b      	mov	r3, r1
 8006a44:	813b      	strh	r3, [r7, #8]
 8006a46:	4613      	mov	r3, r2
 8006a48:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006a4a:	f7fe f939 	bl	8004cc0 <HAL_GetTick>
 8006a4e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	2b20      	cmp	r3, #32
 8006a5a:	f040 80d9 	bne.w	8006c10 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	9300      	str	r3, [sp, #0]
 8006a62:	2319      	movs	r3, #25
 8006a64:	2201      	movs	r2, #1
 8006a66:	496d      	ldr	r1, [pc, #436]	@ (8006c1c <HAL_I2C_Mem_Write+0x1ec>)
 8006a68:	68f8      	ldr	r0, [r7, #12]
 8006a6a:	f000 fc7f 	bl	800736c <I2C_WaitOnFlagUntilTimeout>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d001      	beq.n	8006a78 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006a74:	2302      	movs	r3, #2
 8006a76:	e0cc      	b.n	8006c12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d101      	bne.n	8006a86 <HAL_I2C_Mem_Write+0x56>
 8006a82:	2302      	movs	r3, #2
 8006a84:	e0c5      	b.n	8006c12 <HAL_I2C_Mem_Write+0x1e2>
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f003 0301 	and.w	r3, r3, #1
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d007      	beq.n	8006aac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f042 0201 	orr.w	r2, r2, #1
 8006aaa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006aba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2221      	movs	r2, #33	@ 0x21
 8006ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2240      	movs	r2, #64	@ 0x40
 8006ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	6a3a      	ldr	r2, [r7, #32]
 8006ad6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006adc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	4a4d      	ldr	r2, [pc, #308]	@ (8006c20 <HAL_I2C_Mem_Write+0x1f0>)
 8006aec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006aee:	88f8      	ldrh	r0, [r7, #6]
 8006af0:	893a      	ldrh	r2, [r7, #8]
 8006af2:	8979      	ldrh	r1, [r7, #10]
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	9301      	str	r3, [sp, #4]
 8006af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	4603      	mov	r3, r0
 8006afe:	68f8      	ldr	r0, [r7, #12]
 8006b00:	f000 fab6 	bl	8007070 <I2C_RequestMemoryWrite>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d052      	beq.n	8006bb0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e081      	b.n	8006c12 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b0e:	697a      	ldr	r2, [r7, #20]
 8006b10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b12:	68f8      	ldr	r0, [r7, #12]
 8006b14:	f000 fd00 	bl	8007518 <I2C_WaitOnTXEFlagUntilTimeout>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d00d      	beq.n	8006b3a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b22:	2b04      	cmp	r3, #4
 8006b24:	d107      	bne.n	8006b36 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e06b      	b.n	8006c12 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b3e:	781a      	ldrb	r2, [r3, #0]
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b4a:	1c5a      	adds	r2, r3, #1
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b54:	3b01      	subs	r3, #1
 8006b56:	b29a      	uxth	r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	3b01      	subs	r3, #1
 8006b64:	b29a      	uxth	r2, r3
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	695b      	ldr	r3, [r3, #20]
 8006b70:	f003 0304 	and.w	r3, r3, #4
 8006b74:	2b04      	cmp	r3, #4
 8006b76:	d11b      	bne.n	8006bb0 <HAL_I2C_Mem_Write+0x180>
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d017      	beq.n	8006bb0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b84:	781a      	ldrb	r2, [r3, #0]
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b90:	1c5a      	adds	r2, r3, #1
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	b29a      	uxth	r2, r3
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	3b01      	subs	r3, #1
 8006baa:	b29a      	uxth	r2, r3
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d1aa      	bne.n	8006b0e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bbc:	68f8      	ldr	r0, [r7, #12]
 8006bbe:	f000 fcec 	bl	800759a <I2C_WaitOnBTFFlagUntilTimeout>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d00d      	beq.n	8006be4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bcc:	2b04      	cmp	r3, #4
 8006bce:	d107      	bne.n	8006be0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bde:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e016      	b.n	8006c12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2220      	movs	r2, #32
 8006bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	e000      	b.n	8006c12 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006c10:	2302      	movs	r3, #2
  }
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3718      	adds	r7, #24
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	00100002 	.word	0x00100002
 8006c20:	ffff0000 	.word	0xffff0000

08006c24 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b08c      	sub	sp, #48	@ 0x30
 8006c28:	af02      	add	r7, sp, #8
 8006c2a:	60f8      	str	r0, [r7, #12]
 8006c2c:	4608      	mov	r0, r1
 8006c2e:	4611      	mov	r1, r2
 8006c30:	461a      	mov	r2, r3
 8006c32:	4603      	mov	r3, r0
 8006c34:	817b      	strh	r3, [r7, #10]
 8006c36:	460b      	mov	r3, r1
 8006c38:	813b      	strh	r3, [r7, #8]
 8006c3a:	4613      	mov	r3, r2
 8006c3c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006c3e:	f7fe f83f 	bl	8004cc0 <HAL_GetTick>
 8006c42:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	2b20      	cmp	r3, #32
 8006c4e:	f040 8208 	bne.w	8007062 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c54:	9300      	str	r3, [sp, #0]
 8006c56:	2319      	movs	r3, #25
 8006c58:	2201      	movs	r2, #1
 8006c5a:	497b      	ldr	r1, [pc, #492]	@ (8006e48 <HAL_I2C_Mem_Read+0x224>)
 8006c5c:	68f8      	ldr	r0, [r7, #12]
 8006c5e:	f000 fb85 	bl	800736c <I2C_WaitOnFlagUntilTimeout>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d001      	beq.n	8006c6c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006c68:	2302      	movs	r3, #2
 8006c6a:	e1fb      	b.n	8007064 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c72:	2b01      	cmp	r3, #1
 8006c74:	d101      	bne.n	8006c7a <HAL_I2C_Mem_Read+0x56>
 8006c76:	2302      	movs	r3, #2
 8006c78:	e1f4      	b.n	8007064 <HAL_I2C_Mem_Read+0x440>
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f003 0301 	and.w	r3, r3, #1
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d007      	beq.n	8006ca0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f042 0201 	orr.w	r2, r2, #1
 8006c9e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006cae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2222      	movs	r2, #34	@ 0x22
 8006cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2240      	movs	r2, #64	@ 0x40
 8006cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006cd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cd6:	b29a      	uxth	r2, r3
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	4a5b      	ldr	r2, [pc, #364]	@ (8006e4c <HAL_I2C_Mem_Read+0x228>)
 8006ce0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006ce2:	88f8      	ldrh	r0, [r7, #6]
 8006ce4:	893a      	ldrh	r2, [r7, #8]
 8006ce6:	8979      	ldrh	r1, [r7, #10]
 8006ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cea:	9301      	str	r3, [sp, #4]
 8006cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cee:	9300      	str	r3, [sp, #0]
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	68f8      	ldr	r0, [r7, #12]
 8006cf4:	f000 fa52 	bl	800719c <I2C_RequestMemoryRead>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d001      	beq.n	8006d02 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e1b0      	b.n	8007064 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d113      	bne.n	8006d32 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	623b      	str	r3, [r7, #32]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	695b      	ldr	r3, [r3, #20]
 8006d14:	623b      	str	r3, [r7, #32]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	699b      	ldr	r3, [r3, #24]
 8006d1c:	623b      	str	r3, [r7, #32]
 8006d1e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d2e:	601a      	str	r2, [r3, #0]
 8006d30:	e184      	b.n	800703c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d11b      	bne.n	8006d72 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	61fb      	str	r3, [r7, #28]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	695b      	ldr	r3, [r3, #20]
 8006d54:	61fb      	str	r3, [r7, #28]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	699b      	ldr	r3, [r3, #24]
 8006d5c:	61fb      	str	r3, [r7, #28]
 8006d5e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d6e:	601a      	str	r2, [r3, #0]
 8006d70:	e164      	b.n	800703c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d76:	2b02      	cmp	r3, #2
 8006d78:	d11b      	bne.n	8006db2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d88:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d98:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	61bb      	str	r3, [r7, #24]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	695b      	ldr	r3, [r3, #20]
 8006da4:	61bb      	str	r3, [r7, #24]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	699b      	ldr	r3, [r3, #24]
 8006dac:	61bb      	str	r3, [r7, #24]
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	e144      	b.n	800703c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006db2:	2300      	movs	r3, #0
 8006db4:	617b      	str	r3, [r7, #20]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	695b      	ldr	r3, [r3, #20]
 8006dbc:	617b      	str	r3, [r7, #20]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	699b      	ldr	r3, [r3, #24]
 8006dc4:	617b      	str	r3, [r7, #20]
 8006dc6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006dc8:	e138      	b.n	800703c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dce:	2b03      	cmp	r3, #3
 8006dd0:	f200 80f1 	bhi.w	8006fb6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d123      	bne.n	8006e24 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ddc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dde:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006de0:	68f8      	ldr	r0, [r7, #12]
 8006de2:	f000 fc1b 	bl	800761c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006de6:	4603      	mov	r3, r0
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d001      	beq.n	8006df0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	e139      	b.n	8007064 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	691a      	ldr	r2, [r3, #16]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dfa:	b2d2      	uxtb	r2, r2
 8006dfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e02:	1c5a      	adds	r2, r3, #1
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e0c:	3b01      	subs	r3, #1
 8006e0e:	b29a      	uxth	r2, r3
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	b29a      	uxth	r2, r3
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006e22:	e10b      	b.n	800703c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d14e      	bne.n	8006eca <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e2e:	9300      	str	r3, [sp, #0]
 8006e30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e32:	2200      	movs	r2, #0
 8006e34:	4906      	ldr	r1, [pc, #24]	@ (8006e50 <HAL_I2C_Mem_Read+0x22c>)
 8006e36:	68f8      	ldr	r0, [r7, #12]
 8006e38:	f000 fa98 	bl	800736c <I2C_WaitOnFlagUntilTimeout>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d008      	beq.n	8006e54 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e10e      	b.n	8007064 <HAL_I2C_Mem_Read+0x440>
 8006e46:	bf00      	nop
 8006e48:	00100002 	.word	0x00100002
 8006e4c:	ffff0000 	.word	0xffff0000
 8006e50:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	691a      	ldr	r2, [r3, #16]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e6e:	b2d2      	uxtb	r2, r2
 8006e70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e76:	1c5a      	adds	r2, r3, #1
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e80:	3b01      	subs	r3, #1
 8006e82:	b29a      	uxth	r2, r3
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	3b01      	subs	r3, #1
 8006e90:	b29a      	uxth	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	691a      	ldr	r2, [r3, #16]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ea0:	b2d2      	uxtb	r2, r2
 8006ea2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ea8:	1c5a      	adds	r2, r3, #1
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eb2:	3b01      	subs	r3, #1
 8006eb4:	b29a      	uxth	r2, r3
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ebe:	b29b      	uxth	r3, r3
 8006ec0:	3b01      	subs	r3, #1
 8006ec2:	b29a      	uxth	r2, r3
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006ec8:	e0b8      	b.n	800703c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ecc:	9300      	str	r3, [sp, #0]
 8006ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	4966      	ldr	r1, [pc, #408]	@ (800706c <HAL_I2C_Mem_Read+0x448>)
 8006ed4:	68f8      	ldr	r0, [r7, #12]
 8006ed6:	f000 fa49 	bl	800736c <I2C_WaitOnFlagUntilTimeout>
 8006eda:	4603      	mov	r3, r0
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d001      	beq.n	8006ee4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	e0bf      	b.n	8007064 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ef2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	691a      	ldr	r2, [r3, #16]
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006efe:	b2d2      	uxtb	r2, r2
 8006f00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f06:	1c5a      	adds	r2, r3, #1
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f10:	3b01      	subs	r3, #1
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	b29a      	uxth	r2, r3
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f28:	9300      	str	r3, [sp, #0]
 8006f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	494f      	ldr	r1, [pc, #316]	@ (800706c <HAL_I2C_Mem_Read+0x448>)
 8006f30:	68f8      	ldr	r0, [r7, #12]
 8006f32:	f000 fa1b 	bl	800736c <I2C_WaitOnFlagUntilTimeout>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d001      	beq.n	8006f40 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e091      	b.n	8007064 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	691a      	ldr	r2, [r3, #16]
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f5a:	b2d2      	uxtb	r2, r2
 8006f5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f62:	1c5a      	adds	r2, r3, #1
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	b29a      	uxth	r2, r3
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	b29a      	uxth	r2, r3
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	691a      	ldr	r2, [r3, #16]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f8c:	b2d2      	uxtb	r2, r2
 8006f8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f94:	1c5a      	adds	r2, r3, #1
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f9e:	3b01      	subs	r3, #1
 8006fa0:	b29a      	uxth	r2, r3
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	3b01      	subs	r3, #1
 8006fae:	b29a      	uxth	r2, r3
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006fb4:	e042      	b.n	800703c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fb8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006fba:	68f8      	ldr	r0, [r7, #12]
 8006fbc:	f000 fb2e 	bl	800761c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d001      	beq.n	8006fca <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e04c      	b.n	8007064 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	691a      	ldr	r2, [r3, #16]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd4:	b2d2      	uxtb	r2, r2
 8006fd6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fdc:	1c5a      	adds	r2, r3, #1
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ff2:	b29b      	uxth	r3, r3
 8006ff4:	3b01      	subs	r3, #1
 8006ff6:	b29a      	uxth	r2, r3
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	695b      	ldr	r3, [r3, #20]
 8007002:	f003 0304 	and.w	r3, r3, #4
 8007006:	2b04      	cmp	r3, #4
 8007008:	d118      	bne.n	800703c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	691a      	ldr	r2, [r3, #16]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007014:	b2d2      	uxtb	r2, r2
 8007016:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800701c:	1c5a      	adds	r2, r3, #1
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007026:	3b01      	subs	r3, #1
 8007028:	b29a      	uxth	r2, r3
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007032:	b29b      	uxth	r3, r3
 8007034:	3b01      	subs	r3, #1
 8007036:	b29a      	uxth	r2, r3
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007040:	2b00      	cmp	r3, #0
 8007042:	f47f aec2 	bne.w	8006dca <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2220      	movs	r2, #32
 800704a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2200      	movs	r2, #0
 8007052:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2200      	movs	r2, #0
 800705a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800705e:	2300      	movs	r3, #0
 8007060:	e000      	b.n	8007064 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007062:	2302      	movs	r3, #2
  }
}
 8007064:	4618      	mov	r0, r3
 8007066:	3728      	adds	r7, #40	@ 0x28
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}
 800706c:	00010004 	.word	0x00010004

08007070 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b088      	sub	sp, #32
 8007074:	af02      	add	r7, sp, #8
 8007076:	60f8      	str	r0, [r7, #12]
 8007078:	4608      	mov	r0, r1
 800707a:	4611      	mov	r1, r2
 800707c:	461a      	mov	r2, r3
 800707e:	4603      	mov	r3, r0
 8007080:	817b      	strh	r3, [r7, #10]
 8007082:	460b      	mov	r3, r1
 8007084:	813b      	strh	r3, [r7, #8]
 8007086:	4613      	mov	r3, r2
 8007088:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	681a      	ldr	r2, [r3, #0]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007098:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800709a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800709c:	9300      	str	r3, [sp, #0]
 800709e:	6a3b      	ldr	r3, [r7, #32]
 80070a0:	2200      	movs	r2, #0
 80070a2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80070a6:	68f8      	ldr	r0, [r7, #12]
 80070a8:	f000 f960 	bl	800736c <I2C_WaitOnFlagUntilTimeout>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d00d      	beq.n	80070ce <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070c0:	d103      	bne.n	80070ca <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80070ca:	2303      	movs	r3, #3
 80070cc:	e05f      	b.n	800718e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80070ce:	897b      	ldrh	r3, [r7, #10]
 80070d0:	b2db      	uxtb	r3, r3
 80070d2:	461a      	mov	r2, r3
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80070dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80070de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e0:	6a3a      	ldr	r2, [r7, #32]
 80070e2:	492d      	ldr	r1, [pc, #180]	@ (8007198 <I2C_RequestMemoryWrite+0x128>)
 80070e4:	68f8      	ldr	r0, [r7, #12]
 80070e6:	f000 f998 	bl	800741a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d001      	beq.n	80070f4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	e04c      	b.n	800718e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070f4:	2300      	movs	r3, #0
 80070f6:	617b      	str	r3, [r7, #20]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	695b      	ldr	r3, [r3, #20]
 80070fe:	617b      	str	r3, [r7, #20]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	699b      	ldr	r3, [r3, #24]
 8007106:	617b      	str	r3, [r7, #20]
 8007108:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800710a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800710c:	6a39      	ldr	r1, [r7, #32]
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	f000 fa02 	bl	8007518 <I2C_WaitOnTXEFlagUntilTimeout>
 8007114:	4603      	mov	r3, r0
 8007116:	2b00      	cmp	r3, #0
 8007118:	d00d      	beq.n	8007136 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800711e:	2b04      	cmp	r3, #4
 8007120:	d107      	bne.n	8007132 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007130:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	e02b      	b.n	800718e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007136:	88fb      	ldrh	r3, [r7, #6]
 8007138:	2b01      	cmp	r3, #1
 800713a:	d105      	bne.n	8007148 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800713c:	893b      	ldrh	r3, [r7, #8]
 800713e:	b2da      	uxtb	r2, r3
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	611a      	str	r2, [r3, #16]
 8007146:	e021      	b.n	800718c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007148:	893b      	ldrh	r3, [r7, #8]
 800714a:	0a1b      	lsrs	r3, r3, #8
 800714c:	b29b      	uxth	r3, r3
 800714e:	b2da      	uxtb	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007158:	6a39      	ldr	r1, [r7, #32]
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f000 f9dc 	bl	8007518 <I2C_WaitOnTXEFlagUntilTimeout>
 8007160:	4603      	mov	r3, r0
 8007162:	2b00      	cmp	r3, #0
 8007164:	d00d      	beq.n	8007182 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800716a:	2b04      	cmp	r3, #4
 800716c:	d107      	bne.n	800717e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800717c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	e005      	b.n	800718e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007182:	893b      	ldrh	r3, [r7, #8]
 8007184:	b2da      	uxtb	r2, r3
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3718      	adds	r7, #24
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
 8007196:	bf00      	nop
 8007198:	00010002 	.word	0x00010002

0800719c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b088      	sub	sp, #32
 80071a0:	af02      	add	r7, sp, #8
 80071a2:	60f8      	str	r0, [r7, #12]
 80071a4:	4608      	mov	r0, r1
 80071a6:	4611      	mov	r1, r2
 80071a8:	461a      	mov	r2, r3
 80071aa:	4603      	mov	r3, r0
 80071ac:	817b      	strh	r3, [r7, #10]
 80071ae:	460b      	mov	r3, r1
 80071b0:	813b      	strh	r3, [r7, #8]
 80071b2:	4613      	mov	r3, r2
 80071b4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80071c4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80071d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80071d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d8:	9300      	str	r3, [sp, #0]
 80071da:	6a3b      	ldr	r3, [r7, #32]
 80071dc:	2200      	movs	r2, #0
 80071de:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80071e2:	68f8      	ldr	r0, [r7, #12]
 80071e4:	f000 f8c2 	bl	800736c <I2C_WaitOnFlagUntilTimeout>
 80071e8:	4603      	mov	r3, r0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d00d      	beq.n	800720a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071fc:	d103      	bne.n	8007206 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007204:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007206:	2303      	movs	r3, #3
 8007208:	e0aa      	b.n	8007360 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800720a:	897b      	ldrh	r3, [r7, #10]
 800720c:	b2db      	uxtb	r3, r3
 800720e:	461a      	mov	r2, r3
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007218:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800721a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800721c:	6a3a      	ldr	r2, [r7, #32]
 800721e:	4952      	ldr	r1, [pc, #328]	@ (8007368 <I2C_RequestMemoryRead+0x1cc>)
 8007220:	68f8      	ldr	r0, [r7, #12]
 8007222:	f000 f8fa 	bl	800741a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d001      	beq.n	8007230 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	e097      	b.n	8007360 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007230:	2300      	movs	r3, #0
 8007232:	617b      	str	r3, [r7, #20]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	617b      	str	r3, [r7, #20]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	699b      	ldr	r3, [r3, #24]
 8007242:	617b      	str	r3, [r7, #20]
 8007244:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007248:	6a39      	ldr	r1, [r7, #32]
 800724a:	68f8      	ldr	r0, [r7, #12]
 800724c:	f000 f964 	bl	8007518 <I2C_WaitOnTXEFlagUntilTimeout>
 8007250:	4603      	mov	r3, r0
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00d      	beq.n	8007272 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800725a:	2b04      	cmp	r3, #4
 800725c:	d107      	bne.n	800726e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800726c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e076      	b.n	8007360 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007272:	88fb      	ldrh	r3, [r7, #6]
 8007274:	2b01      	cmp	r3, #1
 8007276:	d105      	bne.n	8007284 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007278:	893b      	ldrh	r3, [r7, #8]
 800727a:	b2da      	uxtb	r2, r3
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	611a      	str	r2, [r3, #16]
 8007282:	e021      	b.n	80072c8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007284:	893b      	ldrh	r3, [r7, #8]
 8007286:	0a1b      	lsrs	r3, r3, #8
 8007288:	b29b      	uxth	r3, r3
 800728a:	b2da      	uxtb	r2, r3
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007292:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007294:	6a39      	ldr	r1, [r7, #32]
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f000 f93e 	bl	8007518 <I2C_WaitOnTXEFlagUntilTimeout>
 800729c:	4603      	mov	r3, r0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d00d      	beq.n	80072be <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072a6:	2b04      	cmp	r3, #4
 80072a8:	d107      	bne.n	80072ba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e050      	b.n	8007360 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80072be:	893b      	ldrh	r3, [r7, #8]
 80072c0:	b2da      	uxtb	r2, r3
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072ca:	6a39      	ldr	r1, [r7, #32]
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f000 f923 	bl	8007518 <I2C_WaitOnTXEFlagUntilTimeout>
 80072d2:	4603      	mov	r3, r0
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d00d      	beq.n	80072f4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072dc:	2b04      	cmp	r3, #4
 80072de:	d107      	bne.n	80072f0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80072ee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	e035      	b.n	8007360 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007302:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007306:	9300      	str	r3, [sp, #0]
 8007308:	6a3b      	ldr	r3, [r7, #32]
 800730a:	2200      	movs	r2, #0
 800730c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007310:	68f8      	ldr	r0, [r7, #12]
 8007312:	f000 f82b 	bl	800736c <I2C_WaitOnFlagUntilTimeout>
 8007316:	4603      	mov	r3, r0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00d      	beq.n	8007338 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007326:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800732a:	d103      	bne.n	8007334 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007332:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007334:	2303      	movs	r3, #3
 8007336:	e013      	b.n	8007360 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007338:	897b      	ldrh	r3, [r7, #10]
 800733a:	b2db      	uxtb	r3, r3
 800733c:	f043 0301 	orr.w	r3, r3, #1
 8007340:	b2da      	uxtb	r2, r3
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800734a:	6a3a      	ldr	r2, [r7, #32]
 800734c:	4906      	ldr	r1, [pc, #24]	@ (8007368 <I2C_RequestMemoryRead+0x1cc>)
 800734e:	68f8      	ldr	r0, [r7, #12]
 8007350:	f000 f863 	bl	800741a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d001      	beq.n	800735e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	e000      	b.n	8007360 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800735e:	2300      	movs	r3, #0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3718      	adds	r7, #24
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}
 8007368:	00010002 	.word	0x00010002

0800736c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b084      	sub	sp, #16
 8007370:	af00      	add	r7, sp, #0
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	603b      	str	r3, [r7, #0]
 8007378:	4613      	mov	r3, r2
 800737a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800737c:	e025      	b.n	80073ca <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007384:	d021      	beq.n	80073ca <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007386:	f7fd fc9b 	bl	8004cc0 <HAL_GetTick>
 800738a:	4602      	mov	r2, r0
 800738c:	69bb      	ldr	r3, [r7, #24]
 800738e:	1ad3      	subs	r3, r2, r3
 8007390:	683a      	ldr	r2, [r7, #0]
 8007392:	429a      	cmp	r2, r3
 8007394:	d302      	bcc.n	800739c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d116      	bne.n	80073ca <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2200      	movs	r2, #0
 80073a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2220      	movs	r2, #32
 80073a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073b6:	f043 0220 	orr.w	r2, r3, #32
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	e023      	b.n	8007412 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	0c1b      	lsrs	r3, r3, #16
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d10d      	bne.n	80073f0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	695b      	ldr	r3, [r3, #20]
 80073da:	43da      	mvns	r2, r3
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	4013      	ands	r3, r2
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	bf0c      	ite	eq
 80073e6:	2301      	moveq	r3, #1
 80073e8:	2300      	movne	r3, #0
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	461a      	mov	r2, r3
 80073ee:	e00c      	b.n	800740a <I2C_WaitOnFlagUntilTimeout+0x9e>
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	699b      	ldr	r3, [r3, #24]
 80073f6:	43da      	mvns	r2, r3
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	4013      	ands	r3, r2
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	bf0c      	ite	eq
 8007402:	2301      	moveq	r3, #1
 8007404:	2300      	movne	r3, #0
 8007406:	b2db      	uxtb	r3, r3
 8007408:	461a      	mov	r2, r3
 800740a:	79fb      	ldrb	r3, [r7, #7]
 800740c:	429a      	cmp	r2, r3
 800740e:	d0b6      	beq.n	800737e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	3710      	adds	r7, #16
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800741a:	b580      	push	{r7, lr}
 800741c:	b084      	sub	sp, #16
 800741e:	af00      	add	r7, sp, #0
 8007420:	60f8      	str	r0, [r7, #12]
 8007422:	60b9      	str	r1, [r7, #8]
 8007424:	607a      	str	r2, [r7, #4]
 8007426:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007428:	e051      	b.n	80074ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	695b      	ldr	r3, [r3, #20]
 8007430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007434:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007438:	d123      	bne.n	8007482 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007448:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007452:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2200      	movs	r2, #0
 8007458:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2220      	movs	r2, #32
 800745e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2200      	movs	r2, #0
 8007466:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800746e:	f043 0204 	orr.w	r2, r3, #4
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2200      	movs	r2, #0
 800747a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800747e:	2301      	movs	r3, #1
 8007480:	e046      	b.n	8007510 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007488:	d021      	beq.n	80074ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800748a:	f7fd fc19 	bl	8004cc0 <HAL_GetTick>
 800748e:	4602      	mov	r2, r0
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	1ad3      	subs	r3, r2, r3
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	429a      	cmp	r2, r3
 8007498:	d302      	bcc.n	80074a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d116      	bne.n	80074ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2200      	movs	r2, #0
 80074a4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2220      	movs	r2, #32
 80074aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ba:	f043 0220 	orr.w	r2, r3, #32
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e020      	b.n	8007510 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	0c1b      	lsrs	r3, r3, #16
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d10c      	bne.n	80074f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	695b      	ldr	r3, [r3, #20]
 80074de:	43da      	mvns	r2, r3
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	4013      	ands	r3, r2
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	bf14      	ite	ne
 80074ea:	2301      	movne	r3, #1
 80074ec:	2300      	moveq	r3, #0
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	e00b      	b.n	800750a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	699b      	ldr	r3, [r3, #24]
 80074f8:	43da      	mvns	r2, r3
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	4013      	ands	r3, r2
 80074fe:	b29b      	uxth	r3, r3
 8007500:	2b00      	cmp	r3, #0
 8007502:	bf14      	ite	ne
 8007504:	2301      	movne	r3, #1
 8007506:	2300      	moveq	r3, #0
 8007508:	b2db      	uxtb	r3, r3
 800750a:	2b00      	cmp	r3, #0
 800750c:	d18d      	bne.n	800742a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800750e:	2300      	movs	r3, #0
}
 8007510:	4618      	mov	r0, r3
 8007512:	3710      	adds	r7, #16
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b084      	sub	sp, #16
 800751c:	af00      	add	r7, sp, #0
 800751e:	60f8      	str	r0, [r7, #12]
 8007520:	60b9      	str	r1, [r7, #8]
 8007522:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007524:	e02d      	b.n	8007582 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007526:	68f8      	ldr	r0, [r7, #12]
 8007528:	f000 f8ce 	bl	80076c8 <I2C_IsAcknowledgeFailed>
 800752c:	4603      	mov	r3, r0
 800752e:	2b00      	cmp	r3, #0
 8007530:	d001      	beq.n	8007536 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e02d      	b.n	8007592 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800753c:	d021      	beq.n	8007582 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800753e:	f7fd fbbf 	bl	8004cc0 <HAL_GetTick>
 8007542:	4602      	mov	r2, r0
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	1ad3      	subs	r3, r2, r3
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	429a      	cmp	r2, r3
 800754c:	d302      	bcc.n	8007554 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d116      	bne.n	8007582 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2200      	movs	r2, #0
 8007558:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2220      	movs	r2, #32
 800755e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2200      	movs	r2, #0
 8007566:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800756e:	f043 0220 	orr.w	r2, r3, #32
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2200      	movs	r2, #0
 800757a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	e007      	b.n	8007592 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	695b      	ldr	r3, [r3, #20]
 8007588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800758c:	2b80      	cmp	r3, #128	@ 0x80
 800758e:	d1ca      	bne.n	8007526 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007590:	2300      	movs	r3, #0
}
 8007592:	4618      	mov	r0, r3
 8007594:	3710      	adds	r7, #16
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800759a:	b580      	push	{r7, lr}
 800759c:	b084      	sub	sp, #16
 800759e:	af00      	add	r7, sp, #0
 80075a0:	60f8      	str	r0, [r7, #12]
 80075a2:	60b9      	str	r1, [r7, #8]
 80075a4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80075a6:	e02d      	b.n	8007604 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80075a8:	68f8      	ldr	r0, [r7, #12]
 80075aa:	f000 f88d 	bl	80076c8 <I2C_IsAcknowledgeFailed>
 80075ae:	4603      	mov	r3, r0
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d001      	beq.n	80075b8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	e02d      	b.n	8007614 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075be:	d021      	beq.n	8007604 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075c0:	f7fd fb7e 	bl	8004cc0 <HAL_GetTick>
 80075c4:	4602      	mov	r2, r0
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	1ad3      	subs	r3, r2, r3
 80075ca:	68ba      	ldr	r2, [r7, #8]
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d302      	bcc.n	80075d6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d116      	bne.n	8007604 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2200      	movs	r2, #0
 80075da:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2220      	movs	r2, #32
 80075e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2200      	movs	r2, #0
 80075e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f0:	f043 0220 	orr.w	r2, r3, #32
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2200      	movs	r2, #0
 80075fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	e007      	b.n	8007614 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	695b      	ldr	r3, [r3, #20]
 800760a:	f003 0304 	and.w	r3, r3, #4
 800760e:	2b04      	cmp	r3, #4
 8007610:	d1ca      	bne.n	80075a8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007612:	2300      	movs	r3, #0
}
 8007614:	4618      	mov	r0, r3
 8007616:	3710      	adds	r7, #16
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}

0800761c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007628:	e042      	b.n	80076b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	695b      	ldr	r3, [r3, #20]
 8007630:	f003 0310 	and.w	r3, r3, #16
 8007634:	2b10      	cmp	r3, #16
 8007636:	d119      	bne.n	800766c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f06f 0210 	mvn.w	r2, #16
 8007640:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2220      	movs	r2, #32
 800764c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2200      	movs	r2, #0
 8007664:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007668:	2301      	movs	r3, #1
 800766a:	e029      	b.n	80076c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800766c:	f7fd fb28 	bl	8004cc0 <HAL_GetTick>
 8007670:	4602      	mov	r2, r0
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	1ad3      	subs	r3, r2, r3
 8007676:	68ba      	ldr	r2, [r7, #8]
 8007678:	429a      	cmp	r2, r3
 800767a:	d302      	bcc.n	8007682 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d116      	bne.n	80076b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2200      	movs	r2, #0
 8007686:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2220      	movs	r2, #32
 800768c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2200      	movs	r2, #0
 8007694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800769c:	f043 0220 	orr.w	r2, r3, #32
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2200      	movs	r2, #0
 80076a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80076ac:	2301      	movs	r3, #1
 80076ae:	e007      	b.n	80076c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	695b      	ldr	r3, [r3, #20]
 80076b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076ba:	2b40      	cmp	r3, #64	@ 0x40
 80076bc:	d1b5      	bne.n	800762a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80076be:	2300      	movs	r3, #0
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3710      	adds	r7, #16
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b083      	sub	sp, #12
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076de:	d11b      	bne.n	8007718 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80076e8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2200      	movs	r2, #0
 80076ee:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2220      	movs	r2, #32
 80076f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2200      	movs	r2, #0
 80076fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007704:	f043 0204 	orr.w	r2, r3, #4
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2200      	movs	r2, #0
 8007710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007714:	2301      	movs	r3, #1
 8007716:	e000      	b.n	800771a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	370c      	adds	r7, #12
 800771e:	46bd      	mov	sp, r7
 8007720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007724:	4770      	bx	lr
	...

08007728 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b086      	sub	sp, #24
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d101      	bne.n	800773a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	e267      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f003 0301 	and.w	r3, r3, #1
 8007742:	2b00      	cmp	r3, #0
 8007744:	d075      	beq.n	8007832 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007746:	4b88      	ldr	r3, [pc, #544]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	f003 030c 	and.w	r3, r3, #12
 800774e:	2b04      	cmp	r3, #4
 8007750:	d00c      	beq.n	800776c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007752:	4b85      	ldr	r3, [pc, #532]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800775a:	2b08      	cmp	r3, #8
 800775c:	d112      	bne.n	8007784 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800775e:	4b82      	ldr	r3, [pc, #520]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007766:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800776a:	d10b      	bne.n	8007784 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800776c:	4b7e      	ldr	r3, [pc, #504]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007774:	2b00      	cmp	r3, #0
 8007776:	d05b      	beq.n	8007830 <HAL_RCC_OscConfig+0x108>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d157      	bne.n	8007830 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e242      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800778c:	d106      	bne.n	800779c <HAL_RCC_OscConfig+0x74>
 800778e:	4b76      	ldr	r3, [pc, #472]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a75      	ldr	r2, [pc, #468]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 8007794:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007798:	6013      	str	r3, [r2, #0]
 800779a:	e01d      	b.n	80077d8 <HAL_RCC_OscConfig+0xb0>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80077a4:	d10c      	bne.n	80077c0 <HAL_RCC_OscConfig+0x98>
 80077a6:	4b70      	ldr	r3, [pc, #448]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a6f      	ldr	r2, [pc, #444]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80077ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80077b0:	6013      	str	r3, [r2, #0]
 80077b2:	4b6d      	ldr	r3, [pc, #436]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a6c      	ldr	r2, [pc, #432]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80077b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077bc:	6013      	str	r3, [r2, #0]
 80077be:	e00b      	b.n	80077d8 <HAL_RCC_OscConfig+0xb0>
 80077c0:	4b69      	ldr	r3, [pc, #420]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a68      	ldr	r2, [pc, #416]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80077c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077ca:	6013      	str	r3, [r2, #0]
 80077cc:	4b66      	ldr	r3, [pc, #408]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a65      	ldr	r2, [pc, #404]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80077d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80077d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d013      	beq.n	8007808 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077e0:	f7fd fa6e 	bl	8004cc0 <HAL_GetTick>
 80077e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077e6:	e008      	b.n	80077fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80077e8:	f7fd fa6a 	bl	8004cc0 <HAL_GetTick>
 80077ec:	4602      	mov	r2, r0
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	2b64      	cmp	r3, #100	@ 0x64
 80077f4:	d901      	bls.n	80077fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80077f6:	2303      	movs	r3, #3
 80077f8:	e207      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077fa:	4b5b      	ldr	r3, [pc, #364]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007802:	2b00      	cmp	r3, #0
 8007804:	d0f0      	beq.n	80077e8 <HAL_RCC_OscConfig+0xc0>
 8007806:	e014      	b.n	8007832 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007808:	f7fd fa5a 	bl	8004cc0 <HAL_GetTick>
 800780c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800780e:	e008      	b.n	8007822 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007810:	f7fd fa56 	bl	8004cc0 <HAL_GetTick>
 8007814:	4602      	mov	r2, r0
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	1ad3      	subs	r3, r2, r3
 800781a:	2b64      	cmp	r3, #100	@ 0x64
 800781c:	d901      	bls.n	8007822 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800781e:	2303      	movs	r3, #3
 8007820:	e1f3      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007822:	4b51      	ldr	r3, [pc, #324]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800782a:	2b00      	cmp	r3, #0
 800782c:	d1f0      	bne.n	8007810 <HAL_RCC_OscConfig+0xe8>
 800782e:	e000      	b.n	8007832 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007830:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 0302 	and.w	r3, r3, #2
 800783a:	2b00      	cmp	r3, #0
 800783c:	d063      	beq.n	8007906 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800783e:	4b4a      	ldr	r3, [pc, #296]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	f003 030c 	and.w	r3, r3, #12
 8007846:	2b00      	cmp	r3, #0
 8007848:	d00b      	beq.n	8007862 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800784a:	4b47      	ldr	r3, [pc, #284]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 800784c:	689b      	ldr	r3, [r3, #8]
 800784e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007852:	2b08      	cmp	r3, #8
 8007854:	d11c      	bne.n	8007890 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007856:	4b44      	ldr	r3, [pc, #272]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800785e:	2b00      	cmp	r3, #0
 8007860:	d116      	bne.n	8007890 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007862:	4b41      	ldr	r3, [pc, #260]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f003 0302 	and.w	r3, r3, #2
 800786a:	2b00      	cmp	r3, #0
 800786c:	d005      	beq.n	800787a <HAL_RCC_OscConfig+0x152>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	2b01      	cmp	r3, #1
 8007874:	d001      	beq.n	800787a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	e1c7      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800787a:	4b3b      	ldr	r3, [pc, #236]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	691b      	ldr	r3, [r3, #16]
 8007886:	00db      	lsls	r3, r3, #3
 8007888:	4937      	ldr	r1, [pc, #220]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 800788a:	4313      	orrs	r3, r2
 800788c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800788e:	e03a      	b.n	8007906 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	68db      	ldr	r3, [r3, #12]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d020      	beq.n	80078da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007898:	4b34      	ldr	r3, [pc, #208]	@ (800796c <HAL_RCC_OscConfig+0x244>)
 800789a:	2201      	movs	r2, #1
 800789c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800789e:	f7fd fa0f 	bl	8004cc0 <HAL_GetTick>
 80078a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078a4:	e008      	b.n	80078b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80078a6:	f7fd fa0b 	bl	8004cc0 <HAL_GetTick>
 80078aa:	4602      	mov	r2, r0
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	1ad3      	subs	r3, r2, r3
 80078b0:	2b02      	cmp	r3, #2
 80078b2:	d901      	bls.n	80078b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80078b4:	2303      	movs	r3, #3
 80078b6:	e1a8      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078b8:	4b2b      	ldr	r3, [pc, #172]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f003 0302 	and.w	r3, r3, #2
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d0f0      	beq.n	80078a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078c4:	4b28      	ldr	r3, [pc, #160]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	691b      	ldr	r3, [r3, #16]
 80078d0:	00db      	lsls	r3, r3, #3
 80078d2:	4925      	ldr	r1, [pc, #148]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80078d4:	4313      	orrs	r3, r2
 80078d6:	600b      	str	r3, [r1, #0]
 80078d8:	e015      	b.n	8007906 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80078da:	4b24      	ldr	r3, [pc, #144]	@ (800796c <HAL_RCC_OscConfig+0x244>)
 80078dc:	2200      	movs	r2, #0
 80078de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078e0:	f7fd f9ee 	bl	8004cc0 <HAL_GetTick>
 80078e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078e6:	e008      	b.n	80078fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80078e8:	f7fd f9ea 	bl	8004cc0 <HAL_GetTick>
 80078ec:	4602      	mov	r2, r0
 80078ee:	693b      	ldr	r3, [r7, #16]
 80078f0:	1ad3      	subs	r3, r2, r3
 80078f2:	2b02      	cmp	r3, #2
 80078f4:	d901      	bls.n	80078fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80078f6:	2303      	movs	r3, #3
 80078f8:	e187      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078fa:	4b1b      	ldr	r3, [pc, #108]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f003 0302 	and.w	r3, r3, #2
 8007902:	2b00      	cmp	r3, #0
 8007904:	d1f0      	bne.n	80078e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f003 0308 	and.w	r3, r3, #8
 800790e:	2b00      	cmp	r3, #0
 8007910:	d036      	beq.n	8007980 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	695b      	ldr	r3, [r3, #20]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d016      	beq.n	8007948 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800791a:	4b15      	ldr	r3, [pc, #84]	@ (8007970 <HAL_RCC_OscConfig+0x248>)
 800791c:	2201      	movs	r2, #1
 800791e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007920:	f7fd f9ce 	bl	8004cc0 <HAL_GetTick>
 8007924:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007926:	e008      	b.n	800793a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007928:	f7fd f9ca 	bl	8004cc0 <HAL_GetTick>
 800792c:	4602      	mov	r2, r0
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	1ad3      	subs	r3, r2, r3
 8007932:	2b02      	cmp	r3, #2
 8007934:	d901      	bls.n	800793a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007936:	2303      	movs	r3, #3
 8007938:	e167      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800793a:	4b0b      	ldr	r3, [pc, #44]	@ (8007968 <HAL_RCC_OscConfig+0x240>)
 800793c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800793e:	f003 0302 	and.w	r3, r3, #2
 8007942:	2b00      	cmp	r3, #0
 8007944:	d0f0      	beq.n	8007928 <HAL_RCC_OscConfig+0x200>
 8007946:	e01b      	b.n	8007980 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007948:	4b09      	ldr	r3, [pc, #36]	@ (8007970 <HAL_RCC_OscConfig+0x248>)
 800794a:	2200      	movs	r2, #0
 800794c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800794e:	f7fd f9b7 	bl	8004cc0 <HAL_GetTick>
 8007952:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007954:	e00e      	b.n	8007974 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007956:	f7fd f9b3 	bl	8004cc0 <HAL_GetTick>
 800795a:	4602      	mov	r2, r0
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	1ad3      	subs	r3, r2, r3
 8007960:	2b02      	cmp	r3, #2
 8007962:	d907      	bls.n	8007974 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007964:	2303      	movs	r3, #3
 8007966:	e150      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
 8007968:	40023800 	.word	0x40023800
 800796c:	42470000 	.word	0x42470000
 8007970:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007974:	4b88      	ldr	r3, [pc, #544]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007976:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007978:	f003 0302 	and.w	r3, r3, #2
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1ea      	bne.n	8007956 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f003 0304 	and.w	r3, r3, #4
 8007988:	2b00      	cmp	r3, #0
 800798a:	f000 8097 	beq.w	8007abc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800798e:	2300      	movs	r3, #0
 8007990:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007992:	4b81      	ldr	r3, [pc, #516]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10f      	bne.n	80079be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800799e:	2300      	movs	r3, #0
 80079a0:	60bb      	str	r3, [r7, #8]
 80079a2:	4b7d      	ldr	r3, [pc, #500]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 80079a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079a6:	4a7c      	ldr	r2, [pc, #496]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 80079a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80079ae:	4b7a      	ldr	r3, [pc, #488]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 80079b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079b6:	60bb      	str	r3, [r7, #8]
 80079b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80079ba:	2301      	movs	r3, #1
 80079bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079be:	4b77      	ldr	r3, [pc, #476]	@ (8007b9c <HAL_RCC_OscConfig+0x474>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d118      	bne.n	80079fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80079ca:	4b74      	ldr	r3, [pc, #464]	@ (8007b9c <HAL_RCC_OscConfig+0x474>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a73      	ldr	r2, [pc, #460]	@ (8007b9c <HAL_RCC_OscConfig+0x474>)
 80079d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079d6:	f7fd f973 	bl	8004cc0 <HAL_GetTick>
 80079da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079dc:	e008      	b.n	80079f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079de:	f7fd f96f 	bl	8004cc0 <HAL_GetTick>
 80079e2:	4602      	mov	r2, r0
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	1ad3      	subs	r3, r2, r3
 80079e8:	2b02      	cmp	r3, #2
 80079ea:	d901      	bls.n	80079f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80079ec:	2303      	movs	r3, #3
 80079ee:	e10c      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079f0:	4b6a      	ldr	r3, [pc, #424]	@ (8007b9c <HAL_RCC_OscConfig+0x474>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d0f0      	beq.n	80079de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d106      	bne.n	8007a12 <HAL_RCC_OscConfig+0x2ea>
 8007a04:	4b64      	ldr	r3, [pc, #400]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007a06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a08:	4a63      	ldr	r2, [pc, #396]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007a0a:	f043 0301 	orr.w	r3, r3, #1
 8007a0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a10:	e01c      	b.n	8007a4c <HAL_RCC_OscConfig+0x324>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	2b05      	cmp	r3, #5
 8007a18:	d10c      	bne.n	8007a34 <HAL_RCC_OscConfig+0x30c>
 8007a1a:	4b5f      	ldr	r3, [pc, #380]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a1e:	4a5e      	ldr	r2, [pc, #376]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007a20:	f043 0304 	orr.w	r3, r3, #4
 8007a24:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a26:	4b5c      	ldr	r3, [pc, #368]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007a28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a2a:	4a5b      	ldr	r2, [pc, #364]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007a2c:	f043 0301 	orr.w	r3, r3, #1
 8007a30:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a32:	e00b      	b.n	8007a4c <HAL_RCC_OscConfig+0x324>
 8007a34:	4b58      	ldr	r3, [pc, #352]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007a36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a38:	4a57      	ldr	r2, [pc, #348]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007a3a:	f023 0301 	bic.w	r3, r3, #1
 8007a3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a40:	4b55      	ldr	r3, [pc, #340]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007a42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a44:	4a54      	ldr	r2, [pc, #336]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007a46:	f023 0304 	bic.w	r3, r3, #4
 8007a4a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d015      	beq.n	8007a80 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a54:	f7fd f934 	bl	8004cc0 <HAL_GetTick>
 8007a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a5a:	e00a      	b.n	8007a72 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a5c:	f7fd f930 	bl	8004cc0 <HAL_GetTick>
 8007a60:	4602      	mov	r2, r0
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d901      	bls.n	8007a72 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007a6e:	2303      	movs	r3, #3
 8007a70:	e0cb      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a72:	4b49      	ldr	r3, [pc, #292]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a76:	f003 0302 	and.w	r3, r3, #2
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d0ee      	beq.n	8007a5c <HAL_RCC_OscConfig+0x334>
 8007a7e:	e014      	b.n	8007aaa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a80:	f7fd f91e 	bl	8004cc0 <HAL_GetTick>
 8007a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a86:	e00a      	b.n	8007a9e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a88:	f7fd f91a 	bl	8004cc0 <HAL_GetTick>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	1ad3      	subs	r3, r2, r3
 8007a92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d901      	bls.n	8007a9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	e0b5      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a9e:	4b3e      	ldr	r3, [pc, #248]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007aa2:	f003 0302 	and.w	r3, r3, #2
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d1ee      	bne.n	8007a88 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007aaa:	7dfb      	ldrb	r3, [r7, #23]
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d105      	bne.n	8007abc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ab0:	4b39      	ldr	r3, [pc, #228]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ab4:	4a38      	ldr	r2, [pc, #224]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007ab6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007aba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	699b      	ldr	r3, [r3, #24]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	f000 80a1 	beq.w	8007c08 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007ac6:	4b34      	ldr	r3, [pc, #208]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	f003 030c 	and.w	r3, r3, #12
 8007ace:	2b08      	cmp	r3, #8
 8007ad0:	d05c      	beq.n	8007b8c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	699b      	ldr	r3, [r3, #24]
 8007ad6:	2b02      	cmp	r3, #2
 8007ad8:	d141      	bne.n	8007b5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ada:	4b31      	ldr	r3, [pc, #196]	@ (8007ba0 <HAL_RCC_OscConfig+0x478>)
 8007adc:	2200      	movs	r2, #0
 8007ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ae0:	f7fd f8ee 	bl	8004cc0 <HAL_GetTick>
 8007ae4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ae6:	e008      	b.n	8007afa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ae8:	f7fd f8ea 	bl	8004cc0 <HAL_GetTick>
 8007aec:	4602      	mov	r2, r0
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	1ad3      	subs	r3, r2, r3
 8007af2:	2b02      	cmp	r3, #2
 8007af4:	d901      	bls.n	8007afa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007af6:	2303      	movs	r3, #3
 8007af8:	e087      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007afa:	4b27      	ldr	r3, [pc, #156]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1f0      	bne.n	8007ae8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	69da      	ldr	r2, [r3, #28]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a1b      	ldr	r3, [r3, #32]
 8007b0e:	431a      	orrs	r2, r3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b14:	019b      	lsls	r3, r3, #6
 8007b16:	431a      	orrs	r2, r3
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b1c:	085b      	lsrs	r3, r3, #1
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	041b      	lsls	r3, r3, #16
 8007b22:	431a      	orrs	r2, r3
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b28:	061b      	lsls	r3, r3, #24
 8007b2a:	491b      	ldr	r1, [pc, #108]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b30:	4b1b      	ldr	r3, [pc, #108]	@ (8007ba0 <HAL_RCC_OscConfig+0x478>)
 8007b32:	2201      	movs	r2, #1
 8007b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b36:	f7fd f8c3 	bl	8004cc0 <HAL_GetTick>
 8007b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b3c:	e008      	b.n	8007b50 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b3e:	f7fd f8bf 	bl	8004cc0 <HAL_GetTick>
 8007b42:	4602      	mov	r2, r0
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	1ad3      	subs	r3, r2, r3
 8007b48:	2b02      	cmp	r3, #2
 8007b4a:	d901      	bls.n	8007b50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007b4c:	2303      	movs	r3, #3
 8007b4e:	e05c      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b50:	4b11      	ldr	r3, [pc, #68]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d0f0      	beq.n	8007b3e <HAL_RCC_OscConfig+0x416>
 8007b5c:	e054      	b.n	8007c08 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b5e:	4b10      	ldr	r3, [pc, #64]	@ (8007ba0 <HAL_RCC_OscConfig+0x478>)
 8007b60:	2200      	movs	r2, #0
 8007b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b64:	f7fd f8ac 	bl	8004cc0 <HAL_GetTick>
 8007b68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b6a:	e008      	b.n	8007b7e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b6c:	f7fd f8a8 	bl	8004cc0 <HAL_GetTick>
 8007b70:	4602      	mov	r2, r0
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	d901      	bls.n	8007b7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007b7a:	2303      	movs	r3, #3
 8007b7c:	e045      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b7e:	4b06      	ldr	r3, [pc, #24]	@ (8007b98 <HAL_RCC_OscConfig+0x470>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d1f0      	bne.n	8007b6c <HAL_RCC_OscConfig+0x444>
 8007b8a:	e03d      	b.n	8007c08 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	699b      	ldr	r3, [r3, #24]
 8007b90:	2b01      	cmp	r3, #1
 8007b92:	d107      	bne.n	8007ba4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007b94:	2301      	movs	r3, #1
 8007b96:	e038      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
 8007b98:	40023800 	.word	0x40023800
 8007b9c:	40007000 	.word	0x40007000
 8007ba0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8007c14 <HAL_RCC_OscConfig+0x4ec>)
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	699b      	ldr	r3, [r3, #24]
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	d028      	beq.n	8007c04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d121      	bne.n	8007c04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	d11a      	bne.n	8007c04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007bce:	68fa      	ldr	r2, [r7, #12]
 8007bd0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007bd4:	4013      	ands	r3, r2
 8007bd6:	687a      	ldr	r2, [r7, #4]
 8007bd8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007bda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d111      	bne.n	8007c04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bea:	085b      	lsrs	r3, r3, #1
 8007bec:	3b01      	subs	r3, #1
 8007bee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007bf0:	429a      	cmp	r2, r3
 8007bf2:	d107      	bne.n	8007c04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bfe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d001      	beq.n	8007c08 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007c04:	2301      	movs	r3, #1
 8007c06:	e000      	b.n	8007c0a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007c08:	2300      	movs	r3, #0
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3718      	adds	r7, #24
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	40023800 	.word	0x40023800

08007c18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b084      	sub	sp, #16
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d101      	bne.n	8007c2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	e0cc      	b.n	8007dc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007c2c:	4b68      	ldr	r3, [pc, #416]	@ (8007dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f003 0307 	and.w	r3, r3, #7
 8007c34:	683a      	ldr	r2, [r7, #0]
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d90c      	bls.n	8007c54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c3a:	4b65      	ldr	r3, [pc, #404]	@ (8007dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8007c3c:	683a      	ldr	r2, [r7, #0]
 8007c3e:	b2d2      	uxtb	r2, r2
 8007c40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c42:	4b63      	ldr	r3, [pc, #396]	@ (8007dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f003 0307 	and.w	r3, r3, #7
 8007c4a:	683a      	ldr	r2, [r7, #0]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d001      	beq.n	8007c54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	e0b8      	b.n	8007dc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f003 0302 	and.w	r3, r3, #2
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d020      	beq.n	8007ca2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f003 0304 	and.w	r3, r3, #4
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d005      	beq.n	8007c78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007c6c:	4b59      	ldr	r3, [pc, #356]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	4a58      	ldr	r2, [pc, #352]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007c72:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007c76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f003 0308 	and.w	r3, r3, #8
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d005      	beq.n	8007c90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007c84:	4b53      	ldr	r3, [pc, #332]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	4a52      	ldr	r2, [pc, #328]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007c8a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007c8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c90:	4b50      	ldr	r3, [pc, #320]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	494d      	ldr	r1, [pc, #308]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f003 0301 	and.w	r3, r3, #1
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d044      	beq.n	8007d38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	d107      	bne.n	8007cc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007cb6:	4b47      	ldr	r3, [pc, #284]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d119      	bne.n	8007cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e07f      	b.n	8007dc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	2b02      	cmp	r3, #2
 8007ccc:	d003      	beq.n	8007cd6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007cd2:	2b03      	cmp	r3, #3
 8007cd4:	d107      	bne.n	8007ce6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007cd6:	4b3f      	ldr	r3, [pc, #252]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d109      	bne.n	8007cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e06f      	b.n	8007dc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ce6:	4b3b      	ldr	r3, [pc, #236]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f003 0302 	and.w	r3, r3, #2
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d101      	bne.n	8007cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e067      	b.n	8007dc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007cf6:	4b37      	ldr	r3, [pc, #220]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	f023 0203 	bic.w	r2, r3, #3
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	4934      	ldr	r1, [pc, #208]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007d04:	4313      	orrs	r3, r2
 8007d06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007d08:	f7fc ffda 	bl	8004cc0 <HAL_GetTick>
 8007d0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d0e:	e00a      	b.n	8007d26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d10:	f7fc ffd6 	bl	8004cc0 <HAL_GetTick>
 8007d14:	4602      	mov	r2, r0
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	1ad3      	subs	r3, r2, r3
 8007d1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d901      	bls.n	8007d26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007d22:	2303      	movs	r3, #3
 8007d24:	e04f      	b.n	8007dc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d26:	4b2b      	ldr	r3, [pc, #172]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	f003 020c 	and.w	r2, r3, #12
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d1eb      	bne.n	8007d10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007d38:	4b25      	ldr	r3, [pc, #148]	@ (8007dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f003 0307 	and.w	r3, r3, #7
 8007d40:	683a      	ldr	r2, [r7, #0]
 8007d42:	429a      	cmp	r2, r3
 8007d44:	d20c      	bcs.n	8007d60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d46:	4b22      	ldr	r3, [pc, #136]	@ (8007dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8007d48:	683a      	ldr	r2, [r7, #0]
 8007d4a:	b2d2      	uxtb	r2, r2
 8007d4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d4e:	4b20      	ldr	r3, [pc, #128]	@ (8007dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 0307 	and.w	r3, r3, #7
 8007d56:	683a      	ldr	r2, [r7, #0]
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d001      	beq.n	8007d60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	e032      	b.n	8007dc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	f003 0304 	and.w	r3, r3, #4
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d008      	beq.n	8007d7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d6c:	4b19      	ldr	r3, [pc, #100]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	68db      	ldr	r3, [r3, #12]
 8007d78:	4916      	ldr	r1, [pc, #88]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f003 0308 	and.w	r3, r3, #8
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d009      	beq.n	8007d9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007d8a:	4b12      	ldr	r3, [pc, #72]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	691b      	ldr	r3, [r3, #16]
 8007d96:	00db      	lsls	r3, r3, #3
 8007d98:	490e      	ldr	r1, [pc, #56]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007d9e:	f000 f82d 	bl	8007dfc <HAL_RCC_GetSysClockFreq>
 8007da2:	4602      	mov	r2, r0
 8007da4:	4b0b      	ldr	r3, [pc, #44]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	091b      	lsrs	r3, r3, #4
 8007daa:	f003 030f 	and.w	r3, r3, #15
 8007dae:	490a      	ldr	r1, [pc, #40]	@ (8007dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8007db0:	5ccb      	ldrb	r3, [r1, r3]
 8007db2:	fa22 f303 	lsr.w	r3, r2, r3
 8007db6:	4a09      	ldr	r2, [pc, #36]	@ (8007ddc <HAL_RCC_ClockConfig+0x1c4>)
 8007db8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007dba:	4b09      	ldr	r3, [pc, #36]	@ (8007de0 <HAL_RCC_ClockConfig+0x1c8>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f7fc ff3a 	bl	8004c38 <HAL_InitTick>

  return HAL_OK;
 8007dc4:	2300      	movs	r3, #0
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3710      	adds	r7, #16
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}
 8007dce:	bf00      	nop
 8007dd0:	40023c00 	.word	0x40023c00
 8007dd4:	40023800 	.word	0x40023800
 8007dd8:	08010800 	.word	0x08010800
 8007ddc:	20000078 	.word	0x20000078
 8007de0:	2000007c 	.word	0x2000007c

08007de4 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8007de4:	b480      	push	{r7}
 8007de6:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8007de8:	4b03      	ldr	r3, [pc, #12]	@ (8007df8 <HAL_RCC_EnableCSS+0x14>)
 8007dea:	2201      	movs	r2, #1
 8007dec:	601a      	str	r2, [r3, #0]
}
 8007dee:	bf00      	nop
 8007df0:	46bd      	mov	sp, r7
 8007df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df6:	4770      	bx	lr
 8007df8:	4247004c 	.word	0x4247004c

08007dfc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007dfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e00:	b090      	sub	sp, #64	@ 0x40
 8007e02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007e04:	2300      	movs	r3, #0
 8007e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e08:	2300      	movs	r3, #0
 8007e0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007e10:	2300      	movs	r3, #0
 8007e12:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e14:	4b59      	ldr	r3, [pc, #356]	@ (8007f7c <HAL_RCC_GetSysClockFreq+0x180>)
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	f003 030c 	and.w	r3, r3, #12
 8007e1c:	2b08      	cmp	r3, #8
 8007e1e:	d00d      	beq.n	8007e3c <HAL_RCC_GetSysClockFreq+0x40>
 8007e20:	2b08      	cmp	r3, #8
 8007e22:	f200 80a1 	bhi.w	8007f68 <HAL_RCC_GetSysClockFreq+0x16c>
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d002      	beq.n	8007e30 <HAL_RCC_GetSysClockFreq+0x34>
 8007e2a:	2b04      	cmp	r3, #4
 8007e2c:	d003      	beq.n	8007e36 <HAL_RCC_GetSysClockFreq+0x3a>
 8007e2e:	e09b      	b.n	8007f68 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e30:	4b53      	ldr	r3, [pc, #332]	@ (8007f80 <HAL_RCC_GetSysClockFreq+0x184>)
 8007e32:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8007e34:	e09b      	b.n	8007f6e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007e36:	4b53      	ldr	r3, [pc, #332]	@ (8007f84 <HAL_RCC_GetSysClockFreq+0x188>)
 8007e38:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007e3a:	e098      	b.n	8007f6e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007e3c:	4b4f      	ldr	r3, [pc, #316]	@ (8007f7c <HAL_RCC_GetSysClockFreq+0x180>)
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e44:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007e46:	4b4d      	ldr	r3, [pc, #308]	@ (8007f7c <HAL_RCC_GetSysClockFreq+0x180>)
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d028      	beq.n	8007ea4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e52:	4b4a      	ldr	r3, [pc, #296]	@ (8007f7c <HAL_RCC_GetSysClockFreq+0x180>)
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	099b      	lsrs	r3, r3, #6
 8007e58:	2200      	movs	r2, #0
 8007e5a:	623b      	str	r3, [r7, #32]
 8007e5c:	627a      	str	r2, [r7, #36]	@ 0x24
 8007e5e:	6a3b      	ldr	r3, [r7, #32]
 8007e60:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007e64:	2100      	movs	r1, #0
 8007e66:	4b47      	ldr	r3, [pc, #284]	@ (8007f84 <HAL_RCC_GetSysClockFreq+0x188>)
 8007e68:	fb03 f201 	mul.w	r2, r3, r1
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	fb00 f303 	mul.w	r3, r0, r3
 8007e72:	4413      	add	r3, r2
 8007e74:	4a43      	ldr	r2, [pc, #268]	@ (8007f84 <HAL_RCC_GetSysClockFreq+0x188>)
 8007e76:	fba0 1202 	umull	r1, r2, r0, r2
 8007e7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e7c:	460a      	mov	r2, r1
 8007e7e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007e80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e82:	4413      	add	r3, r2
 8007e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e88:	2200      	movs	r2, #0
 8007e8a:	61bb      	str	r3, [r7, #24]
 8007e8c:	61fa      	str	r2, [r7, #28]
 8007e8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007e92:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007e96:	f7f8 fe87 	bl	8000ba8 <__aeabi_uldivmod>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	460b      	mov	r3, r1
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ea2:	e053      	b.n	8007f4c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ea4:	4b35      	ldr	r3, [pc, #212]	@ (8007f7c <HAL_RCC_GetSysClockFreq+0x180>)
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	099b      	lsrs	r3, r3, #6
 8007eaa:	2200      	movs	r2, #0
 8007eac:	613b      	str	r3, [r7, #16]
 8007eae:	617a      	str	r2, [r7, #20]
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007eb6:	f04f 0b00 	mov.w	fp, #0
 8007eba:	4652      	mov	r2, sl
 8007ebc:	465b      	mov	r3, fp
 8007ebe:	f04f 0000 	mov.w	r0, #0
 8007ec2:	f04f 0100 	mov.w	r1, #0
 8007ec6:	0159      	lsls	r1, r3, #5
 8007ec8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ecc:	0150      	lsls	r0, r2, #5
 8007ece:	4602      	mov	r2, r0
 8007ed0:	460b      	mov	r3, r1
 8007ed2:	ebb2 080a 	subs.w	r8, r2, sl
 8007ed6:	eb63 090b 	sbc.w	r9, r3, fp
 8007eda:	f04f 0200 	mov.w	r2, #0
 8007ede:	f04f 0300 	mov.w	r3, #0
 8007ee2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007ee6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007eea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007eee:	ebb2 0408 	subs.w	r4, r2, r8
 8007ef2:	eb63 0509 	sbc.w	r5, r3, r9
 8007ef6:	f04f 0200 	mov.w	r2, #0
 8007efa:	f04f 0300 	mov.w	r3, #0
 8007efe:	00eb      	lsls	r3, r5, #3
 8007f00:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007f04:	00e2      	lsls	r2, r4, #3
 8007f06:	4614      	mov	r4, r2
 8007f08:	461d      	mov	r5, r3
 8007f0a:	eb14 030a 	adds.w	r3, r4, sl
 8007f0e:	603b      	str	r3, [r7, #0]
 8007f10:	eb45 030b 	adc.w	r3, r5, fp
 8007f14:	607b      	str	r3, [r7, #4]
 8007f16:	f04f 0200 	mov.w	r2, #0
 8007f1a:	f04f 0300 	mov.w	r3, #0
 8007f1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007f22:	4629      	mov	r1, r5
 8007f24:	028b      	lsls	r3, r1, #10
 8007f26:	4621      	mov	r1, r4
 8007f28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007f2c:	4621      	mov	r1, r4
 8007f2e:	028a      	lsls	r2, r1, #10
 8007f30:	4610      	mov	r0, r2
 8007f32:	4619      	mov	r1, r3
 8007f34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f36:	2200      	movs	r2, #0
 8007f38:	60bb      	str	r3, [r7, #8]
 8007f3a:	60fa      	str	r2, [r7, #12]
 8007f3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007f40:	f7f8 fe32 	bl	8000ba8 <__aeabi_uldivmod>
 8007f44:	4602      	mov	r2, r0
 8007f46:	460b      	mov	r3, r1
 8007f48:	4613      	mov	r3, r2
 8007f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8007f7c <HAL_RCC_GetSysClockFreq+0x180>)
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	0c1b      	lsrs	r3, r3, #16
 8007f52:	f003 0303 	and.w	r3, r3, #3
 8007f56:	3301      	adds	r3, #1
 8007f58:	005b      	lsls	r3, r3, #1
 8007f5a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8007f5c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f64:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007f66:	e002      	b.n	8007f6e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007f68:	4b05      	ldr	r3, [pc, #20]	@ (8007f80 <HAL_RCC_GetSysClockFreq+0x184>)
 8007f6a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007f6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	3740      	adds	r7, #64	@ 0x40
 8007f74:	46bd      	mov	sp, r7
 8007f76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f7a:	bf00      	nop
 8007f7c:	40023800 	.word	0x40023800
 8007f80:	00f42400 	.word	0x00f42400
 8007f84:	00b71b00 	.word	0x00b71b00

08007f88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007f8c:	4b03      	ldr	r3, [pc, #12]	@ (8007f9c <HAL_RCC_GetHCLKFreq+0x14>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop
 8007f9c:	20000078 	.word	0x20000078

08007fa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007fa4:	f7ff fff0 	bl	8007f88 <HAL_RCC_GetHCLKFreq>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	4b05      	ldr	r3, [pc, #20]	@ (8007fc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	0a9b      	lsrs	r3, r3, #10
 8007fb0:	f003 0307 	and.w	r3, r3, #7
 8007fb4:	4903      	ldr	r1, [pc, #12]	@ (8007fc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007fb6:	5ccb      	ldrb	r3, [r1, r3]
 8007fb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	bd80      	pop	{r7, pc}
 8007fc0:	40023800 	.word	0x40023800
 8007fc4:	08010810 	.word	0x08010810

08007fc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007fcc:	f7ff ffdc 	bl	8007f88 <HAL_RCC_GetHCLKFreq>
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	4b05      	ldr	r3, [pc, #20]	@ (8007fe8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	0b5b      	lsrs	r3, r3, #13
 8007fd8:	f003 0307 	and.w	r3, r3, #7
 8007fdc:	4903      	ldr	r1, [pc, #12]	@ (8007fec <HAL_RCC_GetPCLK2Freq+0x24>)
 8007fde:	5ccb      	ldrb	r3, [r1, r3]
 8007fe0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	bd80      	pop	{r7, pc}
 8007fe8:	40023800 	.word	0x40023800
 8007fec:	08010810 	.word	0x08010810

08007ff0 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8007ff4:	4b06      	ldr	r3, [pc, #24]	@ (8008010 <HAL_RCC_NMI_IRQHandler+0x20>)
 8007ff6:	68db      	ldr	r3, [r3, #12]
 8007ff8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ffc:	2b80      	cmp	r3, #128	@ 0x80
 8007ffe:	d104      	bne.n	800800a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8008000:	f000 f80a 	bl	8008018 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8008004:	4b03      	ldr	r3, [pc, #12]	@ (8008014 <HAL_RCC_NMI_IRQHandler+0x24>)
 8008006:	2280      	movs	r2, #128	@ 0x80
 8008008:	701a      	strb	r2, [r3, #0]
  }
}
 800800a:	bf00      	nop
 800800c:	bd80      	pop	{r7, pc}
 800800e:	bf00      	nop
 8008010:	40023800 	.word	0x40023800
 8008014:	4002380e 	.word	0x4002380e

08008018 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8008018:	b480      	push	{r7}
 800801a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800801c:	bf00      	nop
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr

08008026 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008026:	b580      	push	{r7, lr}
 8008028:	b082      	sub	sp, #8
 800802a:	af00      	add	r7, sp, #0
 800802c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d101      	bne.n	8008038 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008034:	2301      	movs	r3, #1
 8008036:	e07b      	b.n	8008130 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800803c:	2b00      	cmp	r3, #0
 800803e:	d108      	bne.n	8008052 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008048:	d009      	beq.n	800805e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	61da      	str	r2, [r3, #28]
 8008050:	e005      	b.n	800805e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800806a:	b2db      	uxtb	r3, r3
 800806c:	2b00      	cmp	r3, #0
 800806e:	d106      	bne.n	800807e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f7fc f881 	bl	8004180 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2202      	movs	r2, #2
 8008082:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008094:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80080a6:	431a      	orrs	r2, r3
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080b0:	431a      	orrs	r2, r3
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	691b      	ldr	r3, [r3, #16]
 80080b6:	f003 0302 	and.w	r3, r3, #2
 80080ba:	431a      	orrs	r2, r3
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	695b      	ldr	r3, [r3, #20]
 80080c0:	f003 0301 	and.w	r3, r3, #1
 80080c4:	431a      	orrs	r2, r3
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	699b      	ldr	r3, [r3, #24]
 80080ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80080ce:	431a      	orrs	r2, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	69db      	ldr	r3, [r3, #28]
 80080d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80080d8:	431a      	orrs	r2, r3
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6a1b      	ldr	r3, [r3, #32]
 80080de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080e2:	ea42 0103 	orr.w	r1, r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080ea:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	430a      	orrs	r2, r1
 80080f4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	699b      	ldr	r3, [r3, #24]
 80080fa:	0c1b      	lsrs	r3, r3, #16
 80080fc:	f003 0104 	and.w	r1, r3, #4
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008104:	f003 0210 	and.w	r2, r3, #16
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	430a      	orrs	r2, r1
 800810e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	69da      	ldr	r2, [r3, #28]
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800811e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2200      	movs	r2, #0
 8008124:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2201      	movs	r2, #1
 800812a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800812e:	2300      	movs	r3, #0
}
 8008130:	4618      	mov	r0, r3
 8008132:	3708      	adds	r7, #8
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}

08008138 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b08c      	sub	sp, #48	@ 0x30
 800813c:	af00      	add	r7, sp, #0
 800813e:	60f8      	str	r0, [r7, #12]
 8008140:	60b9      	str	r1, [r7, #8]
 8008142:	607a      	str	r2, [r7, #4]
 8008144:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008146:	2301      	movs	r3, #1
 8008148:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800814a:	2300      	movs	r3, #0
 800814c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008156:	2b01      	cmp	r3, #1
 8008158:	d101      	bne.n	800815e <HAL_SPI_TransmitReceive+0x26>
 800815a:	2302      	movs	r3, #2
 800815c:	e18a      	b.n	8008474 <HAL_SPI_TransmitReceive+0x33c>
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2201      	movs	r2, #1
 8008162:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008166:	f7fc fdab 	bl	8004cc0 <HAL_GetTick>
 800816a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008172:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800817c:	887b      	ldrh	r3, [r7, #2]
 800817e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008180:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008184:	2b01      	cmp	r3, #1
 8008186:	d00f      	beq.n	80081a8 <HAL_SPI_TransmitReceive+0x70>
 8008188:	69fb      	ldr	r3, [r7, #28]
 800818a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800818e:	d107      	bne.n	80081a0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d103      	bne.n	80081a0 <HAL_SPI_TransmitReceive+0x68>
 8008198:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800819c:	2b04      	cmp	r3, #4
 800819e:	d003      	beq.n	80081a8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80081a0:	2302      	movs	r3, #2
 80081a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80081a6:	e15b      	b.n	8008460 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d005      	beq.n	80081ba <HAL_SPI_TransmitReceive+0x82>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d002      	beq.n	80081ba <HAL_SPI_TransmitReceive+0x82>
 80081b4:	887b      	ldrh	r3, [r7, #2]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d103      	bne.n	80081c2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80081c0:	e14e      	b.n	8008460 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	2b04      	cmp	r3, #4
 80081cc:	d003      	beq.n	80081d6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2205      	movs	r2, #5
 80081d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2200      	movs	r2, #0
 80081da:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	887a      	ldrh	r2, [r7, #2]
 80081e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	887a      	ldrh	r2, [r7, #2]
 80081ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	68ba      	ldr	r2, [r7, #8]
 80081f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	887a      	ldrh	r2, [r7, #2]
 80081f8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	887a      	ldrh	r2, [r7, #2]
 80081fe:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2200      	movs	r2, #0
 8008204:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2200      	movs	r2, #0
 800820a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008216:	2b40      	cmp	r3, #64	@ 0x40
 8008218:	d007      	beq.n	800822a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	681a      	ldr	r2, [r3, #0]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008228:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	68db      	ldr	r3, [r3, #12]
 800822e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008232:	d178      	bne.n	8008326 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d002      	beq.n	8008242 <HAL_SPI_TransmitReceive+0x10a>
 800823c:	8b7b      	ldrh	r3, [r7, #26]
 800823e:	2b01      	cmp	r3, #1
 8008240:	d166      	bne.n	8008310 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008246:	881a      	ldrh	r2, [r3, #0]
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008252:	1c9a      	adds	r2, r3, #2
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800825c:	b29b      	uxth	r3, r3
 800825e:	3b01      	subs	r3, #1
 8008260:	b29a      	uxth	r2, r3
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008266:	e053      	b.n	8008310 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	689b      	ldr	r3, [r3, #8]
 800826e:	f003 0302 	and.w	r3, r3, #2
 8008272:	2b02      	cmp	r3, #2
 8008274:	d11b      	bne.n	80082ae <HAL_SPI_TransmitReceive+0x176>
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800827a:	b29b      	uxth	r3, r3
 800827c:	2b00      	cmp	r3, #0
 800827e:	d016      	beq.n	80082ae <HAL_SPI_TransmitReceive+0x176>
 8008280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008282:	2b01      	cmp	r3, #1
 8008284:	d113      	bne.n	80082ae <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800828a:	881a      	ldrh	r2, [r3, #0]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008296:	1c9a      	adds	r2, r3, #2
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80082a0:	b29b      	uxth	r3, r3
 80082a2:	3b01      	subs	r3, #1
 80082a4:	b29a      	uxth	r2, r3
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80082aa:	2300      	movs	r3, #0
 80082ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	689b      	ldr	r3, [r3, #8]
 80082b4:	f003 0301 	and.w	r3, r3, #1
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d119      	bne.n	80082f0 <HAL_SPI_TransmitReceive+0x1b8>
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d014      	beq.n	80082f0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	68da      	ldr	r2, [r3, #12]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082d0:	b292      	uxth	r2, r2
 80082d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082d8:	1c9a      	adds	r2, r3, #2
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082e2:	b29b      	uxth	r3, r3
 80082e4:	3b01      	subs	r3, #1
 80082e6:	b29a      	uxth	r2, r3
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80082ec:	2301      	movs	r3, #1
 80082ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80082f0:	f7fc fce6 	bl	8004cc0 <HAL_GetTick>
 80082f4:	4602      	mov	r2, r0
 80082f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f8:	1ad3      	subs	r3, r2, r3
 80082fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d807      	bhi.n	8008310 <HAL_SPI_TransmitReceive+0x1d8>
 8008300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008302:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008306:	d003      	beq.n	8008310 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008308:	2303      	movs	r3, #3
 800830a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800830e:	e0a7      	b.n	8008460 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008314:	b29b      	uxth	r3, r3
 8008316:	2b00      	cmp	r3, #0
 8008318:	d1a6      	bne.n	8008268 <HAL_SPI_TransmitReceive+0x130>
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800831e:	b29b      	uxth	r3, r3
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1a1      	bne.n	8008268 <HAL_SPI_TransmitReceive+0x130>
 8008324:	e07c      	b.n	8008420 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d002      	beq.n	8008334 <HAL_SPI_TransmitReceive+0x1fc>
 800832e:	8b7b      	ldrh	r3, [r7, #26]
 8008330:	2b01      	cmp	r3, #1
 8008332:	d16b      	bne.n	800840c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	330c      	adds	r3, #12
 800833e:	7812      	ldrb	r2, [r2, #0]
 8008340:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008346:	1c5a      	adds	r2, r3, #1
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008350:	b29b      	uxth	r3, r3
 8008352:	3b01      	subs	r3, #1
 8008354:	b29a      	uxth	r2, r3
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800835a:	e057      	b.n	800840c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	689b      	ldr	r3, [r3, #8]
 8008362:	f003 0302 	and.w	r3, r3, #2
 8008366:	2b02      	cmp	r3, #2
 8008368:	d11c      	bne.n	80083a4 <HAL_SPI_TransmitReceive+0x26c>
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800836e:	b29b      	uxth	r3, r3
 8008370:	2b00      	cmp	r3, #0
 8008372:	d017      	beq.n	80083a4 <HAL_SPI_TransmitReceive+0x26c>
 8008374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008376:	2b01      	cmp	r3, #1
 8008378:	d114      	bne.n	80083a4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	330c      	adds	r3, #12
 8008384:	7812      	ldrb	r2, [r2, #0]
 8008386:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800838c:	1c5a      	adds	r2, r3, #1
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008396:	b29b      	uxth	r3, r3
 8008398:	3b01      	subs	r3, #1
 800839a:	b29a      	uxth	r2, r3
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80083a0:	2300      	movs	r3, #0
 80083a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	689b      	ldr	r3, [r3, #8]
 80083aa:	f003 0301 	and.w	r3, r3, #1
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d119      	bne.n	80083e6 <HAL_SPI_TransmitReceive+0x2ae>
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d014      	beq.n	80083e6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	68da      	ldr	r2, [r3, #12]
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083c6:	b2d2      	uxtb	r2, r2
 80083c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ce:	1c5a      	adds	r2, r3, #1
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083d8:	b29b      	uxth	r3, r3
 80083da:	3b01      	subs	r3, #1
 80083dc:	b29a      	uxth	r2, r3
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80083e2:	2301      	movs	r3, #1
 80083e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80083e6:	f7fc fc6b 	bl	8004cc0 <HAL_GetTick>
 80083ea:	4602      	mov	r2, r0
 80083ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ee:	1ad3      	subs	r3, r2, r3
 80083f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80083f2:	429a      	cmp	r2, r3
 80083f4:	d803      	bhi.n	80083fe <HAL_SPI_TransmitReceive+0x2c6>
 80083f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80083fc:	d102      	bne.n	8008404 <HAL_SPI_TransmitReceive+0x2cc>
 80083fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008400:	2b00      	cmp	r3, #0
 8008402:	d103      	bne.n	800840c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008404:	2303      	movs	r3, #3
 8008406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800840a:	e029      	b.n	8008460 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008410:	b29b      	uxth	r3, r3
 8008412:	2b00      	cmp	r3, #0
 8008414:	d1a2      	bne.n	800835c <HAL_SPI_TransmitReceive+0x224>
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800841a:	b29b      	uxth	r3, r3
 800841c:	2b00      	cmp	r3, #0
 800841e:	d19d      	bne.n	800835c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008420:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008422:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008424:	68f8      	ldr	r0, [r7, #12]
 8008426:	f000 f8b1 	bl	800858c <SPI_EndRxTxTransaction>
 800842a:	4603      	mov	r3, r0
 800842c:	2b00      	cmp	r3, #0
 800842e:	d006      	beq.n	800843e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008430:	2301      	movs	r3, #1
 8008432:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2220      	movs	r2, #32
 800843a:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 800843c:	e010      	b.n	8008460 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	689b      	ldr	r3, [r3, #8]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d10b      	bne.n	800845e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008446:	2300      	movs	r3, #0
 8008448:	617b      	str	r3, [r7, #20]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	617b      	str	r3, [r7, #20]
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	617b      	str	r3, [r7, #20]
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	e000      	b.n	8008460 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800845e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2201      	movs	r2, #1
 8008464:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	2200      	movs	r2, #0
 800846c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8008470:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8008474:	4618      	mov	r0, r3
 8008476:	3730      	adds	r7, #48	@ 0x30
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b088      	sub	sp, #32
 8008480:	af00      	add	r7, sp, #0
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	60b9      	str	r1, [r7, #8]
 8008486:	603b      	str	r3, [r7, #0]
 8008488:	4613      	mov	r3, r2
 800848a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800848c:	f7fc fc18 	bl	8004cc0 <HAL_GetTick>
 8008490:	4602      	mov	r2, r0
 8008492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008494:	1a9b      	subs	r3, r3, r2
 8008496:	683a      	ldr	r2, [r7, #0]
 8008498:	4413      	add	r3, r2
 800849a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800849c:	f7fc fc10 	bl	8004cc0 <HAL_GetTick>
 80084a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80084a2:	4b39      	ldr	r3, [pc, #228]	@ (8008588 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	015b      	lsls	r3, r3, #5
 80084a8:	0d1b      	lsrs	r3, r3, #20
 80084aa:	69fa      	ldr	r2, [r7, #28]
 80084ac:	fb02 f303 	mul.w	r3, r2, r3
 80084b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80084b2:	e054      	b.n	800855e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80084ba:	d050      	beq.n	800855e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80084bc:	f7fc fc00 	bl	8004cc0 <HAL_GetTick>
 80084c0:	4602      	mov	r2, r0
 80084c2:	69bb      	ldr	r3, [r7, #24]
 80084c4:	1ad3      	subs	r3, r2, r3
 80084c6:	69fa      	ldr	r2, [r7, #28]
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d902      	bls.n	80084d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d13d      	bne.n	800854e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	685a      	ldr	r2, [r3, #4]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80084e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80084ea:	d111      	bne.n	8008510 <SPI_WaitFlagStateUntilTimeout+0x94>
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084f4:	d004      	beq.n	8008500 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084fe:	d107      	bne.n	8008510 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	681a      	ldr	r2, [r3, #0]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800850e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008514:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008518:	d10f      	bne.n	800853a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008528:	601a      	str	r2, [r3, #0]
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	681a      	ldr	r2, [r3, #0]
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008538:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	2201      	movs	r2, #1
 800853e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2200      	movs	r2, #0
 8008546:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800854a:	2303      	movs	r3, #3
 800854c:	e017      	b.n	800857e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d101      	bne.n	8008558 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008554:	2300      	movs	r3, #0
 8008556:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	3b01      	subs	r3, #1
 800855c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	689a      	ldr	r2, [r3, #8]
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	4013      	ands	r3, r2
 8008568:	68ba      	ldr	r2, [r7, #8]
 800856a:	429a      	cmp	r2, r3
 800856c:	bf0c      	ite	eq
 800856e:	2301      	moveq	r3, #1
 8008570:	2300      	movne	r3, #0
 8008572:	b2db      	uxtb	r3, r3
 8008574:	461a      	mov	r2, r3
 8008576:	79fb      	ldrb	r3, [r7, #7]
 8008578:	429a      	cmp	r2, r3
 800857a:	d19b      	bne.n	80084b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800857c:	2300      	movs	r3, #0
}
 800857e:	4618      	mov	r0, r3
 8008580:	3720      	adds	r7, #32
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop
 8008588:	20000078 	.word	0x20000078

0800858c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b088      	sub	sp, #32
 8008590:	af02      	add	r7, sp, #8
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008598:	4b1b      	ldr	r3, [pc, #108]	@ (8008608 <SPI_EndRxTxTransaction+0x7c>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a1b      	ldr	r2, [pc, #108]	@ (800860c <SPI_EndRxTxTransaction+0x80>)
 800859e:	fba2 2303 	umull	r2, r3, r2, r3
 80085a2:	0d5b      	lsrs	r3, r3, #21
 80085a4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80085a8:	fb02 f303 	mul.w	r3, r2, r3
 80085ac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80085b6:	d112      	bne.n	80085de <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	9300      	str	r3, [sp, #0]
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	2200      	movs	r2, #0
 80085c0:	2180      	movs	r1, #128	@ 0x80
 80085c2:	68f8      	ldr	r0, [r7, #12]
 80085c4:	f7ff ff5a 	bl	800847c <SPI_WaitFlagStateUntilTimeout>
 80085c8:	4603      	mov	r3, r0
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d016      	beq.n	80085fc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085d2:	f043 0220 	orr.w	r2, r3, #32
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	e00f      	b.n	80085fe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80085de:	697b      	ldr	r3, [r7, #20]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d00a      	beq.n	80085fa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	3b01      	subs	r3, #1
 80085e8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	689b      	ldr	r3, [r3, #8]
 80085f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085f4:	2b80      	cmp	r3, #128	@ 0x80
 80085f6:	d0f2      	beq.n	80085de <SPI_EndRxTxTransaction+0x52>
 80085f8:	e000      	b.n	80085fc <SPI_EndRxTxTransaction+0x70>
        break;
 80085fa:	bf00      	nop
  }

  return HAL_OK;
 80085fc:	2300      	movs	r3, #0
}
 80085fe:	4618      	mov	r0, r3
 8008600:	3718      	adds	r7, #24
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}
 8008606:	bf00      	nop
 8008608:	20000078 	.word	0x20000078
 800860c:	165e9f81 	.word	0x165e9f81

08008610 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b082      	sub	sp, #8
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d101      	bne.n	8008622 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	e041      	b.n	80086a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008628:	b2db      	uxtb	r3, r3
 800862a:	2b00      	cmp	r3, #0
 800862c:	d106      	bne.n	800863c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f7fb fe42 	bl	80042c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2202      	movs	r2, #2
 8008640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681a      	ldr	r2, [r3, #0]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	3304      	adds	r3, #4
 800864c:	4619      	mov	r1, r3
 800864e:	4610      	mov	r0, r2
 8008650:	f000 fba8 	bl	8008da4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2201      	movs	r2, #1
 8008660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2201      	movs	r2, #1
 8008668:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2201      	movs	r2, #1
 8008670:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2201      	movs	r2, #1
 8008678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2201      	movs	r2, #1
 8008680:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2201      	movs	r2, #1
 8008688:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2201      	movs	r2, #1
 8008690:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2201      	movs	r2, #1
 8008698:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2201      	movs	r2, #1
 80086a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80086a4:	2300      	movs	r3, #0
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3708      	adds	r7, #8
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bd80      	pop	{r7, pc}
	...

080086b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d001      	beq.n	80086c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80086c4:	2301      	movs	r3, #1
 80086c6:	e046      	b.n	8008756 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2202      	movs	r2, #2
 80086cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a23      	ldr	r2, [pc, #140]	@ (8008764 <HAL_TIM_Base_Start+0xb4>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d022      	beq.n	8008720 <HAL_TIM_Base_Start+0x70>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086e2:	d01d      	beq.n	8008720 <HAL_TIM_Base_Start+0x70>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a1f      	ldr	r2, [pc, #124]	@ (8008768 <HAL_TIM_Base_Start+0xb8>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d018      	beq.n	8008720 <HAL_TIM_Base_Start+0x70>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a1e      	ldr	r2, [pc, #120]	@ (800876c <HAL_TIM_Base_Start+0xbc>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d013      	beq.n	8008720 <HAL_TIM_Base_Start+0x70>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a1c      	ldr	r2, [pc, #112]	@ (8008770 <HAL_TIM_Base_Start+0xc0>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d00e      	beq.n	8008720 <HAL_TIM_Base_Start+0x70>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a1b      	ldr	r2, [pc, #108]	@ (8008774 <HAL_TIM_Base_Start+0xc4>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d009      	beq.n	8008720 <HAL_TIM_Base_Start+0x70>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a19      	ldr	r2, [pc, #100]	@ (8008778 <HAL_TIM_Base_Start+0xc8>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d004      	beq.n	8008720 <HAL_TIM_Base_Start+0x70>
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4a18      	ldr	r2, [pc, #96]	@ (800877c <HAL_TIM_Base_Start+0xcc>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d111      	bne.n	8008744 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	689b      	ldr	r3, [r3, #8]
 8008726:	f003 0307 	and.w	r3, r3, #7
 800872a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2b06      	cmp	r3, #6
 8008730:	d010      	beq.n	8008754 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	681a      	ldr	r2, [r3, #0]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f042 0201 	orr.w	r2, r2, #1
 8008740:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008742:	e007      	b.n	8008754 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f042 0201 	orr.w	r2, r2, #1
 8008752:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008754:	2300      	movs	r3, #0
}
 8008756:	4618      	mov	r0, r3
 8008758:	3714      	adds	r7, #20
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr
 8008762:	bf00      	nop
 8008764:	40010000 	.word	0x40010000
 8008768:	40000400 	.word	0x40000400
 800876c:	40000800 	.word	0x40000800
 8008770:	40000c00 	.word	0x40000c00
 8008774:	40010400 	.word	0x40010400
 8008778:	40014000 	.word	0x40014000
 800877c:	40001800 	.word	0x40001800

08008780 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b082      	sub	sp, #8
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e041      	b.n	8008816 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008798:	b2db      	uxtb	r3, r3
 800879a:	2b00      	cmp	r3, #0
 800879c:	d106      	bne.n	80087ac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2200      	movs	r2, #0
 80087a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f7fb fd52 	bl	8004250 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2202      	movs	r2, #2
 80087b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	3304      	adds	r3, #4
 80087bc:	4619      	mov	r1, r3
 80087be:	4610      	mov	r0, r2
 80087c0:	f000 faf0 	bl	8008da4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2201      	movs	r2, #1
 80087c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2201      	movs	r2, #1
 80087f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2201      	movs	r2, #1
 80087f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008814:	2300      	movs	r3, #0
}
 8008816:	4618      	mov	r0, r3
 8008818:	3708      	adds	r7, #8
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}
	...

08008820 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b084      	sub	sp, #16
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d109      	bne.n	8008844 <HAL_TIM_PWM_Start+0x24>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008836:	b2db      	uxtb	r3, r3
 8008838:	2b01      	cmp	r3, #1
 800883a:	bf14      	ite	ne
 800883c:	2301      	movne	r3, #1
 800883e:	2300      	moveq	r3, #0
 8008840:	b2db      	uxtb	r3, r3
 8008842:	e022      	b.n	800888a <HAL_TIM_PWM_Start+0x6a>
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	2b04      	cmp	r3, #4
 8008848:	d109      	bne.n	800885e <HAL_TIM_PWM_Start+0x3e>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008850:	b2db      	uxtb	r3, r3
 8008852:	2b01      	cmp	r3, #1
 8008854:	bf14      	ite	ne
 8008856:	2301      	movne	r3, #1
 8008858:	2300      	moveq	r3, #0
 800885a:	b2db      	uxtb	r3, r3
 800885c:	e015      	b.n	800888a <HAL_TIM_PWM_Start+0x6a>
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	2b08      	cmp	r3, #8
 8008862:	d109      	bne.n	8008878 <HAL_TIM_PWM_Start+0x58>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800886a:	b2db      	uxtb	r3, r3
 800886c:	2b01      	cmp	r3, #1
 800886e:	bf14      	ite	ne
 8008870:	2301      	movne	r3, #1
 8008872:	2300      	moveq	r3, #0
 8008874:	b2db      	uxtb	r3, r3
 8008876:	e008      	b.n	800888a <HAL_TIM_PWM_Start+0x6a>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800887e:	b2db      	uxtb	r3, r3
 8008880:	2b01      	cmp	r3, #1
 8008882:	bf14      	ite	ne
 8008884:	2301      	movne	r3, #1
 8008886:	2300      	moveq	r3, #0
 8008888:	b2db      	uxtb	r3, r3
 800888a:	2b00      	cmp	r3, #0
 800888c:	d001      	beq.n	8008892 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800888e:	2301      	movs	r3, #1
 8008890:	e07c      	b.n	800898c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d104      	bne.n	80088a2 <HAL_TIM_PWM_Start+0x82>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2202      	movs	r2, #2
 800889c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088a0:	e013      	b.n	80088ca <HAL_TIM_PWM_Start+0xaa>
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	2b04      	cmp	r3, #4
 80088a6:	d104      	bne.n	80088b2 <HAL_TIM_PWM_Start+0x92>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2202      	movs	r2, #2
 80088ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088b0:	e00b      	b.n	80088ca <HAL_TIM_PWM_Start+0xaa>
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	2b08      	cmp	r3, #8
 80088b6:	d104      	bne.n	80088c2 <HAL_TIM_PWM_Start+0xa2>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2202      	movs	r2, #2
 80088bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088c0:	e003      	b.n	80088ca <HAL_TIM_PWM_Start+0xaa>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2202      	movs	r2, #2
 80088c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2201      	movs	r2, #1
 80088d0:	6839      	ldr	r1, [r7, #0]
 80088d2:	4618      	mov	r0, r3
 80088d4:	f000 fd50 	bl	8009378 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	4a2d      	ldr	r2, [pc, #180]	@ (8008994 <HAL_TIM_PWM_Start+0x174>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d004      	beq.n	80088ec <HAL_TIM_PWM_Start+0xcc>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a2c      	ldr	r2, [pc, #176]	@ (8008998 <HAL_TIM_PWM_Start+0x178>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d101      	bne.n	80088f0 <HAL_TIM_PWM_Start+0xd0>
 80088ec:	2301      	movs	r3, #1
 80088ee:	e000      	b.n	80088f2 <HAL_TIM_PWM_Start+0xd2>
 80088f0:	2300      	movs	r3, #0
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d007      	beq.n	8008906 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008904:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a22      	ldr	r2, [pc, #136]	@ (8008994 <HAL_TIM_PWM_Start+0x174>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d022      	beq.n	8008956 <HAL_TIM_PWM_Start+0x136>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008918:	d01d      	beq.n	8008956 <HAL_TIM_PWM_Start+0x136>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a1f      	ldr	r2, [pc, #124]	@ (800899c <HAL_TIM_PWM_Start+0x17c>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d018      	beq.n	8008956 <HAL_TIM_PWM_Start+0x136>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a1d      	ldr	r2, [pc, #116]	@ (80089a0 <HAL_TIM_PWM_Start+0x180>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d013      	beq.n	8008956 <HAL_TIM_PWM_Start+0x136>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a1c      	ldr	r2, [pc, #112]	@ (80089a4 <HAL_TIM_PWM_Start+0x184>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d00e      	beq.n	8008956 <HAL_TIM_PWM_Start+0x136>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a16      	ldr	r2, [pc, #88]	@ (8008998 <HAL_TIM_PWM_Start+0x178>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d009      	beq.n	8008956 <HAL_TIM_PWM_Start+0x136>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a18      	ldr	r2, [pc, #96]	@ (80089a8 <HAL_TIM_PWM_Start+0x188>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d004      	beq.n	8008956 <HAL_TIM_PWM_Start+0x136>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a16      	ldr	r2, [pc, #88]	@ (80089ac <HAL_TIM_PWM_Start+0x18c>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d111      	bne.n	800897a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	689b      	ldr	r3, [r3, #8]
 800895c:	f003 0307 	and.w	r3, r3, #7
 8008960:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2b06      	cmp	r3, #6
 8008966:	d010      	beq.n	800898a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	681a      	ldr	r2, [r3, #0]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f042 0201 	orr.w	r2, r2, #1
 8008976:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008978:	e007      	b.n	800898a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	681a      	ldr	r2, [r3, #0]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f042 0201 	orr.w	r2, r2, #1
 8008988:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800898a:	2300      	movs	r3, #0
}
 800898c:	4618      	mov	r0, r3
 800898e:	3710      	adds	r7, #16
 8008990:	46bd      	mov	sp, r7
 8008992:	bd80      	pop	{r7, pc}
 8008994:	40010000 	.word	0x40010000
 8008998:	40010400 	.word	0x40010400
 800899c:	40000400 	.word	0x40000400
 80089a0:	40000800 	.word	0x40000800
 80089a4:	40000c00 	.word	0x40000c00
 80089a8:	40014000 	.word	0x40014000
 80089ac:	40001800 	.word	0x40001800

080089b0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b082      	sub	sp, #8
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	2200      	movs	r2, #0
 80089c0:	6839      	ldr	r1, [r7, #0]
 80089c2:	4618      	mov	r0, r3
 80089c4:	f000 fcd8 	bl	8009378 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4a2e      	ldr	r2, [pc, #184]	@ (8008a88 <HAL_TIM_PWM_Stop+0xd8>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d004      	beq.n	80089dc <HAL_TIM_PWM_Stop+0x2c>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4a2d      	ldr	r2, [pc, #180]	@ (8008a8c <HAL_TIM_PWM_Stop+0xdc>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d101      	bne.n	80089e0 <HAL_TIM_PWM_Stop+0x30>
 80089dc:	2301      	movs	r3, #1
 80089de:	e000      	b.n	80089e2 <HAL_TIM_PWM_Stop+0x32>
 80089e0:	2300      	movs	r3, #0
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d017      	beq.n	8008a16 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	6a1a      	ldr	r2, [r3, #32]
 80089ec:	f241 1311 	movw	r3, #4369	@ 0x1111
 80089f0:	4013      	ands	r3, r2
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d10f      	bne.n	8008a16 <HAL_TIM_PWM_Stop+0x66>
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	6a1a      	ldr	r2, [r3, #32]
 80089fc:	f240 4344 	movw	r3, #1092	@ 0x444
 8008a00:	4013      	ands	r3, r2
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d107      	bne.n	8008a16 <HAL_TIM_PWM_Stop+0x66>
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008a14:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	6a1a      	ldr	r2, [r3, #32]
 8008a1c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008a20:	4013      	ands	r3, r2
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d10f      	bne.n	8008a46 <HAL_TIM_PWM_Stop+0x96>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	6a1a      	ldr	r2, [r3, #32]
 8008a2c:	f240 4344 	movw	r3, #1092	@ 0x444
 8008a30:	4013      	ands	r3, r2
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d107      	bne.n	8008a46 <HAL_TIM_PWM_Stop+0x96>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	681a      	ldr	r2, [r3, #0]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f022 0201 	bic.w	r2, r2, #1
 8008a44:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d104      	bne.n	8008a56 <HAL_TIM_PWM_Stop+0xa6>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2201      	movs	r2, #1
 8008a50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a54:	e013      	b.n	8008a7e <HAL_TIM_PWM_Stop+0xce>
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	2b04      	cmp	r3, #4
 8008a5a:	d104      	bne.n	8008a66 <HAL_TIM_PWM_Stop+0xb6>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2201      	movs	r2, #1
 8008a60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a64:	e00b      	b.n	8008a7e <HAL_TIM_PWM_Stop+0xce>
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	2b08      	cmp	r3, #8
 8008a6a:	d104      	bne.n	8008a76 <HAL_TIM_PWM_Stop+0xc6>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2201      	movs	r2, #1
 8008a70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a74:	e003      	b.n	8008a7e <HAL_TIM_PWM_Stop+0xce>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2201      	movs	r2, #1
 8008a7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8008a7e:	2300      	movs	r3, #0
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3708      	adds	r7, #8
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}
 8008a88:	40010000 	.word	0x40010000
 8008a8c:	40010400 	.word	0x40010400

08008a90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b086      	sub	sp, #24
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	60f8      	str	r0, [r7, #12]
 8008a98:	60b9      	str	r1, [r7, #8]
 8008a9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008aa6:	2b01      	cmp	r3, #1
 8008aa8:	d101      	bne.n	8008aae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008aaa:	2302      	movs	r3, #2
 8008aac:	e0ae      	b.n	8008c0c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2201      	movs	r2, #1
 8008ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2b0c      	cmp	r3, #12
 8008aba:	f200 809f 	bhi.w	8008bfc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008abe:	a201      	add	r2, pc, #4	@ (adr r2, 8008ac4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ac4:	08008af9 	.word	0x08008af9
 8008ac8:	08008bfd 	.word	0x08008bfd
 8008acc:	08008bfd 	.word	0x08008bfd
 8008ad0:	08008bfd 	.word	0x08008bfd
 8008ad4:	08008b39 	.word	0x08008b39
 8008ad8:	08008bfd 	.word	0x08008bfd
 8008adc:	08008bfd 	.word	0x08008bfd
 8008ae0:	08008bfd 	.word	0x08008bfd
 8008ae4:	08008b7b 	.word	0x08008b7b
 8008ae8:	08008bfd 	.word	0x08008bfd
 8008aec:	08008bfd 	.word	0x08008bfd
 8008af0:	08008bfd 	.word	0x08008bfd
 8008af4:	08008bbb 	.word	0x08008bbb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	68b9      	ldr	r1, [r7, #8]
 8008afe:	4618      	mov	r0, r3
 8008b00:	f000 f9f0 	bl	8008ee4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	699a      	ldr	r2, [r3, #24]
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f042 0208 	orr.w	r2, r2, #8
 8008b12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	699a      	ldr	r2, [r3, #24]
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f022 0204 	bic.w	r2, r2, #4
 8008b22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	6999      	ldr	r1, [r3, #24]
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	691a      	ldr	r2, [r3, #16]
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	430a      	orrs	r2, r1
 8008b34:	619a      	str	r2, [r3, #24]
      break;
 8008b36:	e064      	b.n	8008c02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	68b9      	ldr	r1, [r7, #8]
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f000 fa40 	bl	8008fc4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	699a      	ldr	r2, [r3, #24]
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	699a      	ldr	r2, [r3, #24]
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	6999      	ldr	r1, [r3, #24]
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	691b      	ldr	r3, [r3, #16]
 8008b6e:	021a      	lsls	r2, r3, #8
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	430a      	orrs	r2, r1
 8008b76:	619a      	str	r2, [r3, #24]
      break;
 8008b78:	e043      	b.n	8008c02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	68b9      	ldr	r1, [r7, #8]
 8008b80:	4618      	mov	r0, r3
 8008b82:	f000 fa95 	bl	80090b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	69da      	ldr	r2, [r3, #28]
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f042 0208 	orr.w	r2, r2, #8
 8008b94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	69da      	ldr	r2, [r3, #28]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f022 0204 	bic.w	r2, r2, #4
 8008ba4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	69d9      	ldr	r1, [r3, #28]
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	691a      	ldr	r2, [r3, #16]
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	430a      	orrs	r2, r1
 8008bb6:	61da      	str	r2, [r3, #28]
      break;
 8008bb8:	e023      	b.n	8008c02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	68b9      	ldr	r1, [r7, #8]
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	f000 fae9 	bl	8009198 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	69da      	ldr	r2, [r3, #28]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008bd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	69da      	ldr	r2, [r3, #28]
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008be4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	69d9      	ldr	r1, [r3, #28]
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	691b      	ldr	r3, [r3, #16]
 8008bf0:	021a      	lsls	r2, r3, #8
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	430a      	orrs	r2, r1
 8008bf8:	61da      	str	r2, [r3, #28]
      break;
 8008bfa:	e002      	b.n	8008c02 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	75fb      	strb	r3, [r7, #23]
      break;
 8008c00:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	2200      	movs	r2, #0
 8008c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008c0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3718      	adds	r7, #24
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b084      	sub	sp, #16
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
 8008c1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d101      	bne.n	8008c30 <HAL_TIM_ConfigClockSource+0x1c>
 8008c2c:	2302      	movs	r3, #2
 8008c2e:	e0b4      	b.n	8008d9a <HAL_TIM_ConfigClockSource+0x186>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2201      	movs	r2, #1
 8008c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2202      	movs	r2, #2
 8008c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	689b      	ldr	r3, [r3, #8]
 8008c46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008c4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	68ba      	ldr	r2, [r7, #8]
 8008c5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c68:	d03e      	beq.n	8008ce8 <HAL_TIM_ConfigClockSource+0xd4>
 8008c6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c6e:	f200 8087 	bhi.w	8008d80 <HAL_TIM_ConfigClockSource+0x16c>
 8008c72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c76:	f000 8086 	beq.w	8008d86 <HAL_TIM_ConfigClockSource+0x172>
 8008c7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c7e:	d87f      	bhi.n	8008d80 <HAL_TIM_ConfigClockSource+0x16c>
 8008c80:	2b70      	cmp	r3, #112	@ 0x70
 8008c82:	d01a      	beq.n	8008cba <HAL_TIM_ConfigClockSource+0xa6>
 8008c84:	2b70      	cmp	r3, #112	@ 0x70
 8008c86:	d87b      	bhi.n	8008d80 <HAL_TIM_ConfigClockSource+0x16c>
 8008c88:	2b60      	cmp	r3, #96	@ 0x60
 8008c8a:	d050      	beq.n	8008d2e <HAL_TIM_ConfigClockSource+0x11a>
 8008c8c:	2b60      	cmp	r3, #96	@ 0x60
 8008c8e:	d877      	bhi.n	8008d80 <HAL_TIM_ConfigClockSource+0x16c>
 8008c90:	2b50      	cmp	r3, #80	@ 0x50
 8008c92:	d03c      	beq.n	8008d0e <HAL_TIM_ConfigClockSource+0xfa>
 8008c94:	2b50      	cmp	r3, #80	@ 0x50
 8008c96:	d873      	bhi.n	8008d80 <HAL_TIM_ConfigClockSource+0x16c>
 8008c98:	2b40      	cmp	r3, #64	@ 0x40
 8008c9a:	d058      	beq.n	8008d4e <HAL_TIM_ConfigClockSource+0x13a>
 8008c9c:	2b40      	cmp	r3, #64	@ 0x40
 8008c9e:	d86f      	bhi.n	8008d80 <HAL_TIM_ConfigClockSource+0x16c>
 8008ca0:	2b30      	cmp	r3, #48	@ 0x30
 8008ca2:	d064      	beq.n	8008d6e <HAL_TIM_ConfigClockSource+0x15a>
 8008ca4:	2b30      	cmp	r3, #48	@ 0x30
 8008ca6:	d86b      	bhi.n	8008d80 <HAL_TIM_ConfigClockSource+0x16c>
 8008ca8:	2b20      	cmp	r3, #32
 8008caa:	d060      	beq.n	8008d6e <HAL_TIM_ConfigClockSource+0x15a>
 8008cac:	2b20      	cmp	r3, #32
 8008cae:	d867      	bhi.n	8008d80 <HAL_TIM_ConfigClockSource+0x16c>
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d05c      	beq.n	8008d6e <HAL_TIM_ConfigClockSource+0x15a>
 8008cb4:	2b10      	cmp	r3, #16
 8008cb6:	d05a      	beq.n	8008d6e <HAL_TIM_ConfigClockSource+0x15a>
 8008cb8:	e062      	b.n	8008d80 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6818      	ldr	r0, [r3, #0]
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	6899      	ldr	r1, [r3, #8]
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	685a      	ldr	r2, [r3, #4]
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	68db      	ldr	r3, [r3, #12]
 8008cca:	f000 fb35 	bl	8009338 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	689b      	ldr	r3, [r3, #8]
 8008cd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008cdc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	68ba      	ldr	r2, [r7, #8]
 8008ce4:	609a      	str	r2, [r3, #8]
      break;
 8008ce6:	e04f      	b.n	8008d88 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6818      	ldr	r0, [r3, #0]
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	6899      	ldr	r1, [r3, #8]
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	685a      	ldr	r2, [r3, #4]
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	68db      	ldr	r3, [r3, #12]
 8008cf8:	f000 fb1e 	bl	8009338 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	689a      	ldr	r2, [r3, #8]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008d0a:	609a      	str	r2, [r3, #8]
      break;
 8008d0c:	e03c      	b.n	8008d88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6818      	ldr	r0, [r3, #0]
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	6859      	ldr	r1, [r3, #4]
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	68db      	ldr	r3, [r3, #12]
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	f000 fa92 	bl	8009244 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	2150      	movs	r1, #80	@ 0x50
 8008d26:	4618      	mov	r0, r3
 8008d28:	f000 faeb 	bl	8009302 <TIM_ITRx_SetConfig>
      break;
 8008d2c:	e02c      	b.n	8008d88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6818      	ldr	r0, [r3, #0]
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	6859      	ldr	r1, [r3, #4]
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	68db      	ldr	r3, [r3, #12]
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	f000 fab1 	bl	80092a2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	2160      	movs	r1, #96	@ 0x60
 8008d46:	4618      	mov	r0, r3
 8008d48:	f000 fadb 	bl	8009302 <TIM_ITRx_SetConfig>
      break;
 8008d4c:	e01c      	b.n	8008d88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6818      	ldr	r0, [r3, #0]
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	6859      	ldr	r1, [r3, #4]
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	f000 fa72 	bl	8009244 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2140      	movs	r1, #64	@ 0x40
 8008d66:	4618      	mov	r0, r3
 8008d68:	f000 facb 	bl	8009302 <TIM_ITRx_SetConfig>
      break;
 8008d6c:	e00c      	b.n	8008d88 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	4619      	mov	r1, r3
 8008d78:	4610      	mov	r0, r2
 8008d7a:	f000 fac2 	bl	8009302 <TIM_ITRx_SetConfig>
      break;
 8008d7e:	e003      	b.n	8008d88 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008d80:	2301      	movs	r3, #1
 8008d82:	73fb      	strb	r3, [r7, #15]
      break;
 8008d84:	e000      	b.n	8008d88 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008d86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2200      	movs	r2, #0
 8008d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3710      	adds	r7, #16
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
	...

08008da4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	4a40      	ldr	r2, [pc, #256]	@ (8008eb8 <TIM_Base_SetConfig+0x114>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d013      	beq.n	8008de4 <TIM_Base_SetConfig+0x40>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008dc2:	d00f      	beq.n	8008de4 <TIM_Base_SetConfig+0x40>
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	4a3d      	ldr	r2, [pc, #244]	@ (8008ebc <TIM_Base_SetConfig+0x118>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d00b      	beq.n	8008de4 <TIM_Base_SetConfig+0x40>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	4a3c      	ldr	r2, [pc, #240]	@ (8008ec0 <TIM_Base_SetConfig+0x11c>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d007      	beq.n	8008de4 <TIM_Base_SetConfig+0x40>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4a3b      	ldr	r2, [pc, #236]	@ (8008ec4 <TIM_Base_SetConfig+0x120>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d003      	beq.n	8008de4 <TIM_Base_SetConfig+0x40>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	4a3a      	ldr	r2, [pc, #232]	@ (8008ec8 <TIM_Base_SetConfig+0x124>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d108      	bne.n	8008df6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008dea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	68fa      	ldr	r2, [r7, #12]
 8008df2:	4313      	orrs	r3, r2
 8008df4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	4a2f      	ldr	r2, [pc, #188]	@ (8008eb8 <TIM_Base_SetConfig+0x114>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d02b      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e04:	d027      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	4a2c      	ldr	r2, [pc, #176]	@ (8008ebc <TIM_Base_SetConfig+0x118>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d023      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	4a2b      	ldr	r2, [pc, #172]	@ (8008ec0 <TIM_Base_SetConfig+0x11c>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d01f      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	4a2a      	ldr	r2, [pc, #168]	@ (8008ec4 <TIM_Base_SetConfig+0x120>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d01b      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	4a29      	ldr	r2, [pc, #164]	@ (8008ec8 <TIM_Base_SetConfig+0x124>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d017      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	4a28      	ldr	r2, [pc, #160]	@ (8008ecc <TIM_Base_SetConfig+0x128>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d013      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	4a27      	ldr	r2, [pc, #156]	@ (8008ed0 <TIM_Base_SetConfig+0x12c>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d00f      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	4a26      	ldr	r2, [pc, #152]	@ (8008ed4 <TIM_Base_SetConfig+0x130>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d00b      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4a25      	ldr	r2, [pc, #148]	@ (8008ed8 <TIM_Base_SetConfig+0x134>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d007      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	4a24      	ldr	r2, [pc, #144]	@ (8008edc <TIM_Base_SetConfig+0x138>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d003      	beq.n	8008e56 <TIM_Base_SetConfig+0xb2>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	4a23      	ldr	r2, [pc, #140]	@ (8008ee0 <TIM_Base_SetConfig+0x13c>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d108      	bne.n	8008e68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	68db      	ldr	r3, [r3, #12]
 8008e62:	68fa      	ldr	r2, [r7, #12]
 8008e64:	4313      	orrs	r3, r2
 8008e66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	695b      	ldr	r3, [r3, #20]
 8008e72:	4313      	orrs	r3, r2
 8008e74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	68fa      	ldr	r2, [r7, #12]
 8008e7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	689a      	ldr	r2, [r3, #8]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8008eb8 <TIM_Base_SetConfig+0x114>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d003      	beq.n	8008e9c <TIM_Base_SetConfig+0xf8>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	4a0c      	ldr	r2, [pc, #48]	@ (8008ec8 <TIM_Base_SetConfig+0x124>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d103      	bne.n	8008ea4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	691a      	ldr	r2, [r3, #16]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	615a      	str	r2, [r3, #20]
}
 8008eaa:	bf00      	nop
 8008eac:	3714      	adds	r7, #20
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb4:	4770      	bx	lr
 8008eb6:	bf00      	nop
 8008eb8:	40010000 	.word	0x40010000
 8008ebc:	40000400 	.word	0x40000400
 8008ec0:	40000800 	.word	0x40000800
 8008ec4:	40000c00 	.word	0x40000c00
 8008ec8:	40010400 	.word	0x40010400
 8008ecc:	40014000 	.word	0x40014000
 8008ed0:	40014400 	.word	0x40014400
 8008ed4:	40014800 	.word	0x40014800
 8008ed8:	40001800 	.word	0x40001800
 8008edc:	40001c00 	.word	0x40001c00
 8008ee0:	40002000 	.word	0x40002000

08008ee4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b087      	sub	sp, #28
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6a1b      	ldr	r3, [r3, #32]
 8008ef2:	f023 0201 	bic.w	r2, r3, #1
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6a1b      	ldr	r3, [r3, #32]
 8008efe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	699b      	ldr	r3, [r3, #24]
 8008f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	f023 0303 	bic.w	r3, r3, #3
 8008f1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	4313      	orrs	r3, r2
 8008f24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	f023 0302 	bic.w	r3, r3, #2
 8008f2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	689b      	ldr	r3, [r3, #8]
 8008f32:	697a      	ldr	r2, [r7, #20]
 8008f34:	4313      	orrs	r3, r2
 8008f36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	4a20      	ldr	r2, [pc, #128]	@ (8008fbc <TIM_OC1_SetConfig+0xd8>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d003      	beq.n	8008f48 <TIM_OC1_SetConfig+0x64>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	4a1f      	ldr	r2, [pc, #124]	@ (8008fc0 <TIM_OC1_SetConfig+0xdc>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d10c      	bne.n	8008f62 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	f023 0308 	bic.w	r3, r3, #8
 8008f4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	68db      	ldr	r3, [r3, #12]
 8008f54:	697a      	ldr	r2, [r7, #20]
 8008f56:	4313      	orrs	r3, r2
 8008f58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	f023 0304 	bic.w	r3, r3, #4
 8008f60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	4a15      	ldr	r2, [pc, #84]	@ (8008fbc <TIM_OC1_SetConfig+0xd8>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d003      	beq.n	8008f72 <TIM_OC1_SetConfig+0x8e>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	4a14      	ldr	r2, [pc, #80]	@ (8008fc0 <TIM_OC1_SetConfig+0xdc>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d111      	bne.n	8008f96 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008f80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	695b      	ldr	r3, [r3, #20]
 8008f86:	693a      	ldr	r2, [r7, #16]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	699b      	ldr	r3, [r3, #24]
 8008f90:	693a      	ldr	r2, [r7, #16]
 8008f92:	4313      	orrs	r3, r2
 8008f94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	693a      	ldr	r2, [r7, #16]
 8008f9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	68fa      	ldr	r2, [r7, #12]
 8008fa0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	685a      	ldr	r2, [r3, #4]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	697a      	ldr	r2, [r7, #20]
 8008fae:	621a      	str	r2, [r3, #32]
}
 8008fb0:	bf00      	nop
 8008fb2:	371c      	adds	r7, #28
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr
 8008fbc:	40010000 	.word	0x40010000
 8008fc0:	40010400 	.word	0x40010400

08008fc4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b087      	sub	sp, #28
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
 8008fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6a1b      	ldr	r3, [r3, #32]
 8008fd2:	f023 0210 	bic.w	r2, r3, #16
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6a1b      	ldr	r3, [r3, #32]
 8008fde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	699b      	ldr	r3, [r3, #24]
 8008fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ff2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ffa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	021b      	lsls	r3, r3, #8
 8009002:	68fa      	ldr	r2, [r7, #12]
 8009004:	4313      	orrs	r3, r2
 8009006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	f023 0320 	bic.w	r3, r3, #32
 800900e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	011b      	lsls	r3, r3, #4
 8009016:	697a      	ldr	r2, [r7, #20]
 8009018:	4313      	orrs	r3, r2
 800901a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	4a22      	ldr	r2, [pc, #136]	@ (80090a8 <TIM_OC2_SetConfig+0xe4>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d003      	beq.n	800902c <TIM_OC2_SetConfig+0x68>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	4a21      	ldr	r2, [pc, #132]	@ (80090ac <TIM_OC2_SetConfig+0xe8>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d10d      	bne.n	8009048 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009032:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	68db      	ldr	r3, [r3, #12]
 8009038:	011b      	lsls	r3, r3, #4
 800903a:	697a      	ldr	r2, [r7, #20]
 800903c:	4313      	orrs	r3, r2
 800903e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009046:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	4a17      	ldr	r2, [pc, #92]	@ (80090a8 <TIM_OC2_SetConfig+0xe4>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d003      	beq.n	8009058 <TIM_OC2_SetConfig+0x94>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	4a16      	ldr	r2, [pc, #88]	@ (80090ac <TIM_OC2_SetConfig+0xe8>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d113      	bne.n	8009080 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800905e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009066:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	695b      	ldr	r3, [r3, #20]
 800906c:	009b      	lsls	r3, r3, #2
 800906e:	693a      	ldr	r2, [r7, #16]
 8009070:	4313      	orrs	r3, r2
 8009072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	699b      	ldr	r3, [r3, #24]
 8009078:	009b      	lsls	r3, r3, #2
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	4313      	orrs	r3, r2
 800907e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	693a      	ldr	r2, [r7, #16]
 8009084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	68fa      	ldr	r2, [r7, #12]
 800908a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	685a      	ldr	r2, [r3, #4]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	697a      	ldr	r2, [r7, #20]
 8009098:	621a      	str	r2, [r3, #32]
}
 800909a:	bf00      	nop
 800909c:	371c      	adds	r7, #28
 800909e:	46bd      	mov	sp, r7
 80090a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a4:	4770      	bx	lr
 80090a6:	bf00      	nop
 80090a8:	40010000 	.word	0x40010000
 80090ac:	40010400 	.word	0x40010400

080090b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b087      	sub	sp, #28
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
 80090b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6a1b      	ldr	r3, [r3, #32]
 80090be:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6a1b      	ldr	r3, [r3, #32]
 80090ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	685b      	ldr	r3, [r3, #4]
 80090d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	69db      	ldr	r3, [r3, #28]
 80090d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80090de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	f023 0303 	bic.w	r3, r3, #3
 80090e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	68fa      	ldr	r2, [r7, #12]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80090f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	021b      	lsls	r3, r3, #8
 8009100:	697a      	ldr	r2, [r7, #20]
 8009102:	4313      	orrs	r3, r2
 8009104:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	4a21      	ldr	r2, [pc, #132]	@ (8009190 <TIM_OC3_SetConfig+0xe0>)
 800910a:	4293      	cmp	r3, r2
 800910c:	d003      	beq.n	8009116 <TIM_OC3_SetConfig+0x66>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	4a20      	ldr	r2, [pc, #128]	@ (8009194 <TIM_OC3_SetConfig+0xe4>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d10d      	bne.n	8009132 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800911c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	68db      	ldr	r3, [r3, #12]
 8009122:	021b      	lsls	r3, r3, #8
 8009124:	697a      	ldr	r2, [r7, #20]
 8009126:	4313      	orrs	r3, r2
 8009128:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009130:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4a16      	ldr	r2, [pc, #88]	@ (8009190 <TIM_OC3_SetConfig+0xe0>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d003      	beq.n	8009142 <TIM_OC3_SetConfig+0x92>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4a15      	ldr	r2, [pc, #84]	@ (8009194 <TIM_OC3_SetConfig+0xe4>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d113      	bne.n	800916a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009148:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009150:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	695b      	ldr	r3, [r3, #20]
 8009156:	011b      	lsls	r3, r3, #4
 8009158:	693a      	ldr	r2, [r7, #16]
 800915a:	4313      	orrs	r3, r2
 800915c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	699b      	ldr	r3, [r3, #24]
 8009162:	011b      	lsls	r3, r3, #4
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	4313      	orrs	r3, r2
 8009168:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	693a      	ldr	r2, [r7, #16]
 800916e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	68fa      	ldr	r2, [r7, #12]
 8009174:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	685a      	ldr	r2, [r3, #4]
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	697a      	ldr	r2, [r7, #20]
 8009182:	621a      	str	r2, [r3, #32]
}
 8009184:	bf00      	nop
 8009186:	371c      	adds	r7, #28
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr
 8009190:	40010000 	.word	0x40010000
 8009194:	40010400 	.word	0x40010400

08009198 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009198:	b480      	push	{r7}
 800919a:	b087      	sub	sp, #28
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6a1b      	ldr	r3, [r3, #32]
 80091b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	69db      	ldr	r3, [r3, #28]
 80091be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80091c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80091ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	021b      	lsls	r3, r3, #8
 80091d6:	68fa      	ldr	r2, [r7, #12]
 80091d8:	4313      	orrs	r3, r2
 80091da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80091e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	689b      	ldr	r3, [r3, #8]
 80091e8:	031b      	lsls	r3, r3, #12
 80091ea:	693a      	ldr	r2, [r7, #16]
 80091ec:	4313      	orrs	r3, r2
 80091ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	4a12      	ldr	r2, [pc, #72]	@ (800923c <TIM_OC4_SetConfig+0xa4>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d003      	beq.n	8009200 <TIM_OC4_SetConfig+0x68>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	4a11      	ldr	r2, [pc, #68]	@ (8009240 <TIM_OC4_SetConfig+0xa8>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d109      	bne.n	8009214 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009206:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	695b      	ldr	r3, [r3, #20]
 800920c:	019b      	lsls	r3, r3, #6
 800920e:	697a      	ldr	r2, [r7, #20]
 8009210:	4313      	orrs	r3, r2
 8009212:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	697a      	ldr	r2, [r7, #20]
 8009218:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	685a      	ldr	r2, [r3, #4]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	693a      	ldr	r2, [r7, #16]
 800922c:	621a      	str	r2, [r3, #32]
}
 800922e:	bf00      	nop
 8009230:	371c      	adds	r7, #28
 8009232:	46bd      	mov	sp, r7
 8009234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009238:	4770      	bx	lr
 800923a:	bf00      	nop
 800923c:	40010000 	.word	0x40010000
 8009240:	40010400 	.word	0x40010400

08009244 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009244:	b480      	push	{r7}
 8009246:	b087      	sub	sp, #28
 8009248:	af00      	add	r7, sp, #0
 800924a:	60f8      	str	r0, [r7, #12]
 800924c:	60b9      	str	r1, [r7, #8]
 800924e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	6a1b      	ldr	r3, [r3, #32]
 8009254:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	6a1b      	ldr	r3, [r3, #32]
 800925a:	f023 0201 	bic.w	r2, r3, #1
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	699b      	ldr	r3, [r3, #24]
 8009266:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800926e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	011b      	lsls	r3, r3, #4
 8009274:	693a      	ldr	r2, [r7, #16]
 8009276:	4313      	orrs	r3, r2
 8009278:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800927a:	697b      	ldr	r3, [r7, #20]
 800927c:	f023 030a 	bic.w	r3, r3, #10
 8009280:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009282:	697a      	ldr	r2, [r7, #20]
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	4313      	orrs	r3, r2
 8009288:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	693a      	ldr	r2, [r7, #16]
 800928e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	697a      	ldr	r2, [r7, #20]
 8009294:	621a      	str	r2, [r3, #32]
}
 8009296:	bf00      	nop
 8009298:	371c      	adds	r7, #28
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr

080092a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80092a2:	b480      	push	{r7}
 80092a4:	b087      	sub	sp, #28
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	60f8      	str	r0, [r7, #12]
 80092aa:	60b9      	str	r1, [r7, #8]
 80092ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	6a1b      	ldr	r3, [r3, #32]
 80092b2:	f023 0210 	bic.w	r2, r3, #16
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	699b      	ldr	r3, [r3, #24]
 80092be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	6a1b      	ldr	r3, [r3, #32]
 80092c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80092cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	031b      	lsls	r3, r3, #12
 80092d2:	697a      	ldr	r2, [r7, #20]
 80092d4:	4313      	orrs	r3, r2
 80092d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80092de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	011b      	lsls	r3, r3, #4
 80092e4:	693a      	ldr	r2, [r7, #16]
 80092e6:	4313      	orrs	r3, r2
 80092e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	697a      	ldr	r2, [r7, #20]
 80092ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	693a      	ldr	r2, [r7, #16]
 80092f4:	621a      	str	r2, [r3, #32]
}
 80092f6:	bf00      	nop
 80092f8:	371c      	adds	r7, #28
 80092fa:	46bd      	mov	sp, r7
 80092fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009300:	4770      	bx	lr

08009302 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009302:	b480      	push	{r7}
 8009304:	b085      	sub	sp, #20
 8009306:	af00      	add	r7, sp, #0
 8009308:	6078      	str	r0, [r7, #4]
 800930a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	689b      	ldr	r3, [r3, #8]
 8009310:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009318:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800931a:	683a      	ldr	r2, [r7, #0]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	4313      	orrs	r3, r2
 8009320:	f043 0307 	orr.w	r3, r3, #7
 8009324:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	609a      	str	r2, [r3, #8]
}
 800932c:	bf00      	nop
 800932e:	3714      	adds	r7, #20
 8009330:	46bd      	mov	sp, r7
 8009332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009336:	4770      	bx	lr

08009338 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009338:	b480      	push	{r7}
 800933a:	b087      	sub	sp, #28
 800933c:	af00      	add	r7, sp, #0
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	607a      	str	r2, [r7, #4]
 8009344:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009352:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	021a      	lsls	r2, r3, #8
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	431a      	orrs	r2, r3
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	4313      	orrs	r3, r2
 8009360:	697a      	ldr	r2, [r7, #20]
 8009362:	4313      	orrs	r3, r2
 8009364:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	697a      	ldr	r2, [r7, #20]
 800936a:	609a      	str	r2, [r3, #8]
}
 800936c:	bf00      	nop
 800936e:	371c      	adds	r7, #28
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr

08009378 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009378:	b480      	push	{r7}
 800937a:	b087      	sub	sp, #28
 800937c:	af00      	add	r7, sp, #0
 800937e:	60f8      	str	r0, [r7, #12]
 8009380:	60b9      	str	r1, [r7, #8]
 8009382:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	f003 031f 	and.w	r3, r3, #31
 800938a:	2201      	movs	r2, #1
 800938c:	fa02 f303 	lsl.w	r3, r2, r3
 8009390:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	6a1a      	ldr	r2, [r3, #32]
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	43db      	mvns	r3, r3
 800939a:	401a      	ands	r2, r3
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	6a1a      	ldr	r2, [r3, #32]
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	f003 031f 	and.w	r3, r3, #31
 80093aa:	6879      	ldr	r1, [r7, #4]
 80093ac:	fa01 f303 	lsl.w	r3, r1, r3
 80093b0:	431a      	orrs	r2, r3
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	621a      	str	r2, [r3, #32]
}
 80093b6:	bf00      	nop
 80093b8:	371c      	adds	r7, #28
 80093ba:	46bd      	mov	sp, r7
 80093bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c0:	4770      	bx	lr
	...

080093c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b085      	sub	sp, #20
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	d101      	bne.n	80093dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80093d8:	2302      	movs	r3, #2
 80093da:	e05a      	b.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2201      	movs	r2, #1
 80093e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2202      	movs	r2, #2
 80093e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	685b      	ldr	r3, [r3, #4]
 80093f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	689b      	ldr	r3, [r3, #8]
 80093fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009402:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	68fa      	ldr	r2, [r7, #12]
 800940a:	4313      	orrs	r3, r2
 800940c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	68fa      	ldr	r2, [r7, #12]
 8009414:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	4a21      	ldr	r2, [pc, #132]	@ (80094a0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800941c:	4293      	cmp	r3, r2
 800941e:	d022      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009428:	d01d      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4a1d      	ldr	r2, [pc, #116]	@ (80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d018      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4a1b      	ldr	r2, [pc, #108]	@ (80094a8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d013      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	4a1a      	ldr	r2, [pc, #104]	@ (80094ac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d00e      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4a18      	ldr	r2, [pc, #96]	@ (80094b0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d009      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4a17      	ldr	r2, [pc, #92]	@ (80094b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d004      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	4a15      	ldr	r2, [pc, #84]	@ (80094b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009462:	4293      	cmp	r3, r2
 8009464:	d10c      	bne.n	8009480 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800946c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	68ba      	ldr	r2, [r7, #8]
 8009474:	4313      	orrs	r3, r2
 8009476:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	68ba      	ldr	r2, [r7, #8]
 800947e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2201      	movs	r2, #1
 8009484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2200      	movs	r2, #0
 800948c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009490:	2300      	movs	r3, #0
}
 8009492:	4618      	mov	r0, r3
 8009494:	3714      	adds	r7, #20
 8009496:	46bd      	mov	sp, r7
 8009498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949c:	4770      	bx	lr
 800949e:	bf00      	nop
 80094a0:	40010000 	.word	0x40010000
 80094a4:	40000400 	.word	0x40000400
 80094a8:	40000800 	.word	0x40000800
 80094ac:	40000c00 	.word	0x40000c00
 80094b0:	40010400 	.word	0x40010400
 80094b4:	40014000 	.word	0x40014000
 80094b8:	40001800 	.word	0x40001800

080094bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80094bc:	b480      	push	{r7}
 80094be:	b085      	sub	sp, #20
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80094c6:	2300      	movs	r3, #0
 80094c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d101      	bne.n	80094d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80094d4:	2302      	movs	r3, #2
 80094d6:	e03d      	b.n	8009554 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2201      	movs	r2, #1
 80094dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	4313      	orrs	r3, r2
 80094ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	689b      	ldr	r3, [r3, #8]
 80094f8:	4313      	orrs	r3, r2
 80094fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	4313      	orrs	r3, r2
 8009508:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	4313      	orrs	r3, r2
 8009516:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	691b      	ldr	r3, [r3, #16]
 8009522:	4313      	orrs	r3, r2
 8009524:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	695b      	ldr	r3, [r3, #20]
 8009530:	4313      	orrs	r3, r2
 8009532:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	69db      	ldr	r3, [r3, #28]
 800953e:	4313      	orrs	r3, r2
 8009540:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	68fa      	ldr	r2, [r7, #12]
 8009548:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2200      	movs	r2, #0
 800954e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009552:	2300      	movs	r3, #0
}
 8009554:	4618      	mov	r0, r3
 8009556:	3714      	adds	r7, #20
 8009558:	46bd      	mov	sp, r7
 800955a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955e:	4770      	bx	lr

08009560 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b082      	sub	sp, #8
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d101      	bne.n	8009572 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800956e:	2301      	movs	r3, #1
 8009570:	e03f      	b.n	80095f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009578:	b2db      	uxtb	r3, r3
 800957a:	2b00      	cmp	r3, #0
 800957c:	d106      	bne.n	800958c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2200      	movs	r2, #0
 8009582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f7fa ffa6 	bl	80044d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2224      	movs	r2, #36	@ 0x24
 8009590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	68da      	ldr	r2, [r3, #12]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80095a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f000 ff81 	bl	800a4ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	691a      	ldr	r2, [r3, #16]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80095b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	695a      	ldr	r2, [r3, #20]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80095c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	68da      	ldr	r2, [r3, #12]
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80095d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2200      	movs	r2, #0
 80095de:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2220      	movs	r2, #32
 80095e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2220      	movs	r2, #32
 80095ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80095f0:	2300      	movs	r3, #0
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	3708      	adds	r7, #8
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}
	...

080095fc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b08c      	sub	sp, #48	@ 0x30
 8009600:	af00      	add	r7, sp, #0
 8009602:	60f8      	str	r0, [r7, #12]
 8009604:	60b9      	str	r1, [r7, #8]
 8009606:	4613      	mov	r3, r2
 8009608:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009610:	b2db      	uxtb	r3, r3
 8009612:	2b20      	cmp	r3, #32
 8009614:	d165      	bne.n	80096e2 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d002      	beq.n	8009622 <HAL_UART_Transmit_DMA+0x26>
 800961c:	88fb      	ldrh	r3, [r7, #6]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d101      	bne.n	8009626 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	e05e      	b.n	80096e4 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800962c:	2b01      	cmp	r3, #1
 800962e:	d101      	bne.n	8009634 <HAL_UART_Transmit_DMA+0x38>
 8009630:	2302      	movs	r3, #2
 8009632:	e057      	b.n	80096e4 <HAL_UART_Transmit_DMA+0xe8>
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	2201      	movs	r2, #1
 8009638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->pTxBuffPtr = pData;
 800963c:	68ba      	ldr	r2, [r7, #8]
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	88fa      	ldrh	r2, [r7, #6]
 8009646:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	88fa      	ldrh	r2, [r7, #6]
 800964c:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	2200      	movs	r2, #0
 8009652:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	2221      	movs	r2, #33	@ 0x21
 8009658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009660:	4a22      	ldr	r2, [pc, #136]	@ (80096ec <HAL_UART_Transmit_DMA+0xf0>)
 8009662:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009668:	4a21      	ldr	r2, [pc, #132]	@ (80096f0 <HAL_UART_Transmit_DMA+0xf4>)
 800966a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009670:	4a20      	ldr	r2, [pc, #128]	@ (80096f4 <HAL_UART_Transmit_DMA+0xf8>)
 8009672:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009678:	2200      	movs	r2, #0
 800967a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800967c:	f107 0308 	add.w	r3, r7, #8
 8009680:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8009686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009688:	6819      	ldr	r1, [r3, #0]
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	3304      	adds	r3, #4
 8009690:	461a      	mov	r2, r3
 8009692:	88fb      	ldrh	r3, [r7, #6]
 8009694:	f7fc fb66 	bl	8005d64 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80096a0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2200      	movs	r2, #0
 80096a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	3314      	adds	r3, #20
 80096b0:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b2:	69bb      	ldr	r3, [r7, #24]
 80096b4:	e853 3f00 	ldrex	r3, [r3]
 80096b8:	617b      	str	r3, [r7, #20]
   return(result);
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	3314      	adds	r3, #20
 80096c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096ca:	627a      	str	r2, [r7, #36]	@ 0x24
 80096cc:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ce:	6a39      	ldr	r1, [r7, #32]
 80096d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096d2:	e841 2300 	strex	r3, r2, [r1]
 80096d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80096d8:	69fb      	ldr	r3, [r7, #28]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d1e5      	bne.n	80096aa <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80096de:	2300      	movs	r3, #0
 80096e0:	e000      	b.n	80096e4 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80096e2:	2302      	movs	r3, #2
  }
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3730      	adds	r7, #48	@ 0x30
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}
 80096ec:	08009d45 	.word	0x08009d45
 80096f0:	08009ddf 	.word	0x08009ddf
 80096f4:	08009f57 	.word	0x08009f57

080096f8 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b08c      	sub	sp, #48	@ 0x30
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	60f8      	str	r0, [r7, #12]
 8009700:	60b9      	str	r1, [r7, #8]
 8009702:	4613      	mov	r3, r2
 8009704:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800970c:	b2db      	uxtb	r3, r3
 800970e:	2b20      	cmp	r3, #32
 8009710:	d152      	bne.n	80097b8 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d002      	beq.n	800971e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8009718:	88fb      	ldrh	r3, [r7, #6]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d101      	bne.n	8009722 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800971e:	2301      	movs	r3, #1
 8009720:	e04b      	b.n	80097ba <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009728:	2b01      	cmp	r3, #1
 800972a:	d101      	bne.n	8009730 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800972c:	2302      	movs	r3, #2
 800972e:	e044      	b.n	80097ba <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	2201      	movs	r2, #1
 8009734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2201      	movs	r2, #1
 800973c:	631a      	str	r2, [r3, #48]	@ 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800973e:	88fb      	ldrh	r3, [r7, #6]
 8009740:	461a      	mov	r2, r3
 8009742:	68b9      	ldr	r1, [r7, #8]
 8009744:	68f8      	ldr	r0, [r7, #12]
 8009746:	f000 fc51 	bl	8009fec <UART_Start_Receive_DMA>
 800974a:	4603      	mov	r3, r0
 800974c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009750:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009754:	2b00      	cmp	r3, #0
 8009756:	d12c      	bne.n	80097b2 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800975c:	2b01      	cmp	r3, #1
 800975e:	d125      	bne.n	80097ac <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009760:	2300      	movs	r3, #0
 8009762:	613b      	str	r3, [r7, #16]
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	613b      	str	r3, [r7, #16]
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	613b      	str	r3, [r7, #16]
 8009774:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	330c      	adds	r3, #12
 800977c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800977e:	69bb      	ldr	r3, [r7, #24]
 8009780:	e853 3f00 	ldrex	r3, [r3]
 8009784:	617b      	str	r3, [r7, #20]
   return(result);
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	f043 0310 	orr.w	r3, r3, #16
 800978c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	330c      	adds	r3, #12
 8009794:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009796:	627a      	str	r2, [r7, #36]	@ 0x24
 8009798:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800979a:	6a39      	ldr	r1, [r7, #32]
 800979c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800979e:	e841 2300 	strex	r3, r2, [r1]
 80097a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80097a4:	69fb      	ldr	r3, [r7, #28]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d1e5      	bne.n	8009776 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 80097aa:	e002      	b.n	80097b2 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80097ac:	2301      	movs	r3, #1
 80097ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80097b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80097b6:	e000      	b.n	80097ba <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 80097b8:	2302      	movs	r3, #2
  }
}
 80097ba:	4618      	mov	r0, r3
 80097bc:	3730      	adds	r7, #48	@ 0x30
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}
	...

080097c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b0ba      	sub	sp, #232	@ 0xe8
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	68db      	ldr	r3, [r3, #12]
 80097dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	695b      	ldr	r3, [r3, #20]
 80097e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80097ea:	2300      	movs	r3, #0
 80097ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80097f0:	2300      	movs	r3, #0
 80097f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80097f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097fa:	f003 030f 	and.w	r3, r3, #15
 80097fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009802:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009806:	2b00      	cmp	r3, #0
 8009808:	d10f      	bne.n	800982a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800980a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800980e:	f003 0320 	and.w	r3, r3, #32
 8009812:	2b00      	cmp	r3, #0
 8009814:	d009      	beq.n	800982a <HAL_UART_IRQHandler+0x66>
 8009816:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800981a:	f003 0320 	and.w	r3, r3, #32
 800981e:	2b00      	cmp	r3, #0
 8009820:	d003      	beq.n	800982a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 fd87 	bl	800a336 <UART_Receive_IT>
      return;
 8009828:	e256      	b.n	8009cd8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800982a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800982e:	2b00      	cmp	r3, #0
 8009830:	f000 80de 	beq.w	80099f0 <HAL_UART_IRQHandler+0x22c>
 8009834:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009838:	f003 0301 	and.w	r3, r3, #1
 800983c:	2b00      	cmp	r3, #0
 800983e:	d106      	bne.n	800984e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009844:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009848:	2b00      	cmp	r3, #0
 800984a:	f000 80d1 	beq.w	80099f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800984e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009852:	f003 0301 	and.w	r3, r3, #1
 8009856:	2b00      	cmp	r3, #0
 8009858:	d00b      	beq.n	8009872 <HAL_UART_IRQHandler+0xae>
 800985a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800985e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009862:	2b00      	cmp	r3, #0
 8009864:	d005      	beq.n	8009872 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800986a:	f043 0201 	orr.w	r2, r3, #1
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009876:	f003 0304 	and.w	r3, r3, #4
 800987a:	2b00      	cmp	r3, #0
 800987c:	d00b      	beq.n	8009896 <HAL_UART_IRQHandler+0xd2>
 800987e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009882:	f003 0301 	and.w	r3, r3, #1
 8009886:	2b00      	cmp	r3, #0
 8009888:	d005      	beq.n	8009896 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800988e:	f043 0202 	orr.w	r2, r3, #2
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800989a:	f003 0302 	and.w	r3, r3, #2
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d00b      	beq.n	80098ba <HAL_UART_IRQHandler+0xf6>
 80098a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80098a6:	f003 0301 	and.w	r3, r3, #1
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d005      	beq.n	80098ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098b2:	f043 0204 	orr.w	r2, r3, #4
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80098ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098be:	f003 0308 	and.w	r3, r3, #8
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d011      	beq.n	80098ea <HAL_UART_IRQHandler+0x126>
 80098c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098ca:	f003 0320 	and.w	r3, r3, #32
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d105      	bne.n	80098de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80098d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80098d6:	f003 0301 	and.w	r3, r3, #1
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d005      	beq.n	80098ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098e2:	f043 0208 	orr.w	r2, r3, #8
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	f000 81ed 	beq.w	8009cce <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80098f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098f8:	f003 0320 	and.w	r3, r3, #32
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d008      	beq.n	8009912 <HAL_UART_IRQHandler+0x14e>
 8009900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009904:	f003 0320 	and.w	r3, r3, #32
 8009908:	2b00      	cmp	r3, #0
 800990a:	d002      	beq.n	8009912 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 fd12 	bl	800a336 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	695b      	ldr	r3, [r3, #20]
 8009918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800991c:	2b40      	cmp	r3, #64	@ 0x40
 800991e:	bf0c      	ite	eq
 8009920:	2301      	moveq	r3, #1
 8009922:	2300      	movne	r3, #0
 8009924:	b2db      	uxtb	r3, r3
 8009926:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800992e:	f003 0308 	and.w	r3, r3, #8
 8009932:	2b00      	cmp	r3, #0
 8009934:	d103      	bne.n	800993e <HAL_UART_IRQHandler+0x17a>
 8009936:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800993a:	2b00      	cmp	r3, #0
 800993c:	d04f      	beq.n	80099de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f000 fc1a 	bl	800a178 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	695b      	ldr	r3, [r3, #20]
 800994a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800994e:	2b40      	cmp	r3, #64	@ 0x40
 8009950:	d141      	bne.n	80099d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	3314      	adds	r3, #20
 8009958:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800995c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009960:	e853 3f00 	ldrex	r3, [r3]
 8009964:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009968:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800996c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009970:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	3314      	adds	r3, #20
 800997a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800997e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009982:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009986:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800998a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800998e:	e841 2300 	strex	r3, r2, [r1]
 8009992:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009996:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800999a:	2b00      	cmp	r3, #0
 800999c:	d1d9      	bne.n	8009952 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d013      	beq.n	80099ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099aa:	4a7d      	ldr	r2, [pc, #500]	@ (8009ba0 <HAL_UART_IRQHandler+0x3dc>)
 80099ac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099b2:	4618      	mov	r0, r3
 80099b4:	f7fc fa9e 	bl	8005ef4 <HAL_DMA_Abort_IT>
 80099b8:	4603      	mov	r3, r0
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d016      	beq.n	80099ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099c4:	687a      	ldr	r2, [r7, #4]
 80099c6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80099c8:	4610      	mov	r0, r2
 80099ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099cc:	e00e      	b.n	80099ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f000 f9ae 	bl	8009d30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099d4:	e00a      	b.n	80099ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f000 f9aa 	bl	8009d30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099dc:	e006      	b.n	80099ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f000 f9a6 	bl	8009d30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2200      	movs	r2, #0
 80099e8:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 80099ea:	e170      	b.n	8009cce <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099ec:	bf00      	nop
    return;
 80099ee:	e16e      	b.n	8009cce <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099f4:	2b01      	cmp	r3, #1
 80099f6:	f040 814a 	bne.w	8009c8e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80099fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099fe:	f003 0310 	and.w	r3, r3, #16
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	f000 8143 	beq.w	8009c8e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009a08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a0c:	f003 0310 	and.w	r3, r3, #16
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	f000 813c 	beq.w	8009c8e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009a16:	2300      	movs	r3, #0
 8009a18:	60bb      	str	r3, [r7, #8]
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	60bb      	str	r3, [r7, #8]
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	60bb      	str	r3, [r7, #8]
 8009a2a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	695b      	ldr	r3, [r3, #20]
 8009a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a36:	2b40      	cmp	r3, #64	@ 0x40
 8009a38:	f040 80b4 	bne.w	8009ba4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	685b      	ldr	r3, [r3, #4]
 8009a44:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009a48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	f000 8140 	beq.w	8009cd2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009a56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009a5a:	429a      	cmp	r2, r3
 8009a5c:	f080 8139 	bcs.w	8009cd2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009a66:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a6c:	69db      	ldr	r3, [r3, #28]
 8009a6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a72:	f000 8088 	beq.w	8009b86 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	330c      	adds	r3, #12
 8009a7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009a84:	e853 3f00 	ldrex	r3, [r3]
 8009a88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009a8c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009a90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	330c      	adds	r3, #12
 8009a9e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009aa2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009aa6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aaa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009aae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009ab2:	e841 2300 	strex	r3, r2, [r1]
 8009ab6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009aba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d1d9      	bne.n	8009a76 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	3314      	adds	r3, #20
 8009ac8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009acc:	e853 3f00 	ldrex	r3, [r3]
 8009ad0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009ad2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009ad4:	f023 0301 	bic.w	r3, r3, #1
 8009ad8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	3314      	adds	r3, #20
 8009ae2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009ae6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009aea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009aee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009af2:	e841 2300 	strex	r3, r2, [r1]
 8009af6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009af8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d1e1      	bne.n	8009ac2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	3314      	adds	r3, #20
 8009b04:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b08:	e853 3f00 	ldrex	r3, [r3]
 8009b0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009b0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	3314      	adds	r3, #20
 8009b1e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009b22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009b24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009b28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009b2a:	e841 2300 	strex	r3, r2, [r1]
 8009b2e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009b30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d1e3      	bne.n	8009afe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2220      	movs	r2, #32
 8009b3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2200      	movs	r2, #0
 8009b42:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	330c      	adds	r3, #12
 8009b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b4e:	e853 3f00 	ldrex	r3, [r3]
 8009b52:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009b54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b56:	f023 0310 	bic.w	r3, r3, #16
 8009b5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	330c      	adds	r3, #12
 8009b64:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009b68:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009b6a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b6c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009b6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009b70:	e841 2300 	strex	r3, r2, [r1]
 8009b74:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009b76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d1e3      	bne.n	8009b44 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b80:	4618      	mov	r0, r3
 8009b82:	f7fc f947 	bl	8005e14 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009b8e:	b29b      	uxth	r3, r3
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	b29b      	uxth	r3, r3
 8009b94:	4619      	mov	r1, r3
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f7f8 fa88 	bl	80020ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009b9c:	e099      	b.n	8009cd2 <HAL_UART_IRQHandler+0x50e>
 8009b9e:	bf00      	nop
 8009ba0:	0800a23f 	.word	0x0800a23f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009bac:	b29b      	uxth	r3, r3
 8009bae:	1ad3      	subs	r3, r2, r3
 8009bb0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009bb8:	b29b      	uxth	r3, r3
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	f000 808b 	beq.w	8009cd6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009bc0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	f000 8086 	beq.w	8009cd6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	330c      	adds	r3, #12
 8009bd0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bd4:	e853 3f00 	ldrex	r3, [r3]
 8009bd8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009be0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	330c      	adds	r3, #12
 8009bea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009bee:	647a      	str	r2, [r7, #68]	@ 0x44
 8009bf0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009bf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009bf6:	e841 2300 	strex	r3, r2, [r1]
 8009bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009bfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d1e3      	bne.n	8009bca <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	3314      	adds	r3, #20
 8009c08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c0c:	e853 3f00 	ldrex	r3, [r3]
 8009c10:	623b      	str	r3, [r7, #32]
   return(result);
 8009c12:	6a3b      	ldr	r3, [r7, #32]
 8009c14:	f023 0301 	bic.w	r3, r3, #1
 8009c18:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	3314      	adds	r3, #20
 8009c22:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009c26:	633a      	str	r2, [r7, #48]	@ 0x30
 8009c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c2e:	e841 2300 	strex	r3, r2, [r1]
 8009c32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d1e3      	bne.n	8009c02 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2220      	movs	r2, #32
 8009c3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2200      	movs	r2, #0
 8009c46:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	330c      	adds	r3, #12
 8009c4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c50:	693b      	ldr	r3, [r7, #16]
 8009c52:	e853 3f00 	ldrex	r3, [r3]
 8009c56:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	f023 0310 	bic.w	r3, r3, #16
 8009c5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	330c      	adds	r3, #12
 8009c68:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009c6c:	61fa      	str	r2, [r7, #28]
 8009c6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c70:	69b9      	ldr	r1, [r7, #24]
 8009c72:	69fa      	ldr	r2, [r7, #28]
 8009c74:	e841 2300 	strex	r3, r2, [r1]
 8009c78:	617b      	str	r3, [r7, #20]
   return(result);
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d1e3      	bne.n	8009c48 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009c80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009c84:	4619      	mov	r1, r3
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f7f8 fa10 	bl	80020ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009c8c:	e023      	b.n	8009cd6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d009      	beq.n	8009cae <HAL_UART_IRQHandler+0x4ea>
 8009c9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d003      	beq.n	8009cae <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 fadd 	bl	800a266 <UART_Transmit_IT>
    return;
 8009cac:	e014      	b.n	8009cd8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d00e      	beq.n	8009cd8 <HAL_UART_IRQHandler+0x514>
 8009cba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d008      	beq.n	8009cd8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 fb1d 	bl	800a306 <UART_EndTransmit_IT>
    return;
 8009ccc:	e004      	b.n	8009cd8 <HAL_UART_IRQHandler+0x514>
    return;
 8009cce:	bf00      	nop
 8009cd0:	e002      	b.n	8009cd8 <HAL_UART_IRQHandler+0x514>
      return;
 8009cd2:	bf00      	nop
 8009cd4:	e000      	b.n	8009cd8 <HAL_UART_IRQHandler+0x514>
      return;
 8009cd6:	bf00      	nop
  }
}
 8009cd8:	37e8      	adds	r7, #232	@ 0xe8
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}
 8009cde:	bf00      	nop

08009ce0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b083      	sub	sp, #12
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009ce8:	bf00      	nop
 8009cea:	370c      	adds	r7, #12
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr

08009cf4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b083      	sub	sp, #12
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009cfc:	bf00      	nop
 8009cfe:	370c      	adds	r7, #12
 8009d00:	46bd      	mov	sp, r7
 8009d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d06:	4770      	bx	lr

08009d08 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b083      	sub	sp, #12
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009d10:	bf00      	nop
 8009d12:	370c      	adds	r7, #12
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr

08009d1c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b083      	sub	sp, #12
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009d24:	bf00      	nop
 8009d26:	370c      	adds	r7, #12
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d2e:	4770      	bx	lr

08009d30 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009d30:	b480      	push	{r7}
 8009d32:	b083      	sub	sp, #12
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009d38:	bf00      	nop
 8009d3a:	370c      	adds	r7, #12
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d42:	4770      	bx	lr

08009d44 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b090      	sub	sp, #64	@ 0x40
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d137      	bne.n	8009dd0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d62:	2200      	movs	r2, #0
 8009d64:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009d66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	3314      	adds	r3, #20
 8009d6c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d70:	e853 3f00 	ldrex	r3, [r3]
 8009d74:	623b      	str	r3, [r7, #32]
   return(result);
 8009d76:	6a3b      	ldr	r3, [r7, #32]
 8009d78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	3314      	adds	r3, #20
 8009d84:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009d86:	633a      	str	r2, [r7, #48]	@ 0x30
 8009d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d8e:	e841 2300 	strex	r3, r2, [r1]
 8009d92:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d1e5      	bne.n	8009d66 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	330c      	adds	r3, #12
 8009da0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da2:	693b      	ldr	r3, [r7, #16]
 8009da4:	e853 3f00 	ldrex	r3, [r3]
 8009da8:	60fb      	str	r3, [r7, #12]
   return(result);
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009db0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009db2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	330c      	adds	r3, #12
 8009db8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009dba:	61fa      	str	r2, [r7, #28]
 8009dbc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dbe:	69b9      	ldr	r1, [r7, #24]
 8009dc0:	69fa      	ldr	r2, [r7, #28]
 8009dc2:	e841 2300 	strex	r3, r2, [r1]
 8009dc6:	617b      	str	r3, [r7, #20]
   return(result);
 8009dc8:	697b      	ldr	r3, [r7, #20]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d1e5      	bne.n	8009d9a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009dce:	e002      	b.n	8009dd6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009dd0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009dd2:	f7ff ff85 	bl	8009ce0 <HAL_UART_TxCpltCallback>
}
 8009dd6:	bf00      	nop
 8009dd8:	3740      	adds	r7, #64	@ 0x40
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}

08009dde <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009dde:	b580      	push	{r7, lr}
 8009de0:	b084      	sub	sp, #16
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009dea:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009dec:	68f8      	ldr	r0, [r7, #12]
 8009dee:	f7ff ff81 	bl	8009cf4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009df2:	bf00      	nop
 8009df4:	3710      	adds	r7, #16
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}

08009dfa <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009dfa:	b580      	push	{r7, lr}
 8009dfc:	b09c      	sub	sp, #112	@ 0x70
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e06:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d172      	bne.n	8009efc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009e16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e18:	2200      	movs	r2, #0
 8009e1a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	330c      	adds	r3, #12
 8009e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e26:	e853 3f00 	ldrex	r3, [r3]
 8009e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009e2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e2e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e32:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009e34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	330c      	adds	r3, #12
 8009e3a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009e3c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009e3e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009e42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e44:	e841 2300 	strex	r3, r2, [r1]
 8009e48:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009e4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d1e5      	bne.n	8009e1c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	3314      	adds	r3, #20
 8009e56:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e5a:	e853 3f00 	ldrex	r3, [r3]
 8009e5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e62:	f023 0301 	bic.w	r3, r3, #1
 8009e66:	667b      	str	r3, [r7, #100]	@ 0x64
 8009e68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	3314      	adds	r3, #20
 8009e6e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009e70:	647a      	str	r2, [r7, #68]	@ 0x44
 8009e72:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e78:	e841 2300 	strex	r3, r2, [r1]
 8009e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d1e5      	bne.n	8009e50 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	3314      	adds	r3, #20
 8009e8a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e8e:	e853 3f00 	ldrex	r3, [r3]
 8009e92:	623b      	str	r3, [r7, #32]
   return(result);
 8009e94:	6a3b      	ldr	r3, [r7, #32]
 8009e96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8009e9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	3314      	adds	r3, #20
 8009ea2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009ea4:	633a      	str	r2, [r7, #48]	@ 0x30
 8009ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009eaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009eac:	e841 2300 	strex	r3, r2, [r1]
 8009eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d1e5      	bne.n	8009e84 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009eb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009eba:	2220      	movs	r2, #32
 8009ebc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ec0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ec4:	2b01      	cmp	r3, #1
 8009ec6:	d119      	bne.n	8009efc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ec8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	330c      	adds	r3, #12
 8009ece:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	e853 3f00 	ldrex	r3, [r3]
 8009ed6:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	f023 0310 	bic.w	r3, r3, #16
 8009ede:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009ee0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	330c      	adds	r3, #12
 8009ee6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009ee8:	61fa      	str	r2, [r7, #28]
 8009eea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eec:	69b9      	ldr	r1, [r7, #24]
 8009eee:	69fa      	ldr	r2, [r7, #28]
 8009ef0:	e841 2300 	strex	r3, r2, [r1]
 8009ef4:	617b      	str	r3, [r7, #20]
   return(result);
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d1e5      	bne.n	8009ec8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009efc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f00:	2b01      	cmp	r3, #1
 8009f02:	d106      	bne.n	8009f12 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f06:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009f08:	4619      	mov	r1, r3
 8009f0a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009f0c:	f7f8 f8ce 	bl	80020ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009f10:	e002      	b.n	8009f18 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009f12:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009f14:	f7ff fef8 	bl	8009d08 <HAL_UART_RxCpltCallback>
}
 8009f18:	bf00      	nop
 8009f1a:	3770      	adds	r7, #112	@ 0x70
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	bd80      	pop	{r7, pc}

08009f20 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b084      	sub	sp, #16
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f2c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	d108      	bne.n	8009f48 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009f3a:	085b      	lsrs	r3, r3, #1
 8009f3c:	b29b      	uxth	r3, r3
 8009f3e:	4619      	mov	r1, r3
 8009f40:	68f8      	ldr	r0, [r7, #12]
 8009f42:	f7f8 f8b3 	bl	80020ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009f46:	e002      	b.n	8009f4e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009f48:	68f8      	ldr	r0, [r7, #12]
 8009f4a:	f7ff fee7 	bl	8009d1c <HAL_UART_RxHalfCpltCallback>
}
 8009f4e:	bf00      	nop
 8009f50:	3710      	adds	r7, #16
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}

08009f56 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009f56:	b580      	push	{r7, lr}
 8009f58:	b084      	sub	sp, #16
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f66:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	695b      	ldr	r3, [r3, #20]
 8009f6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f72:	2b80      	cmp	r3, #128	@ 0x80
 8009f74:	bf0c      	ite	eq
 8009f76:	2301      	moveq	r3, #1
 8009f78:	2300      	movne	r3, #0
 8009f7a:	b2db      	uxtb	r3, r3
 8009f7c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f84:	b2db      	uxtb	r3, r3
 8009f86:	2b21      	cmp	r3, #33	@ 0x21
 8009f88:	d108      	bne.n	8009f9c <UART_DMAError+0x46>
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d005      	beq.n	8009f9c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	2200      	movs	r2, #0
 8009f94:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009f96:	68b8      	ldr	r0, [r7, #8]
 8009f98:	f000 f8c6 	bl	800a128 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	695b      	ldr	r3, [r3, #20]
 8009fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fa6:	2b40      	cmp	r3, #64	@ 0x40
 8009fa8:	bf0c      	ite	eq
 8009faa:	2301      	moveq	r3, #1
 8009fac:	2300      	movne	r3, #0
 8009fae:	b2db      	uxtb	r3, r3
 8009fb0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009fb8:	b2db      	uxtb	r3, r3
 8009fba:	2b22      	cmp	r3, #34	@ 0x22
 8009fbc:	d108      	bne.n	8009fd0 <UART_DMAError+0x7a>
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d005      	beq.n	8009fd0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009fca:	68b8      	ldr	r0, [r7, #8]
 8009fcc:	f000 f8d4 	bl	800a178 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009fd0:	68bb      	ldr	r3, [r7, #8]
 8009fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fd4:	f043 0210 	orr.w	r2, r3, #16
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009fdc:	68b8      	ldr	r0, [r7, #8]
 8009fde:	f7ff fea7 	bl	8009d30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009fe2:	bf00      	nop
 8009fe4:	3710      	adds	r7, #16
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}
	...

08009fec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b098      	sub	sp, #96	@ 0x60
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	60f8      	str	r0, [r7, #12]
 8009ff4:	60b9      	str	r1, [r7, #8]
 8009ff6:	4613      	mov	r3, r2
 8009ff8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009ffa:	68ba      	ldr	r2, [r7, #8]
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	88fa      	ldrh	r2, [r7, #6]
 800a004:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	2200      	movs	r2, #0
 800a00a:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	2222      	movs	r2, #34	@ 0x22
 800a010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a018:	4a40      	ldr	r2, [pc, #256]	@ (800a11c <UART_Start_Receive_DMA+0x130>)
 800a01a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a020:	4a3f      	ldr	r2, [pc, #252]	@ (800a120 <UART_Start_Receive_DMA+0x134>)
 800a022:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a028:	4a3e      	ldr	r2, [pc, #248]	@ (800a124 <UART_Start_Receive_DMA+0x138>)
 800a02a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a030:	2200      	movs	r2, #0
 800a032:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a034:	f107 0308 	add.w	r3, r7, #8
 800a038:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	3304      	adds	r3, #4
 800a044:	4619      	mov	r1, r3
 800a046:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a048:	681a      	ldr	r2, [r3, #0]
 800a04a:	88fb      	ldrh	r3, [r7, #6]
 800a04c:	f7fb fe8a 	bl	8005d64 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a050:	2300      	movs	r3, #0
 800a052:	613b      	str	r3, [r7, #16]
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	613b      	str	r3, [r7, #16]
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	613b      	str	r3, [r7, #16]
 800a064:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	2200      	movs	r2, #0
 800a06a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	691b      	ldr	r3, [r3, #16]
 800a072:	2b00      	cmp	r3, #0
 800a074:	d019      	beq.n	800a0aa <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	330c      	adds	r3, #12
 800a07c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a07e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a080:	e853 3f00 	ldrex	r3, [r3]
 800a084:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a088:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a08c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	330c      	adds	r3, #12
 800a094:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a096:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800a098:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a09a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a09c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a09e:	e841 2300 	strex	r3, r2, [r1]
 800a0a2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a0a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d1e5      	bne.n	800a076 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	3314      	adds	r3, #20
 800a0b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0b4:	e853 3f00 	ldrex	r3, [r3]
 800a0b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a0ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0bc:	f043 0301 	orr.w	r3, r3, #1
 800a0c0:	657b      	str	r3, [r7, #84]	@ 0x54
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	3314      	adds	r3, #20
 800a0c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a0ca:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a0cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ce:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a0d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a0d2:	e841 2300 	strex	r3, r2, [r1]
 800a0d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a0d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d1e5      	bne.n	800a0aa <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	3314      	adds	r3, #20
 800a0e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e6:	69bb      	ldr	r3, [r7, #24]
 800a0e8:	e853 3f00 	ldrex	r3, [r3]
 800a0ec:	617b      	str	r3, [r7, #20]
   return(result);
 800a0ee:	697b      	ldr	r3, [r7, #20]
 800a0f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0f4:	653b      	str	r3, [r7, #80]	@ 0x50
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	3314      	adds	r3, #20
 800a0fc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a0fe:	627a      	str	r2, [r7, #36]	@ 0x24
 800a100:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a102:	6a39      	ldr	r1, [r7, #32]
 800a104:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a106:	e841 2300 	strex	r3, r2, [r1]
 800a10a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a10c:	69fb      	ldr	r3, [r7, #28]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1e5      	bne.n	800a0de <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800a112:	2300      	movs	r3, #0
}
 800a114:	4618      	mov	r0, r3
 800a116:	3760      	adds	r7, #96	@ 0x60
 800a118:	46bd      	mov	sp, r7
 800a11a:	bd80      	pop	{r7, pc}
 800a11c:	08009dfb 	.word	0x08009dfb
 800a120:	08009f21 	.word	0x08009f21
 800a124:	08009f57 	.word	0x08009f57

0800a128 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a128:	b480      	push	{r7}
 800a12a:	b089      	sub	sp, #36	@ 0x24
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	330c      	adds	r3, #12
 800a136:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	e853 3f00 	ldrex	r3, [r3]
 800a13e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a146:	61fb      	str	r3, [r7, #28]
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	330c      	adds	r3, #12
 800a14e:	69fa      	ldr	r2, [r7, #28]
 800a150:	61ba      	str	r2, [r7, #24]
 800a152:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a154:	6979      	ldr	r1, [r7, #20]
 800a156:	69ba      	ldr	r2, [r7, #24]
 800a158:	e841 2300 	strex	r3, r2, [r1]
 800a15c:	613b      	str	r3, [r7, #16]
   return(result);
 800a15e:	693b      	ldr	r3, [r7, #16]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d1e5      	bne.n	800a130 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2220      	movs	r2, #32
 800a168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 800a16c:	bf00      	nop
 800a16e:	3724      	adds	r7, #36	@ 0x24
 800a170:	46bd      	mov	sp, r7
 800a172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a176:	4770      	bx	lr

0800a178 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a178:	b480      	push	{r7}
 800a17a:	b095      	sub	sp, #84	@ 0x54
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	330c      	adds	r3, #12
 800a186:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a18a:	e853 3f00 	ldrex	r3, [r3]
 800a18e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a192:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a196:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	330c      	adds	r3, #12
 800a19e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a1a0:	643a      	str	r2, [r7, #64]	@ 0x40
 800a1a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a1a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a1a8:	e841 2300 	strex	r3, r2, [r1]
 800a1ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a1ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d1e5      	bne.n	800a180 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	3314      	adds	r3, #20
 800a1ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1bc:	6a3b      	ldr	r3, [r7, #32]
 800a1be:	e853 3f00 	ldrex	r3, [r3]
 800a1c2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1c4:	69fb      	ldr	r3, [r7, #28]
 800a1c6:	f023 0301 	bic.w	r3, r3, #1
 800a1ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	3314      	adds	r3, #20
 800a1d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a1d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a1d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a1da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1dc:	e841 2300 	strex	r3, r2, [r1]
 800a1e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d1e5      	bne.n	800a1b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1ec:	2b01      	cmp	r3, #1
 800a1ee:	d119      	bne.n	800a224 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	330c      	adds	r3, #12
 800a1f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	e853 3f00 	ldrex	r3, [r3]
 800a1fe:	60bb      	str	r3, [r7, #8]
   return(result);
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	f023 0310 	bic.w	r3, r3, #16
 800a206:	647b      	str	r3, [r7, #68]	@ 0x44
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	330c      	adds	r3, #12
 800a20e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a210:	61ba      	str	r2, [r7, #24]
 800a212:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a214:	6979      	ldr	r1, [r7, #20]
 800a216:	69ba      	ldr	r2, [r7, #24]
 800a218:	e841 2300 	strex	r3, r2, [r1]
 800a21c:	613b      	str	r3, [r7, #16]
   return(result);
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d1e5      	bne.n	800a1f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2220      	movs	r2, #32
 800a228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2200      	movs	r2, #0
 800a230:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a232:	bf00      	nop
 800a234:	3754      	adds	r7, #84	@ 0x54
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr

0800a23e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a23e:	b580      	push	{r7, lr}
 800a240:	b084      	sub	sp, #16
 800a242:	af00      	add	r7, sp, #0
 800a244:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a24a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	2200      	movs	r2, #0
 800a250:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	2200      	movs	r2, #0
 800a256:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a258:	68f8      	ldr	r0, [r7, #12]
 800a25a:	f7ff fd69 	bl	8009d30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a25e:	bf00      	nop
 800a260:	3710      	adds	r7, #16
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}

0800a266 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a266:	b480      	push	{r7}
 800a268:	b085      	sub	sp, #20
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a274:	b2db      	uxtb	r3, r3
 800a276:	2b21      	cmp	r3, #33	@ 0x21
 800a278:	d13e      	bne.n	800a2f8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	689b      	ldr	r3, [r3, #8]
 800a27e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a282:	d114      	bne.n	800a2ae <UART_Transmit_IT+0x48>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	691b      	ldr	r3, [r3, #16]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d110      	bne.n	800a2ae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	6a1b      	ldr	r3, [r3, #32]
 800a290:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	881b      	ldrh	r3, [r3, #0]
 800a296:	461a      	mov	r2, r3
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a2a0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6a1b      	ldr	r3, [r3, #32]
 800a2a6:	1c9a      	adds	r2, r3, #2
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	621a      	str	r2, [r3, #32]
 800a2ac:	e008      	b.n	800a2c0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6a1b      	ldr	r3, [r3, #32]
 800a2b2:	1c59      	adds	r1, r3, #1
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	6211      	str	r1, [r2, #32]
 800a2b8:	781a      	ldrb	r2, [r3, #0]
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a2c4:	b29b      	uxth	r3, r3
 800a2c6:	3b01      	subs	r3, #1
 800a2c8:	b29b      	uxth	r3, r3
 800a2ca:	687a      	ldr	r2, [r7, #4]
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d10f      	bne.n	800a2f4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	68da      	ldr	r2, [r3, #12]
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a2e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	68da      	ldr	r2, [r3, #12]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a2f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	e000      	b.n	800a2fa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a2f8:	2302      	movs	r3, #2
  }
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3714      	adds	r7, #20
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr

0800a306 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a306:	b580      	push	{r7, lr}
 800a308:	b082      	sub	sp, #8
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	68da      	ldr	r2, [r3, #12]
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a31c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2220      	movs	r2, #32
 800a322:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f7ff fcda 	bl	8009ce0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a32c:	2300      	movs	r3, #0
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3708      	adds	r7, #8
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}

0800a336 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a336:	b580      	push	{r7, lr}
 800a338:	b08c      	sub	sp, #48	@ 0x30
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a344:	b2db      	uxtb	r3, r3
 800a346:	2b22      	cmp	r3, #34	@ 0x22
 800a348:	f040 80ab 	bne.w	800a4a2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	689b      	ldr	r3, [r3, #8]
 800a350:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a354:	d117      	bne.n	800a386 <UART_Receive_IT+0x50>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	691b      	ldr	r3, [r3, #16]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d113      	bne.n	800a386 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a35e:	2300      	movs	r3, #0
 800a360:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a366:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	b29b      	uxth	r3, r3
 800a370:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a374:	b29a      	uxth	r2, r3
 800a376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a378:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a37e:	1c9a      	adds	r2, r3, #2
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	629a      	str	r2, [r3, #40]	@ 0x28
 800a384:	e026      	b.n	800a3d4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a38a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800a38c:	2300      	movs	r3, #0
 800a38e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	689b      	ldr	r3, [r3, #8]
 800a394:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a398:	d007      	beq.n	800a3aa <UART_Receive_IT+0x74>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	689b      	ldr	r3, [r3, #8]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d10a      	bne.n	800a3b8 <UART_Receive_IT+0x82>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	691b      	ldr	r3, [r3, #16]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d106      	bne.n	800a3b8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	b2da      	uxtb	r2, r3
 800a3b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3b4:	701a      	strb	r2, [r3, #0]
 800a3b6:	e008      	b.n	800a3ca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	685b      	ldr	r3, [r3, #4]
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a3c4:	b2da      	uxtb	r2, r3
 800a3c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3c8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3ce:	1c5a      	adds	r2, r3, #1
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a3d8:	b29b      	uxth	r3, r3
 800a3da:	3b01      	subs	r3, #1
 800a3dc:	b29b      	uxth	r3, r3
 800a3de:	687a      	ldr	r2, [r7, #4]
 800a3e0:	4619      	mov	r1, r3
 800a3e2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d15a      	bne.n	800a49e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	68da      	ldr	r2, [r3, #12]
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f022 0220 	bic.w	r2, r2, #32
 800a3f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	68da      	ldr	r2, [r3, #12]
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a406:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	695a      	ldr	r2, [r3, #20]
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f022 0201 	bic.w	r2, r2, #1
 800a416:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2220      	movs	r2, #32
 800a41c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a424:	2b01      	cmp	r3, #1
 800a426:	d135      	bne.n	800a494 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2200      	movs	r2, #0
 800a42c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	330c      	adds	r3, #12
 800a434:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a436:	697b      	ldr	r3, [r7, #20]
 800a438:	e853 3f00 	ldrex	r3, [r3]
 800a43c:	613b      	str	r3, [r7, #16]
   return(result);
 800a43e:	693b      	ldr	r3, [r7, #16]
 800a440:	f023 0310 	bic.w	r3, r3, #16
 800a444:	627b      	str	r3, [r7, #36]	@ 0x24
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	330c      	adds	r3, #12
 800a44c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a44e:	623a      	str	r2, [r7, #32]
 800a450:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a452:	69f9      	ldr	r1, [r7, #28]
 800a454:	6a3a      	ldr	r2, [r7, #32]
 800a456:	e841 2300 	strex	r3, r2, [r1]
 800a45a:	61bb      	str	r3, [r7, #24]
   return(result);
 800a45c:	69bb      	ldr	r3, [r7, #24]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d1e5      	bne.n	800a42e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f003 0310 	and.w	r3, r3, #16
 800a46c:	2b10      	cmp	r3, #16
 800a46e:	d10a      	bne.n	800a486 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a470:	2300      	movs	r3, #0
 800a472:	60fb      	str	r3, [r7, #12]
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	60fb      	str	r3, [r7, #12]
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	60fb      	str	r3, [r7, #12]
 800a484:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a48a:	4619      	mov	r1, r3
 800a48c:	6878      	ldr	r0, [r7, #4]
 800a48e:	f7f7 fe0d 	bl	80020ac <HAL_UARTEx_RxEventCallback>
 800a492:	e002      	b.n	800a49a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a494:	6878      	ldr	r0, [r7, #4]
 800a496:	f7ff fc37 	bl	8009d08 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a49a:	2300      	movs	r3, #0
 800a49c:	e002      	b.n	800a4a4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	e000      	b.n	800a4a4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a4a2:	2302      	movs	r3, #2
  }
}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3730      	adds	r7, #48	@ 0x30
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bd80      	pop	{r7, pc}

0800a4ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a4ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a4b0:	b0c0      	sub	sp, #256	@ 0x100
 800a4b2:	af00      	add	r7, sp, #0
 800a4b4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a4b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	691b      	ldr	r3, [r3, #16]
 800a4c0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a4c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4c8:	68d9      	ldr	r1, [r3, #12]
 800a4ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4ce:	681a      	ldr	r2, [r3, #0]
 800a4d0:	ea40 0301 	orr.w	r3, r0, r1
 800a4d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a4d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4da:	689a      	ldr	r2, [r3, #8]
 800a4dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4e0:	691b      	ldr	r3, [r3, #16]
 800a4e2:	431a      	orrs	r2, r3
 800a4e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4e8:	695b      	ldr	r3, [r3, #20]
 800a4ea:	431a      	orrs	r2, r3
 800a4ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4f0:	69db      	ldr	r3, [r3, #28]
 800a4f2:	4313      	orrs	r3, r2
 800a4f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a4f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	68db      	ldr	r3, [r3, #12]
 800a500:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a504:	f021 010c 	bic.w	r1, r1, #12
 800a508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a50c:	681a      	ldr	r2, [r3, #0]
 800a50e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a512:	430b      	orrs	r3, r1
 800a514:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	695b      	ldr	r3, [r3, #20]
 800a51e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a526:	6999      	ldr	r1, [r3, #24]
 800a528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a52c:	681a      	ldr	r2, [r3, #0]
 800a52e:	ea40 0301 	orr.w	r3, r0, r1
 800a532:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a538:	681a      	ldr	r2, [r3, #0]
 800a53a:	4b8f      	ldr	r3, [pc, #572]	@ (800a778 <UART_SetConfig+0x2cc>)
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d005      	beq.n	800a54c <UART_SetConfig+0xa0>
 800a540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a544:	681a      	ldr	r2, [r3, #0]
 800a546:	4b8d      	ldr	r3, [pc, #564]	@ (800a77c <UART_SetConfig+0x2d0>)
 800a548:	429a      	cmp	r2, r3
 800a54a:	d104      	bne.n	800a556 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a54c:	f7fd fd3c 	bl	8007fc8 <HAL_RCC_GetPCLK2Freq>
 800a550:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a554:	e003      	b.n	800a55e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a556:	f7fd fd23 	bl	8007fa0 <HAL_RCC_GetPCLK1Freq>
 800a55a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a55e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a562:	69db      	ldr	r3, [r3, #28]
 800a564:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a568:	f040 810c 	bne.w	800a784 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a56c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a570:	2200      	movs	r2, #0
 800a572:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a576:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a57a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a57e:	4622      	mov	r2, r4
 800a580:	462b      	mov	r3, r5
 800a582:	1891      	adds	r1, r2, r2
 800a584:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a586:	415b      	adcs	r3, r3
 800a588:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a58a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a58e:	4621      	mov	r1, r4
 800a590:	eb12 0801 	adds.w	r8, r2, r1
 800a594:	4629      	mov	r1, r5
 800a596:	eb43 0901 	adc.w	r9, r3, r1
 800a59a:	f04f 0200 	mov.w	r2, #0
 800a59e:	f04f 0300 	mov.w	r3, #0
 800a5a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a5a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a5aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a5ae:	4690      	mov	r8, r2
 800a5b0:	4699      	mov	r9, r3
 800a5b2:	4623      	mov	r3, r4
 800a5b4:	eb18 0303 	adds.w	r3, r8, r3
 800a5b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a5bc:	462b      	mov	r3, r5
 800a5be:	eb49 0303 	adc.w	r3, r9, r3
 800a5c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a5c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5ca:	685b      	ldr	r3, [r3, #4]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a5d2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a5d6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a5da:	460b      	mov	r3, r1
 800a5dc:	18db      	adds	r3, r3, r3
 800a5de:	653b      	str	r3, [r7, #80]	@ 0x50
 800a5e0:	4613      	mov	r3, r2
 800a5e2:	eb42 0303 	adc.w	r3, r2, r3
 800a5e6:	657b      	str	r3, [r7, #84]	@ 0x54
 800a5e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a5ec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a5f0:	f7f6 fada 	bl	8000ba8 <__aeabi_uldivmod>
 800a5f4:	4602      	mov	r2, r0
 800a5f6:	460b      	mov	r3, r1
 800a5f8:	4b61      	ldr	r3, [pc, #388]	@ (800a780 <UART_SetConfig+0x2d4>)
 800a5fa:	fba3 2302 	umull	r2, r3, r3, r2
 800a5fe:	095b      	lsrs	r3, r3, #5
 800a600:	011c      	lsls	r4, r3, #4
 800a602:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a606:	2200      	movs	r2, #0
 800a608:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a60c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a610:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a614:	4642      	mov	r2, r8
 800a616:	464b      	mov	r3, r9
 800a618:	1891      	adds	r1, r2, r2
 800a61a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a61c:	415b      	adcs	r3, r3
 800a61e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a620:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a624:	4641      	mov	r1, r8
 800a626:	eb12 0a01 	adds.w	sl, r2, r1
 800a62a:	4649      	mov	r1, r9
 800a62c:	eb43 0b01 	adc.w	fp, r3, r1
 800a630:	f04f 0200 	mov.w	r2, #0
 800a634:	f04f 0300 	mov.w	r3, #0
 800a638:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a63c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a640:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a644:	4692      	mov	sl, r2
 800a646:	469b      	mov	fp, r3
 800a648:	4643      	mov	r3, r8
 800a64a:	eb1a 0303 	adds.w	r3, sl, r3
 800a64e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a652:	464b      	mov	r3, r9
 800a654:	eb4b 0303 	adc.w	r3, fp, r3
 800a658:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a65c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a660:	685b      	ldr	r3, [r3, #4]
 800a662:	2200      	movs	r2, #0
 800a664:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a668:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a66c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a670:	460b      	mov	r3, r1
 800a672:	18db      	adds	r3, r3, r3
 800a674:	643b      	str	r3, [r7, #64]	@ 0x40
 800a676:	4613      	mov	r3, r2
 800a678:	eb42 0303 	adc.w	r3, r2, r3
 800a67c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a67e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a682:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a686:	f7f6 fa8f 	bl	8000ba8 <__aeabi_uldivmod>
 800a68a:	4602      	mov	r2, r0
 800a68c:	460b      	mov	r3, r1
 800a68e:	4611      	mov	r1, r2
 800a690:	4b3b      	ldr	r3, [pc, #236]	@ (800a780 <UART_SetConfig+0x2d4>)
 800a692:	fba3 2301 	umull	r2, r3, r3, r1
 800a696:	095b      	lsrs	r3, r3, #5
 800a698:	2264      	movs	r2, #100	@ 0x64
 800a69a:	fb02 f303 	mul.w	r3, r2, r3
 800a69e:	1acb      	subs	r3, r1, r3
 800a6a0:	00db      	lsls	r3, r3, #3
 800a6a2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a6a6:	4b36      	ldr	r3, [pc, #216]	@ (800a780 <UART_SetConfig+0x2d4>)
 800a6a8:	fba3 2302 	umull	r2, r3, r3, r2
 800a6ac:	095b      	lsrs	r3, r3, #5
 800a6ae:	005b      	lsls	r3, r3, #1
 800a6b0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a6b4:	441c      	add	r4, r3
 800a6b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a6c0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a6c4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a6c8:	4642      	mov	r2, r8
 800a6ca:	464b      	mov	r3, r9
 800a6cc:	1891      	adds	r1, r2, r2
 800a6ce:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a6d0:	415b      	adcs	r3, r3
 800a6d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a6d8:	4641      	mov	r1, r8
 800a6da:	1851      	adds	r1, r2, r1
 800a6dc:	6339      	str	r1, [r7, #48]	@ 0x30
 800a6de:	4649      	mov	r1, r9
 800a6e0:	414b      	adcs	r3, r1
 800a6e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6e4:	f04f 0200 	mov.w	r2, #0
 800a6e8:	f04f 0300 	mov.w	r3, #0
 800a6ec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a6f0:	4659      	mov	r1, fp
 800a6f2:	00cb      	lsls	r3, r1, #3
 800a6f4:	4651      	mov	r1, sl
 800a6f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a6fa:	4651      	mov	r1, sl
 800a6fc:	00ca      	lsls	r2, r1, #3
 800a6fe:	4610      	mov	r0, r2
 800a700:	4619      	mov	r1, r3
 800a702:	4603      	mov	r3, r0
 800a704:	4642      	mov	r2, r8
 800a706:	189b      	adds	r3, r3, r2
 800a708:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a70c:	464b      	mov	r3, r9
 800a70e:	460a      	mov	r2, r1
 800a710:	eb42 0303 	adc.w	r3, r2, r3
 800a714:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a71c:	685b      	ldr	r3, [r3, #4]
 800a71e:	2200      	movs	r2, #0
 800a720:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a724:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a728:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a72c:	460b      	mov	r3, r1
 800a72e:	18db      	adds	r3, r3, r3
 800a730:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a732:	4613      	mov	r3, r2
 800a734:	eb42 0303 	adc.w	r3, r2, r3
 800a738:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a73a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a73e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a742:	f7f6 fa31 	bl	8000ba8 <__aeabi_uldivmod>
 800a746:	4602      	mov	r2, r0
 800a748:	460b      	mov	r3, r1
 800a74a:	4b0d      	ldr	r3, [pc, #52]	@ (800a780 <UART_SetConfig+0x2d4>)
 800a74c:	fba3 1302 	umull	r1, r3, r3, r2
 800a750:	095b      	lsrs	r3, r3, #5
 800a752:	2164      	movs	r1, #100	@ 0x64
 800a754:	fb01 f303 	mul.w	r3, r1, r3
 800a758:	1ad3      	subs	r3, r2, r3
 800a75a:	00db      	lsls	r3, r3, #3
 800a75c:	3332      	adds	r3, #50	@ 0x32
 800a75e:	4a08      	ldr	r2, [pc, #32]	@ (800a780 <UART_SetConfig+0x2d4>)
 800a760:	fba2 2303 	umull	r2, r3, r2, r3
 800a764:	095b      	lsrs	r3, r3, #5
 800a766:	f003 0207 	and.w	r2, r3, #7
 800a76a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	4422      	add	r2, r4
 800a772:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a774:	e106      	b.n	800a984 <UART_SetConfig+0x4d8>
 800a776:	bf00      	nop
 800a778:	40011000 	.word	0x40011000
 800a77c:	40011400 	.word	0x40011400
 800a780:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a784:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a788:	2200      	movs	r2, #0
 800a78a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a78e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a792:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a796:	4642      	mov	r2, r8
 800a798:	464b      	mov	r3, r9
 800a79a:	1891      	adds	r1, r2, r2
 800a79c:	6239      	str	r1, [r7, #32]
 800a79e:	415b      	adcs	r3, r3
 800a7a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a7a6:	4641      	mov	r1, r8
 800a7a8:	1854      	adds	r4, r2, r1
 800a7aa:	4649      	mov	r1, r9
 800a7ac:	eb43 0501 	adc.w	r5, r3, r1
 800a7b0:	f04f 0200 	mov.w	r2, #0
 800a7b4:	f04f 0300 	mov.w	r3, #0
 800a7b8:	00eb      	lsls	r3, r5, #3
 800a7ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a7be:	00e2      	lsls	r2, r4, #3
 800a7c0:	4614      	mov	r4, r2
 800a7c2:	461d      	mov	r5, r3
 800a7c4:	4643      	mov	r3, r8
 800a7c6:	18e3      	adds	r3, r4, r3
 800a7c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a7cc:	464b      	mov	r3, r9
 800a7ce:	eb45 0303 	adc.w	r3, r5, r3
 800a7d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a7d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7da:	685b      	ldr	r3, [r3, #4]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a7e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a7e6:	f04f 0200 	mov.w	r2, #0
 800a7ea:	f04f 0300 	mov.w	r3, #0
 800a7ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a7f2:	4629      	mov	r1, r5
 800a7f4:	008b      	lsls	r3, r1, #2
 800a7f6:	4621      	mov	r1, r4
 800a7f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a7fc:	4621      	mov	r1, r4
 800a7fe:	008a      	lsls	r2, r1, #2
 800a800:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a804:	f7f6 f9d0 	bl	8000ba8 <__aeabi_uldivmod>
 800a808:	4602      	mov	r2, r0
 800a80a:	460b      	mov	r3, r1
 800a80c:	4b60      	ldr	r3, [pc, #384]	@ (800a990 <UART_SetConfig+0x4e4>)
 800a80e:	fba3 2302 	umull	r2, r3, r3, r2
 800a812:	095b      	lsrs	r3, r3, #5
 800a814:	011c      	lsls	r4, r3, #4
 800a816:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a81a:	2200      	movs	r2, #0
 800a81c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a820:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a824:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a828:	4642      	mov	r2, r8
 800a82a:	464b      	mov	r3, r9
 800a82c:	1891      	adds	r1, r2, r2
 800a82e:	61b9      	str	r1, [r7, #24]
 800a830:	415b      	adcs	r3, r3
 800a832:	61fb      	str	r3, [r7, #28]
 800a834:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a838:	4641      	mov	r1, r8
 800a83a:	1851      	adds	r1, r2, r1
 800a83c:	6139      	str	r1, [r7, #16]
 800a83e:	4649      	mov	r1, r9
 800a840:	414b      	adcs	r3, r1
 800a842:	617b      	str	r3, [r7, #20]
 800a844:	f04f 0200 	mov.w	r2, #0
 800a848:	f04f 0300 	mov.w	r3, #0
 800a84c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a850:	4659      	mov	r1, fp
 800a852:	00cb      	lsls	r3, r1, #3
 800a854:	4651      	mov	r1, sl
 800a856:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a85a:	4651      	mov	r1, sl
 800a85c:	00ca      	lsls	r2, r1, #3
 800a85e:	4610      	mov	r0, r2
 800a860:	4619      	mov	r1, r3
 800a862:	4603      	mov	r3, r0
 800a864:	4642      	mov	r2, r8
 800a866:	189b      	adds	r3, r3, r2
 800a868:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a86c:	464b      	mov	r3, r9
 800a86e:	460a      	mov	r2, r1
 800a870:	eb42 0303 	adc.w	r3, r2, r3
 800a874:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a87c:	685b      	ldr	r3, [r3, #4]
 800a87e:	2200      	movs	r2, #0
 800a880:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a882:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a884:	f04f 0200 	mov.w	r2, #0
 800a888:	f04f 0300 	mov.w	r3, #0
 800a88c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a890:	4649      	mov	r1, r9
 800a892:	008b      	lsls	r3, r1, #2
 800a894:	4641      	mov	r1, r8
 800a896:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a89a:	4641      	mov	r1, r8
 800a89c:	008a      	lsls	r2, r1, #2
 800a89e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a8a2:	f7f6 f981 	bl	8000ba8 <__aeabi_uldivmod>
 800a8a6:	4602      	mov	r2, r0
 800a8a8:	460b      	mov	r3, r1
 800a8aa:	4611      	mov	r1, r2
 800a8ac:	4b38      	ldr	r3, [pc, #224]	@ (800a990 <UART_SetConfig+0x4e4>)
 800a8ae:	fba3 2301 	umull	r2, r3, r3, r1
 800a8b2:	095b      	lsrs	r3, r3, #5
 800a8b4:	2264      	movs	r2, #100	@ 0x64
 800a8b6:	fb02 f303 	mul.w	r3, r2, r3
 800a8ba:	1acb      	subs	r3, r1, r3
 800a8bc:	011b      	lsls	r3, r3, #4
 800a8be:	3332      	adds	r3, #50	@ 0x32
 800a8c0:	4a33      	ldr	r2, [pc, #204]	@ (800a990 <UART_SetConfig+0x4e4>)
 800a8c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a8c6:	095b      	lsrs	r3, r3, #5
 800a8c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a8cc:	441c      	add	r4, r3
 800a8ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	673b      	str	r3, [r7, #112]	@ 0x70
 800a8d6:	677a      	str	r2, [r7, #116]	@ 0x74
 800a8d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a8dc:	4642      	mov	r2, r8
 800a8de:	464b      	mov	r3, r9
 800a8e0:	1891      	adds	r1, r2, r2
 800a8e2:	60b9      	str	r1, [r7, #8]
 800a8e4:	415b      	adcs	r3, r3
 800a8e6:	60fb      	str	r3, [r7, #12]
 800a8e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a8ec:	4641      	mov	r1, r8
 800a8ee:	1851      	adds	r1, r2, r1
 800a8f0:	6039      	str	r1, [r7, #0]
 800a8f2:	4649      	mov	r1, r9
 800a8f4:	414b      	adcs	r3, r1
 800a8f6:	607b      	str	r3, [r7, #4]
 800a8f8:	f04f 0200 	mov.w	r2, #0
 800a8fc:	f04f 0300 	mov.w	r3, #0
 800a900:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a904:	4659      	mov	r1, fp
 800a906:	00cb      	lsls	r3, r1, #3
 800a908:	4651      	mov	r1, sl
 800a90a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a90e:	4651      	mov	r1, sl
 800a910:	00ca      	lsls	r2, r1, #3
 800a912:	4610      	mov	r0, r2
 800a914:	4619      	mov	r1, r3
 800a916:	4603      	mov	r3, r0
 800a918:	4642      	mov	r2, r8
 800a91a:	189b      	adds	r3, r3, r2
 800a91c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a91e:	464b      	mov	r3, r9
 800a920:	460a      	mov	r2, r1
 800a922:	eb42 0303 	adc.w	r3, r2, r3
 800a926:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a92c:	685b      	ldr	r3, [r3, #4]
 800a92e:	2200      	movs	r2, #0
 800a930:	663b      	str	r3, [r7, #96]	@ 0x60
 800a932:	667a      	str	r2, [r7, #100]	@ 0x64
 800a934:	f04f 0200 	mov.w	r2, #0
 800a938:	f04f 0300 	mov.w	r3, #0
 800a93c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a940:	4649      	mov	r1, r9
 800a942:	008b      	lsls	r3, r1, #2
 800a944:	4641      	mov	r1, r8
 800a946:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a94a:	4641      	mov	r1, r8
 800a94c:	008a      	lsls	r2, r1, #2
 800a94e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a952:	f7f6 f929 	bl	8000ba8 <__aeabi_uldivmod>
 800a956:	4602      	mov	r2, r0
 800a958:	460b      	mov	r3, r1
 800a95a:	4b0d      	ldr	r3, [pc, #52]	@ (800a990 <UART_SetConfig+0x4e4>)
 800a95c:	fba3 1302 	umull	r1, r3, r3, r2
 800a960:	095b      	lsrs	r3, r3, #5
 800a962:	2164      	movs	r1, #100	@ 0x64
 800a964:	fb01 f303 	mul.w	r3, r1, r3
 800a968:	1ad3      	subs	r3, r2, r3
 800a96a:	011b      	lsls	r3, r3, #4
 800a96c:	3332      	adds	r3, #50	@ 0x32
 800a96e:	4a08      	ldr	r2, [pc, #32]	@ (800a990 <UART_SetConfig+0x4e4>)
 800a970:	fba2 2303 	umull	r2, r3, r2, r3
 800a974:	095b      	lsrs	r3, r3, #5
 800a976:	f003 020f 	and.w	r2, r3, #15
 800a97a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	4422      	add	r2, r4
 800a982:	609a      	str	r2, [r3, #8]
}
 800a984:	bf00      	nop
 800a986:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a98a:	46bd      	mov	sp, r7
 800a98c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a990:	51eb851f 	.word	0x51eb851f

0800a994 <__NVIC_SetPriority>:
{
 800a994:	b480      	push	{r7}
 800a996:	b083      	sub	sp, #12
 800a998:	af00      	add	r7, sp, #0
 800a99a:	4603      	mov	r3, r0
 800a99c:	6039      	str	r1, [r7, #0]
 800a99e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a9a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	db0a      	blt.n	800a9be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	b2da      	uxtb	r2, r3
 800a9ac:	490c      	ldr	r1, [pc, #48]	@ (800a9e0 <__NVIC_SetPriority+0x4c>)
 800a9ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a9b2:	0112      	lsls	r2, r2, #4
 800a9b4:	b2d2      	uxtb	r2, r2
 800a9b6:	440b      	add	r3, r1
 800a9b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a9bc:	e00a      	b.n	800a9d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	b2da      	uxtb	r2, r3
 800a9c2:	4908      	ldr	r1, [pc, #32]	@ (800a9e4 <__NVIC_SetPriority+0x50>)
 800a9c4:	79fb      	ldrb	r3, [r7, #7]
 800a9c6:	f003 030f 	and.w	r3, r3, #15
 800a9ca:	3b04      	subs	r3, #4
 800a9cc:	0112      	lsls	r2, r2, #4
 800a9ce:	b2d2      	uxtb	r2, r2
 800a9d0:	440b      	add	r3, r1
 800a9d2:	761a      	strb	r2, [r3, #24]
}
 800a9d4:	bf00      	nop
 800a9d6:	370c      	adds	r7, #12
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9de:	4770      	bx	lr
 800a9e0:	e000e100 	.word	0xe000e100
 800a9e4:	e000ed00 	.word	0xe000ed00

0800a9e8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a9ec:	2100      	movs	r1, #0
 800a9ee:	f06f 0004 	mvn.w	r0, #4
 800a9f2:	f7ff ffcf 	bl	800a994 <__NVIC_SetPriority>
#endif
}
 800a9f6:	bf00      	nop
 800a9f8:	bd80      	pop	{r7, pc}
	...

0800a9fc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a9fc:	b480      	push	{r7}
 800a9fe:	b083      	sub	sp, #12
 800aa00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa02:	f3ef 8305 	mrs	r3, IPSR
 800aa06:	603b      	str	r3, [r7, #0]
  return(result);
 800aa08:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d003      	beq.n	800aa16 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800aa0e:	f06f 0305 	mvn.w	r3, #5
 800aa12:	607b      	str	r3, [r7, #4]
 800aa14:	e00c      	b.n	800aa30 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800aa16:	4b0a      	ldr	r3, [pc, #40]	@ (800aa40 <osKernelInitialize+0x44>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d105      	bne.n	800aa2a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800aa1e:	4b08      	ldr	r3, [pc, #32]	@ (800aa40 <osKernelInitialize+0x44>)
 800aa20:	2201      	movs	r2, #1
 800aa22:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800aa24:	2300      	movs	r3, #0
 800aa26:	607b      	str	r3, [r7, #4]
 800aa28:	e002      	b.n	800aa30 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800aa2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aa2e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aa30:	687b      	ldr	r3, [r7, #4]
}
 800aa32:	4618      	mov	r0, r3
 800aa34:	370c      	adds	r7, #12
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr
 800aa3e:	bf00      	nop
 800aa40:	20000d10 	.word	0x20000d10

0800aa44 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b082      	sub	sp, #8
 800aa48:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa4a:	f3ef 8305 	mrs	r3, IPSR
 800aa4e:	603b      	str	r3, [r7, #0]
  return(result);
 800aa50:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d003      	beq.n	800aa5e <osKernelStart+0x1a>
    stat = osErrorISR;
 800aa56:	f06f 0305 	mvn.w	r3, #5
 800aa5a:	607b      	str	r3, [r7, #4]
 800aa5c:	e010      	b.n	800aa80 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800aa5e:	4b0b      	ldr	r3, [pc, #44]	@ (800aa8c <osKernelStart+0x48>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	2b01      	cmp	r3, #1
 800aa64:	d109      	bne.n	800aa7a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800aa66:	f7ff ffbf 	bl	800a9e8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800aa6a:	4b08      	ldr	r3, [pc, #32]	@ (800aa8c <osKernelStart+0x48>)
 800aa6c:	2202      	movs	r2, #2
 800aa6e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800aa70:	f001 f892 	bl	800bb98 <vTaskStartScheduler>
      stat = osOK;
 800aa74:	2300      	movs	r3, #0
 800aa76:	607b      	str	r3, [r7, #4]
 800aa78:	e002      	b.n	800aa80 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800aa7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aa7e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aa80:	687b      	ldr	r3, [r7, #4]
}
 800aa82:	4618      	mov	r0, r3
 800aa84:	3708      	adds	r7, #8
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}
 800aa8a:	bf00      	nop
 800aa8c:	20000d10 	.word	0x20000d10

0800aa90 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b08e      	sub	sp, #56	@ 0x38
 800aa94:	af04      	add	r7, sp, #16
 800aa96:	60f8      	str	r0, [r7, #12]
 800aa98:	60b9      	str	r1, [r7, #8]
 800aa9a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aaa0:	f3ef 8305 	mrs	r3, IPSR
 800aaa4:	617b      	str	r3, [r7, #20]
  return(result);
 800aaa6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d17e      	bne.n	800abaa <osThreadNew+0x11a>
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d07b      	beq.n	800abaa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800aab2:	2380      	movs	r3, #128	@ 0x80
 800aab4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800aab6:	2318      	movs	r3, #24
 800aab8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800aaba:	2300      	movs	r3, #0
 800aabc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800aabe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aac2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d045      	beq.n	800ab56 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d002      	beq.n	800aad8 <osThreadNew+0x48>
        name = attr->name;
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	699b      	ldr	r3, [r3, #24]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d002      	beq.n	800aae6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	699b      	ldr	r3, [r3, #24]
 800aae4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800aae6:	69fb      	ldr	r3, [r7, #28]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d008      	beq.n	800aafe <osThreadNew+0x6e>
 800aaec:	69fb      	ldr	r3, [r7, #28]
 800aaee:	2b38      	cmp	r3, #56	@ 0x38
 800aaf0:	d805      	bhi.n	800aafe <osThreadNew+0x6e>
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	685b      	ldr	r3, [r3, #4]
 800aaf6:	f003 0301 	and.w	r3, r3, #1
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d001      	beq.n	800ab02 <osThreadNew+0x72>
        return (NULL);
 800aafe:	2300      	movs	r3, #0
 800ab00:	e054      	b.n	800abac <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	695b      	ldr	r3, [r3, #20]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d003      	beq.n	800ab12 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	695b      	ldr	r3, [r3, #20]
 800ab0e:	089b      	lsrs	r3, r3, #2
 800ab10:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	689b      	ldr	r3, [r3, #8]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d00e      	beq.n	800ab38 <osThreadNew+0xa8>
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	68db      	ldr	r3, [r3, #12]
 800ab1e:	2ba7      	cmp	r3, #167	@ 0xa7
 800ab20:	d90a      	bls.n	800ab38 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d006      	beq.n	800ab38 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	695b      	ldr	r3, [r3, #20]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d002      	beq.n	800ab38 <osThreadNew+0xa8>
        mem = 1;
 800ab32:	2301      	movs	r3, #1
 800ab34:	61bb      	str	r3, [r7, #24]
 800ab36:	e010      	b.n	800ab5a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	689b      	ldr	r3, [r3, #8]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d10c      	bne.n	800ab5a <osThreadNew+0xca>
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	68db      	ldr	r3, [r3, #12]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d108      	bne.n	800ab5a <osThreadNew+0xca>
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	691b      	ldr	r3, [r3, #16]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d104      	bne.n	800ab5a <osThreadNew+0xca>
          mem = 0;
 800ab50:	2300      	movs	r3, #0
 800ab52:	61bb      	str	r3, [r7, #24]
 800ab54:	e001      	b.n	800ab5a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ab56:	2300      	movs	r3, #0
 800ab58:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ab5a:	69bb      	ldr	r3, [r7, #24]
 800ab5c:	2b01      	cmp	r3, #1
 800ab5e:	d110      	bne.n	800ab82 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ab64:	687a      	ldr	r2, [r7, #4]
 800ab66:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ab68:	9202      	str	r2, [sp, #8]
 800ab6a:	9301      	str	r3, [sp, #4]
 800ab6c:	69fb      	ldr	r3, [r7, #28]
 800ab6e:	9300      	str	r3, [sp, #0]
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	6a3a      	ldr	r2, [r7, #32]
 800ab74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ab76:	68f8      	ldr	r0, [r7, #12]
 800ab78:	f000 fe1a 	bl	800b7b0 <xTaskCreateStatic>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	613b      	str	r3, [r7, #16]
 800ab80:	e013      	b.n	800abaa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ab82:	69bb      	ldr	r3, [r7, #24]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d110      	bne.n	800abaa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ab88:	6a3b      	ldr	r3, [r7, #32]
 800ab8a:	b29a      	uxth	r2, r3
 800ab8c:	f107 0310 	add.w	r3, r7, #16
 800ab90:	9301      	str	r3, [sp, #4]
 800ab92:	69fb      	ldr	r3, [r7, #28]
 800ab94:	9300      	str	r3, [sp, #0]
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ab9a:	68f8      	ldr	r0, [r7, #12]
 800ab9c:	f000 fe68 	bl	800b870 <xTaskCreate>
 800aba0:	4603      	mov	r3, r0
 800aba2:	2b01      	cmp	r3, #1
 800aba4:	d001      	beq.n	800abaa <osThreadNew+0x11a>
            hTask = NULL;
 800aba6:	2300      	movs	r3, #0
 800aba8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800abaa:	693b      	ldr	r3, [r7, #16]
}
 800abac:	4618      	mov	r0, r3
 800abae:	3728      	adds	r7, #40	@ 0x28
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b084      	sub	sp, #16
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800abbc:	f3ef 8305 	mrs	r3, IPSR
 800abc0:	60bb      	str	r3, [r7, #8]
  return(result);
 800abc2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d003      	beq.n	800abd0 <osDelay+0x1c>
    stat = osErrorISR;
 800abc8:	f06f 0305 	mvn.w	r3, #5
 800abcc:	60fb      	str	r3, [r7, #12]
 800abce:	e007      	b.n	800abe0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800abd0:	2300      	movs	r3, #0
 800abd2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d002      	beq.n	800abe0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f000 ffa6 	bl	800bb2c <vTaskDelay>
    }
  }

  return (stat);
 800abe0:	68fb      	ldr	r3, [r7, #12]
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	3710      	adds	r7, #16
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bd80      	pop	{r7, pc}
	...

0800abec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800abec:	b480      	push	{r7}
 800abee:	b085      	sub	sp, #20
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	60f8      	str	r0, [r7, #12]
 800abf4:	60b9      	str	r1, [r7, #8]
 800abf6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	4a07      	ldr	r2, [pc, #28]	@ (800ac18 <vApplicationGetIdleTaskMemory+0x2c>)
 800abfc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	4a06      	ldr	r2, [pc, #24]	@ (800ac1c <vApplicationGetIdleTaskMemory+0x30>)
 800ac02:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	2280      	movs	r2, #128	@ 0x80
 800ac08:	601a      	str	r2, [r3, #0]
}
 800ac0a:	bf00      	nop
 800ac0c:	3714      	adds	r7, #20
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac14:	4770      	bx	lr
 800ac16:	bf00      	nop
 800ac18:	20000d14 	.word	0x20000d14
 800ac1c:	20000dbc 	.word	0x20000dbc

0800ac20 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ac20:	b480      	push	{r7}
 800ac22:	b085      	sub	sp, #20
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	60f8      	str	r0, [r7, #12]
 800ac28:	60b9      	str	r1, [r7, #8]
 800ac2a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	4a07      	ldr	r2, [pc, #28]	@ (800ac4c <vApplicationGetTimerTaskMemory+0x2c>)
 800ac30:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	4a06      	ldr	r2, [pc, #24]	@ (800ac50 <vApplicationGetTimerTaskMemory+0x30>)
 800ac36:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ac3e:	601a      	str	r2, [r3, #0]
}
 800ac40:	bf00      	nop
 800ac42:	3714      	adds	r7, #20
 800ac44:	46bd      	mov	sp, r7
 800ac46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4a:	4770      	bx	lr
 800ac4c:	20000fbc 	.word	0x20000fbc
 800ac50:	20001064 	.word	0x20001064

0800ac54 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ac54:	b480      	push	{r7}
 800ac56:	b083      	sub	sp, #12
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	f103 0208 	add.w	r2, r3, #8
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ac6c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	f103 0208 	add.w	r2, r3, #8
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f103 0208 	add.w	r2, r3, #8
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2200      	movs	r2, #0
 800ac86:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ac88:	bf00      	nop
 800ac8a:	370c      	adds	r7, #12
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac92:	4770      	bx	lr

0800ac94 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ac94:	b480      	push	{r7}
 800ac96:	b083      	sub	sp, #12
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800aca2:	bf00      	nop
 800aca4:	370c      	adds	r7, #12
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr

0800acae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800acae:	b480      	push	{r7}
 800acb0:	b085      	sub	sp, #20
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
 800acb6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	685b      	ldr	r3, [r3, #4]
 800acbc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	68fa      	ldr	r2, [r7, #12]
 800acc2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	689a      	ldr	r2, [r3, #8]
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	689b      	ldr	r3, [r3, #8]
 800acd0:	683a      	ldr	r2, [r7, #0]
 800acd2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	683a      	ldr	r2, [r7, #0]
 800acd8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	687a      	ldr	r2, [r7, #4]
 800acde:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	1c5a      	adds	r2, r3, #1
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	601a      	str	r2, [r3, #0]
}
 800acea:	bf00      	nop
 800acec:	3714      	adds	r7, #20
 800acee:	46bd      	mov	sp, r7
 800acf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf4:	4770      	bx	lr

0800acf6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800acf6:	b480      	push	{r7}
 800acf8:	b085      	sub	sp, #20
 800acfa:	af00      	add	r7, sp, #0
 800acfc:	6078      	str	r0, [r7, #4]
 800acfe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ad06:	68bb      	ldr	r3, [r7, #8]
 800ad08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ad0c:	d103      	bne.n	800ad16 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	691b      	ldr	r3, [r3, #16]
 800ad12:	60fb      	str	r3, [r7, #12]
 800ad14:	e00c      	b.n	800ad30 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	3308      	adds	r3, #8
 800ad1a:	60fb      	str	r3, [r7, #12]
 800ad1c:	e002      	b.n	800ad24 <vListInsert+0x2e>
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	685b      	ldr	r3, [r3, #4]
 800ad22:	60fb      	str	r3, [r7, #12]
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	685b      	ldr	r3, [r3, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	68ba      	ldr	r2, [r7, #8]
 800ad2c:	429a      	cmp	r2, r3
 800ad2e:	d2f6      	bcs.n	800ad1e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	685a      	ldr	r2, [r3, #4]
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	685b      	ldr	r3, [r3, #4]
 800ad3c:	683a      	ldr	r2, [r7, #0]
 800ad3e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	68fa      	ldr	r2, [r7, #12]
 800ad44:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	683a      	ldr	r2, [r7, #0]
 800ad4a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	687a      	ldr	r2, [r7, #4]
 800ad50:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	1c5a      	adds	r2, r3, #1
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	601a      	str	r2, [r3, #0]
}
 800ad5c:	bf00      	nop
 800ad5e:	3714      	adds	r7, #20
 800ad60:	46bd      	mov	sp, r7
 800ad62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad66:	4770      	bx	lr

0800ad68 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b085      	sub	sp, #20
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	691b      	ldr	r3, [r3, #16]
 800ad74:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	685b      	ldr	r3, [r3, #4]
 800ad7a:	687a      	ldr	r2, [r7, #4]
 800ad7c:	6892      	ldr	r2, [r2, #8]
 800ad7e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	689b      	ldr	r3, [r3, #8]
 800ad84:	687a      	ldr	r2, [r7, #4]
 800ad86:	6852      	ldr	r2, [r2, #4]
 800ad88:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	685b      	ldr	r3, [r3, #4]
 800ad8e:	687a      	ldr	r2, [r7, #4]
 800ad90:	429a      	cmp	r2, r3
 800ad92:	d103      	bne.n	800ad9c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	689a      	ldr	r2, [r3, #8]
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2200      	movs	r2, #0
 800ada0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	1e5a      	subs	r2, r3, #1
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	681b      	ldr	r3, [r3, #0]
}
 800adb0:	4618      	mov	r0, r3
 800adb2:	3714      	adds	r7, #20
 800adb4:	46bd      	mov	sp, r7
 800adb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adba:	4770      	bx	lr

0800adbc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b084      	sub	sp, #16
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
 800adc4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d10b      	bne.n	800ade8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800add0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add4:	f383 8811 	msr	BASEPRI, r3
 800add8:	f3bf 8f6f 	isb	sy
 800addc:	f3bf 8f4f 	dsb	sy
 800ade0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ade2:	bf00      	nop
 800ade4:	bf00      	nop
 800ade6:	e7fd      	b.n	800ade4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ade8:	f002 fa86 	bl	800d2f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	681a      	ldr	r2, [r3, #0]
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adf4:	68f9      	ldr	r1, [r7, #12]
 800adf6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800adf8:	fb01 f303 	mul.w	r3, r1, r3
 800adfc:	441a      	add	r2, r3
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	2200      	movs	r2, #0
 800ae06:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	681a      	ldr	r2, [r3, #0]
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681a      	ldr	r2, [r3, #0]
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae18:	3b01      	subs	r3, #1
 800ae1a:	68f9      	ldr	r1, [r7, #12]
 800ae1c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ae1e:	fb01 f303 	mul.w	r3, r1, r3
 800ae22:	441a      	add	r2, r3
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	22ff      	movs	r2, #255	@ 0xff
 800ae2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	22ff      	movs	r2, #255	@ 0xff
 800ae34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ae38:	683b      	ldr	r3, [r7, #0]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d114      	bne.n	800ae68 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	691b      	ldr	r3, [r3, #16]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d01a      	beq.n	800ae7c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	3310      	adds	r3, #16
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	f001 fa3c 	bl	800c2c8 <xTaskRemoveFromEventList>
 800ae50:	4603      	mov	r3, r0
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d012      	beq.n	800ae7c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ae56:	4b0d      	ldr	r3, [pc, #52]	@ (800ae8c <xQueueGenericReset+0xd0>)
 800ae58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae5c:	601a      	str	r2, [r3, #0]
 800ae5e:	f3bf 8f4f 	dsb	sy
 800ae62:	f3bf 8f6f 	isb	sy
 800ae66:	e009      	b.n	800ae7c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	3310      	adds	r3, #16
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7ff fef1 	bl	800ac54 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	3324      	adds	r3, #36	@ 0x24
 800ae76:	4618      	mov	r0, r3
 800ae78:	f7ff feec 	bl	800ac54 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ae7c:	f002 fa6e 	bl	800d35c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ae80:	2301      	movs	r3, #1
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	3710      	adds	r7, #16
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}
 800ae8a:	bf00      	nop
 800ae8c:	e000ed04 	.word	0xe000ed04

0800ae90 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b08e      	sub	sp, #56	@ 0x38
 800ae94:	af02      	add	r7, sp, #8
 800ae96:	60f8      	str	r0, [r7, #12]
 800ae98:	60b9      	str	r1, [r7, #8]
 800ae9a:	607a      	str	r2, [r7, #4]
 800ae9c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d10b      	bne.n	800aebc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800aea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aea8:	f383 8811 	msr	BASEPRI, r3
 800aeac:	f3bf 8f6f 	isb	sy
 800aeb0:	f3bf 8f4f 	dsb	sy
 800aeb4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800aeb6:	bf00      	nop
 800aeb8:	bf00      	nop
 800aeba:	e7fd      	b.n	800aeb8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d10b      	bne.n	800aeda <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800aec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aec6:	f383 8811 	msr	BASEPRI, r3
 800aeca:	f3bf 8f6f 	isb	sy
 800aece:	f3bf 8f4f 	dsb	sy
 800aed2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800aed4:	bf00      	nop
 800aed6:	bf00      	nop
 800aed8:	e7fd      	b.n	800aed6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d002      	beq.n	800aee6 <xQueueGenericCreateStatic+0x56>
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d001      	beq.n	800aeea <xQueueGenericCreateStatic+0x5a>
 800aee6:	2301      	movs	r3, #1
 800aee8:	e000      	b.n	800aeec <xQueueGenericCreateStatic+0x5c>
 800aeea:	2300      	movs	r3, #0
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d10b      	bne.n	800af08 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800aef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aef4:	f383 8811 	msr	BASEPRI, r3
 800aef8:	f3bf 8f6f 	isb	sy
 800aefc:	f3bf 8f4f 	dsb	sy
 800af00:	623b      	str	r3, [r7, #32]
}
 800af02:	bf00      	nop
 800af04:	bf00      	nop
 800af06:	e7fd      	b.n	800af04 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d102      	bne.n	800af14 <xQueueGenericCreateStatic+0x84>
 800af0e:	68bb      	ldr	r3, [r7, #8]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d101      	bne.n	800af18 <xQueueGenericCreateStatic+0x88>
 800af14:	2301      	movs	r3, #1
 800af16:	e000      	b.n	800af1a <xQueueGenericCreateStatic+0x8a>
 800af18:	2300      	movs	r3, #0
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d10b      	bne.n	800af36 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800af1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af22:	f383 8811 	msr	BASEPRI, r3
 800af26:	f3bf 8f6f 	isb	sy
 800af2a:	f3bf 8f4f 	dsb	sy
 800af2e:	61fb      	str	r3, [r7, #28]
}
 800af30:	bf00      	nop
 800af32:	bf00      	nop
 800af34:	e7fd      	b.n	800af32 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800af36:	2350      	movs	r3, #80	@ 0x50
 800af38:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	2b50      	cmp	r3, #80	@ 0x50
 800af3e:	d00b      	beq.n	800af58 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800af40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af44:	f383 8811 	msr	BASEPRI, r3
 800af48:	f3bf 8f6f 	isb	sy
 800af4c:	f3bf 8f4f 	dsb	sy
 800af50:	61bb      	str	r3, [r7, #24]
}
 800af52:	bf00      	nop
 800af54:	bf00      	nop
 800af56:	e7fd      	b.n	800af54 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800af58:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800af5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af60:	2b00      	cmp	r3, #0
 800af62:	d00d      	beq.n	800af80 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800af64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af66:	2201      	movs	r2, #1
 800af68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800af6c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800af70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af72:	9300      	str	r3, [sp, #0]
 800af74:	4613      	mov	r3, r2
 800af76:	687a      	ldr	r2, [r7, #4]
 800af78:	68b9      	ldr	r1, [r7, #8]
 800af7a:	68f8      	ldr	r0, [r7, #12]
 800af7c:	f000 f805 	bl	800af8a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800af80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800af82:	4618      	mov	r0, r3
 800af84:	3730      	adds	r7, #48	@ 0x30
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}

0800af8a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800af8a:	b580      	push	{r7, lr}
 800af8c:	b084      	sub	sp, #16
 800af8e:	af00      	add	r7, sp, #0
 800af90:	60f8      	str	r0, [r7, #12]
 800af92:	60b9      	str	r1, [r7, #8]
 800af94:	607a      	str	r2, [r7, #4]
 800af96:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800af98:	68bb      	ldr	r3, [r7, #8]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d103      	bne.n	800afa6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800af9e:	69bb      	ldr	r3, [r7, #24]
 800afa0:	69ba      	ldr	r2, [r7, #24]
 800afa2:	601a      	str	r2, [r3, #0]
 800afa4:	e002      	b.n	800afac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800afa6:	69bb      	ldr	r3, [r7, #24]
 800afa8:	687a      	ldr	r2, [r7, #4]
 800afaa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800afac:	69bb      	ldr	r3, [r7, #24]
 800afae:	68fa      	ldr	r2, [r7, #12]
 800afb0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800afb2:	69bb      	ldr	r3, [r7, #24]
 800afb4:	68ba      	ldr	r2, [r7, #8]
 800afb6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800afb8:	2101      	movs	r1, #1
 800afba:	69b8      	ldr	r0, [r7, #24]
 800afbc:	f7ff fefe 	bl	800adbc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800afc0:	69bb      	ldr	r3, [r7, #24]
 800afc2:	78fa      	ldrb	r2, [r7, #3]
 800afc4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800afc8:	bf00      	nop
 800afca:	3710      	adds	r7, #16
 800afcc:	46bd      	mov	sp, r7
 800afce:	bd80      	pop	{r7, pc}

0800afd0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b08e      	sub	sp, #56	@ 0x38
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	60f8      	str	r0, [r7, #12]
 800afd8:	60b9      	str	r1, [r7, #8]
 800afda:	607a      	str	r2, [r7, #4]
 800afdc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800afde:	2300      	movs	r3, #0
 800afe0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800afe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d10b      	bne.n	800b004 <xQueueGenericSend+0x34>
	__asm volatile
 800afec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aff0:	f383 8811 	msr	BASEPRI, r3
 800aff4:	f3bf 8f6f 	isb	sy
 800aff8:	f3bf 8f4f 	dsb	sy
 800affc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800affe:	bf00      	nop
 800b000:	bf00      	nop
 800b002:	e7fd      	b.n	800b000 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b004:	68bb      	ldr	r3, [r7, #8]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d103      	bne.n	800b012 <xQueueGenericSend+0x42>
 800b00a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b00c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d101      	bne.n	800b016 <xQueueGenericSend+0x46>
 800b012:	2301      	movs	r3, #1
 800b014:	e000      	b.n	800b018 <xQueueGenericSend+0x48>
 800b016:	2300      	movs	r3, #0
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d10b      	bne.n	800b034 <xQueueGenericSend+0x64>
	__asm volatile
 800b01c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b020:	f383 8811 	msr	BASEPRI, r3
 800b024:	f3bf 8f6f 	isb	sy
 800b028:	f3bf 8f4f 	dsb	sy
 800b02c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b02e:	bf00      	nop
 800b030:	bf00      	nop
 800b032:	e7fd      	b.n	800b030 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	2b02      	cmp	r3, #2
 800b038:	d103      	bne.n	800b042 <xQueueGenericSend+0x72>
 800b03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b03c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b03e:	2b01      	cmp	r3, #1
 800b040:	d101      	bne.n	800b046 <xQueueGenericSend+0x76>
 800b042:	2301      	movs	r3, #1
 800b044:	e000      	b.n	800b048 <xQueueGenericSend+0x78>
 800b046:	2300      	movs	r3, #0
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d10b      	bne.n	800b064 <xQueueGenericSend+0x94>
	__asm volatile
 800b04c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b050:	f383 8811 	msr	BASEPRI, r3
 800b054:	f3bf 8f6f 	isb	sy
 800b058:	f3bf 8f4f 	dsb	sy
 800b05c:	623b      	str	r3, [r7, #32]
}
 800b05e:	bf00      	nop
 800b060:	bf00      	nop
 800b062:	e7fd      	b.n	800b060 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b064:	f001 faf6 	bl	800c654 <xTaskGetSchedulerState>
 800b068:	4603      	mov	r3, r0
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d102      	bne.n	800b074 <xQueueGenericSend+0xa4>
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d101      	bne.n	800b078 <xQueueGenericSend+0xa8>
 800b074:	2301      	movs	r3, #1
 800b076:	e000      	b.n	800b07a <xQueueGenericSend+0xaa>
 800b078:	2300      	movs	r3, #0
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d10b      	bne.n	800b096 <xQueueGenericSend+0xc6>
	__asm volatile
 800b07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b082:	f383 8811 	msr	BASEPRI, r3
 800b086:	f3bf 8f6f 	isb	sy
 800b08a:	f3bf 8f4f 	dsb	sy
 800b08e:	61fb      	str	r3, [r7, #28]
}
 800b090:	bf00      	nop
 800b092:	bf00      	nop
 800b094:	e7fd      	b.n	800b092 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b096:	f002 f92f 	bl	800d2f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b09a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b09c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b09e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0a2:	429a      	cmp	r2, r3
 800b0a4:	d302      	bcc.n	800b0ac <xQueueGenericSend+0xdc>
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	2b02      	cmp	r3, #2
 800b0aa:	d129      	bne.n	800b100 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b0ac:	683a      	ldr	r2, [r7, #0]
 800b0ae:	68b9      	ldr	r1, [r7, #8]
 800b0b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b0b2:	f000 fa0f 	bl	800b4d4 <prvCopyDataToQueue>
 800b0b6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b0b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d010      	beq.n	800b0e2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b0c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0c2:	3324      	adds	r3, #36	@ 0x24
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	f001 f8ff 	bl	800c2c8 <xTaskRemoveFromEventList>
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d013      	beq.n	800b0f8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b0d0:	4b3f      	ldr	r3, [pc, #252]	@ (800b1d0 <xQueueGenericSend+0x200>)
 800b0d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b0d6:	601a      	str	r2, [r3, #0]
 800b0d8:	f3bf 8f4f 	dsb	sy
 800b0dc:	f3bf 8f6f 	isb	sy
 800b0e0:	e00a      	b.n	800b0f8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b0e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d007      	beq.n	800b0f8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b0e8:	4b39      	ldr	r3, [pc, #228]	@ (800b1d0 <xQueueGenericSend+0x200>)
 800b0ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b0ee:	601a      	str	r2, [r3, #0]
 800b0f0:	f3bf 8f4f 	dsb	sy
 800b0f4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b0f8:	f002 f930 	bl	800d35c <vPortExitCritical>
				return pdPASS;
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	e063      	b.n	800b1c8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d103      	bne.n	800b10e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b106:	f002 f929 	bl	800d35c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b10a:	2300      	movs	r3, #0
 800b10c:	e05c      	b.n	800b1c8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b10e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b110:	2b00      	cmp	r3, #0
 800b112:	d106      	bne.n	800b122 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b114:	f107 0314 	add.w	r3, r7, #20
 800b118:	4618      	mov	r0, r3
 800b11a:	f001 f939 	bl	800c390 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b11e:	2301      	movs	r3, #1
 800b120:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b122:	f002 f91b 	bl	800d35c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b126:	f000 fda7 	bl	800bc78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b12a:	f002 f8e5 	bl	800d2f8 <vPortEnterCritical>
 800b12e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b130:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b134:	b25b      	sxtb	r3, r3
 800b136:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b13a:	d103      	bne.n	800b144 <xQueueGenericSend+0x174>
 800b13c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b13e:	2200      	movs	r2, #0
 800b140:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b146:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b14a:	b25b      	sxtb	r3, r3
 800b14c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b150:	d103      	bne.n	800b15a <xQueueGenericSend+0x18a>
 800b152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b154:	2200      	movs	r2, #0
 800b156:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b15a:	f002 f8ff 	bl	800d35c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b15e:	1d3a      	adds	r2, r7, #4
 800b160:	f107 0314 	add.w	r3, r7, #20
 800b164:	4611      	mov	r1, r2
 800b166:	4618      	mov	r0, r3
 800b168:	f001 f928 	bl	800c3bc <xTaskCheckForTimeOut>
 800b16c:	4603      	mov	r3, r0
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d124      	bne.n	800b1bc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b172:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b174:	f000 faa6 	bl	800b6c4 <prvIsQueueFull>
 800b178:	4603      	mov	r3, r0
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d018      	beq.n	800b1b0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b17e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b180:	3310      	adds	r3, #16
 800b182:	687a      	ldr	r2, [r7, #4]
 800b184:	4611      	mov	r1, r2
 800b186:	4618      	mov	r0, r3
 800b188:	f001 f84c 	bl	800c224 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b18c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b18e:	f000 fa31 	bl	800b5f4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b192:	f000 fd7f 	bl	800bc94 <xTaskResumeAll>
 800b196:	4603      	mov	r3, r0
 800b198:	2b00      	cmp	r3, #0
 800b19a:	f47f af7c 	bne.w	800b096 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b19e:	4b0c      	ldr	r3, [pc, #48]	@ (800b1d0 <xQueueGenericSend+0x200>)
 800b1a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b1a4:	601a      	str	r2, [r3, #0]
 800b1a6:	f3bf 8f4f 	dsb	sy
 800b1aa:	f3bf 8f6f 	isb	sy
 800b1ae:	e772      	b.n	800b096 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b1b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b1b2:	f000 fa1f 	bl	800b5f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b1b6:	f000 fd6d 	bl	800bc94 <xTaskResumeAll>
 800b1ba:	e76c      	b.n	800b096 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b1bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b1be:	f000 fa19 	bl	800b5f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b1c2:	f000 fd67 	bl	800bc94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b1c6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	3738      	adds	r7, #56	@ 0x38
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	bd80      	pop	{r7, pc}
 800b1d0:	e000ed04 	.word	0xe000ed04

0800b1d4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b090      	sub	sp, #64	@ 0x40
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	60f8      	str	r0, [r7, #12]
 800b1dc:	60b9      	str	r1, [r7, #8]
 800b1de:	607a      	str	r2, [r7, #4]
 800b1e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b1e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d10b      	bne.n	800b204 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b1ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1f0:	f383 8811 	msr	BASEPRI, r3
 800b1f4:	f3bf 8f6f 	isb	sy
 800b1f8:	f3bf 8f4f 	dsb	sy
 800b1fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b1fe:	bf00      	nop
 800b200:	bf00      	nop
 800b202:	e7fd      	b.n	800b200 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d103      	bne.n	800b212 <xQueueGenericSendFromISR+0x3e>
 800b20a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b20c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d101      	bne.n	800b216 <xQueueGenericSendFromISR+0x42>
 800b212:	2301      	movs	r3, #1
 800b214:	e000      	b.n	800b218 <xQueueGenericSendFromISR+0x44>
 800b216:	2300      	movs	r3, #0
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d10b      	bne.n	800b234 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b21c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b220:	f383 8811 	msr	BASEPRI, r3
 800b224:	f3bf 8f6f 	isb	sy
 800b228:	f3bf 8f4f 	dsb	sy
 800b22c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b22e:	bf00      	nop
 800b230:	bf00      	nop
 800b232:	e7fd      	b.n	800b230 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	2b02      	cmp	r3, #2
 800b238:	d103      	bne.n	800b242 <xQueueGenericSendFromISR+0x6e>
 800b23a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b23c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b23e:	2b01      	cmp	r3, #1
 800b240:	d101      	bne.n	800b246 <xQueueGenericSendFromISR+0x72>
 800b242:	2301      	movs	r3, #1
 800b244:	e000      	b.n	800b248 <xQueueGenericSendFromISR+0x74>
 800b246:	2300      	movs	r3, #0
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d10b      	bne.n	800b264 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b24c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b250:	f383 8811 	msr	BASEPRI, r3
 800b254:	f3bf 8f6f 	isb	sy
 800b258:	f3bf 8f4f 	dsb	sy
 800b25c:	623b      	str	r3, [r7, #32]
}
 800b25e:	bf00      	nop
 800b260:	bf00      	nop
 800b262:	e7fd      	b.n	800b260 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b264:	f002 f928 	bl	800d4b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b268:	f3ef 8211 	mrs	r2, BASEPRI
 800b26c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b270:	f383 8811 	msr	BASEPRI, r3
 800b274:	f3bf 8f6f 	isb	sy
 800b278:	f3bf 8f4f 	dsb	sy
 800b27c:	61fa      	str	r2, [r7, #28]
 800b27e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b280:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b282:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b286:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b28a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b28c:	429a      	cmp	r2, r3
 800b28e:	d302      	bcc.n	800b296 <xQueueGenericSendFromISR+0xc2>
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	2b02      	cmp	r3, #2
 800b294:	d12f      	bne.n	800b2f6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b298:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b29c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b2a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b2a6:	683a      	ldr	r2, [r7, #0]
 800b2a8:	68b9      	ldr	r1, [r7, #8]
 800b2aa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b2ac:	f000 f912 	bl	800b4d4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b2b0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b2b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b2b8:	d112      	bne.n	800b2e0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b2ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d016      	beq.n	800b2f0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b2c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2c4:	3324      	adds	r3, #36	@ 0x24
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f000 fffe 	bl	800c2c8 <xTaskRemoveFromEventList>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d00e      	beq.n	800b2f0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d00b      	beq.n	800b2f0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2201      	movs	r2, #1
 800b2dc:	601a      	str	r2, [r3, #0]
 800b2de:	e007      	b.n	800b2f0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b2e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b2e4:	3301      	adds	r3, #1
 800b2e6:	b2db      	uxtb	r3, r3
 800b2e8:	b25a      	sxtb	r2, r3
 800b2ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b2f0:	2301      	movs	r3, #1
 800b2f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b2f4:	e001      	b.n	800b2fa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b2fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2fc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b2fe:	697b      	ldr	r3, [r7, #20]
 800b300:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b304:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b306:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b308:	4618      	mov	r0, r3
 800b30a:	3740      	adds	r7, #64	@ 0x40
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}

0800b310 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b08c      	sub	sp, #48	@ 0x30
 800b314:	af00      	add	r7, sp, #0
 800b316:	60f8      	str	r0, [r7, #12]
 800b318:	60b9      	str	r1, [r7, #8]
 800b31a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b31c:	2300      	movs	r3, #0
 800b31e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b326:	2b00      	cmp	r3, #0
 800b328:	d10b      	bne.n	800b342 <xQueueReceive+0x32>
	__asm volatile
 800b32a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b32e:	f383 8811 	msr	BASEPRI, r3
 800b332:	f3bf 8f6f 	isb	sy
 800b336:	f3bf 8f4f 	dsb	sy
 800b33a:	623b      	str	r3, [r7, #32]
}
 800b33c:	bf00      	nop
 800b33e:	bf00      	nop
 800b340:	e7fd      	b.n	800b33e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d103      	bne.n	800b350 <xQueueReceive+0x40>
 800b348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b34a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d101      	bne.n	800b354 <xQueueReceive+0x44>
 800b350:	2301      	movs	r3, #1
 800b352:	e000      	b.n	800b356 <xQueueReceive+0x46>
 800b354:	2300      	movs	r3, #0
 800b356:	2b00      	cmp	r3, #0
 800b358:	d10b      	bne.n	800b372 <xQueueReceive+0x62>
	__asm volatile
 800b35a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b35e:	f383 8811 	msr	BASEPRI, r3
 800b362:	f3bf 8f6f 	isb	sy
 800b366:	f3bf 8f4f 	dsb	sy
 800b36a:	61fb      	str	r3, [r7, #28]
}
 800b36c:	bf00      	nop
 800b36e:	bf00      	nop
 800b370:	e7fd      	b.n	800b36e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b372:	f001 f96f 	bl	800c654 <xTaskGetSchedulerState>
 800b376:	4603      	mov	r3, r0
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d102      	bne.n	800b382 <xQueueReceive+0x72>
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d101      	bne.n	800b386 <xQueueReceive+0x76>
 800b382:	2301      	movs	r3, #1
 800b384:	e000      	b.n	800b388 <xQueueReceive+0x78>
 800b386:	2300      	movs	r3, #0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d10b      	bne.n	800b3a4 <xQueueReceive+0x94>
	__asm volatile
 800b38c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b390:	f383 8811 	msr	BASEPRI, r3
 800b394:	f3bf 8f6f 	isb	sy
 800b398:	f3bf 8f4f 	dsb	sy
 800b39c:	61bb      	str	r3, [r7, #24]
}
 800b39e:	bf00      	nop
 800b3a0:	bf00      	nop
 800b3a2:	e7fd      	b.n	800b3a0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b3a4:	f001 ffa8 	bl	800d2f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b3a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3ac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b3ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d01f      	beq.n	800b3f4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b3b4:	68b9      	ldr	r1, [r7, #8]
 800b3b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b3b8:	f000 f8f6 	bl	800b5a8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3be:	1e5a      	subs	r2, r3, #1
 800b3c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3c2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b3c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3c6:	691b      	ldr	r3, [r3, #16]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d00f      	beq.n	800b3ec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b3cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3ce:	3310      	adds	r3, #16
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	f000 ff79 	bl	800c2c8 <xTaskRemoveFromEventList>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d007      	beq.n	800b3ec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b3dc:	4b3c      	ldr	r3, [pc, #240]	@ (800b4d0 <xQueueReceive+0x1c0>)
 800b3de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b3e2:	601a      	str	r2, [r3, #0]
 800b3e4:	f3bf 8f4f 	dsb	sy
 800b3e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b3ec:	f001 ffb6 	bl	800d35c <vPortExitCritical>
				return pdPASS;
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	e069      	b.n	800b4c8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d103      	bne.n	800b402 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b3fa:	f001 ffaf 	bl	800d35c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b3fe:	2300      	movs	r3, #0
 800b400:	e062      	b.n	800b4c8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b404:	2b00      	cmp	r3, #0
 800b406:	d106      	bne.n	800b416 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b408:	f107 0310 	add.w	r3, r7, #16
 800b40c:	4618      	mov	r0, r3
 800b40e:	f000 ffbf 	bl	800c390 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b412:	2301      	movs	r3, #1
 800b414:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b416:	f001 ffa1 	bl	800d35c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b41a:	f000 fc2d 	bl	800bc78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b41e:	f001 ff6b 	bl	800d2f8 <vPortEnterCritical>
 800b422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b424:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b428:	b25b      	sxtb	r3, r3
 800b42a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b42e:	d103      	bne.n	800b438 <xQueueReceive+0x128>
 800b430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b432:	2200      	movs	r2, #0
 800b434:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b43a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b43e:	b25b      	sxtb	r3, r3
 800b440:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b444:	d103      	bne.n	800b44e <xQueueReceive+0x13e>
 800b446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b448:	2200      	movs	r2, #0
 800b44a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b44e:	f001 ff85 	bl	800d35c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b452:	1d3a      	adds	r2, r7, #4
 800b454:	f107 0310 	add.w	r3, r7, #16
 800b458:	4611      	mov	r1, r2
 800b45a:	4618      	mov	r0, r3
 800b45c:	f000 ffae 	bl	800c3bc <xTaskCheckForTimeOut>
 800b460:	4603      	mov	r3, r0
 800b462:	2b00      	cmp	r3, #0
 800b464:	d123      	bne.n	800b4ae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b466:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b468:	f000 f916 	bl	800b698 <prvIsQueueEmpty>
 800b46c:	4603      	mov	r3, r0
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d017      	beq.n	800b4a2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b474:	3324      	adds	r3, #36	@ 0x24
 800b476:	687a      	ldr	r2, [r7, #4]
 800b478:	4611      	mov	r1, r2
 800b47a:	4618      	mov	r0, r3
 800b47c:	f000 fed2 	bl	800c224 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b480:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b482:	f000 f8b7 	bl	800b5f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b486:	f000 fc05 	bl	800bc94 <xTaskResumeAll>
 800b48a:	4603      	mov	r3, r0
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d189      	bne.n	800b3a4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b490:	4b0f      	ldr	r3, [pc, #60]	@ (800b4d0 <xQueueReceive+0x1c0>)
 800b492:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b496:	601a      	str	r2, [r3, #0]
 800b498:	f3bf 8f4f 	dsb	sy
 800b49c:	f3bf 8f6f 	isb	sy
 800b4a0:	e780      	b.n	800b3a4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b4a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4a4:	f000 f8a6 	bl	800b5f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b4a8:	f000 fbf4 	bl	800bc94 <xTaskResumeAll>
 800b4ac:	e77a      	b.n	800b3a4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b4ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4b0:	f000 f8a0 	bl	800b5f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b4b4:	f000 fbee 	bl	800bc94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b4b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4ba:	f000 f8ed 	bl	800b698 <prvIsQueueEmpty>
 800b4be:	4603      	mov	r3, r0
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	f43f af6f 	beq.w	800b3a4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b4c6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	3730      	adds	r7, #48	@ 0x30
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}
 800b4d0:	e000ed04 	.word	0xe000ed04

0800b4d4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b086      	sub	sp, #24
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	60f8      	str	r0, [r7, #12]
 800b4dc:	60b9      	str	r1, [r7, #8]
 800b4de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4e8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d10d      	bne.n	800b50e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d14d      	bne.n	800b596 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	689b      	ldr	r3, [r3, #8]
 800b4fe:	4618      	mov	r0, r3
 800b500:	f001 f8c6 	bl	800c690 <xTaskPriorityDisinherit>
 800b504:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	2200      	movs	r2, #0
 800b50a:	609a      	str	r2, [r3, #8]
 800b50c:	e043      	b.n	800b596 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d119      	bne.n	800b548 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	6858      	ldr	r0, [r3, #4]
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b51c:	461a      	mov	r2, r3
 800b51e:	68b9      	ldr	r1, [r7, #8]
 800b520:	f002 ffc3 	bl	800e4aa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	685a      	ldr	r2, [r3, #4]
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b52c:	441a      	add	r2, r3
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	685a      	ldr	r2, [r3, #4]
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	689b      	ldr	r3, [r3, #8]
 800b53a:	429a      	cmp	r2, r3
 800b53c:	d32b      	bcc.n	800b596 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	681a      	ldr	r2, [r3, #0]
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	605a      	str	r2, [r3, #4]
 800b546:	e026      	b.n	800b596 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	68d8      	ldr	r0, [r3, #12]
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b550:	461a      	mov	r2, r3
 800b552:	68b9      	ldr	r1, [r7, #8]
 800b554:	f002 ffa9 	bl	800e4aa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	68da      	ldr	r2, [r3, #12]
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b560:	425b      	negs	r3, r3
 800b562:	441a      	add	r2, r3
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	68da      	ldr	r2, [r3, #12]
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	429a      	cmp	r2, r3
 800b572:	d207      	bcs.n	800b584 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	689a      	ldr	r2, [r3, #8]
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b57c:	425b      	negs	r3, r3
 800b57e:	441a      	add	r2, r3
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2b02      	cmp	r3, #2
 800b588:	d105      	bne.n	800b596 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b58a:	693b      	ldr	r3, [r7, #16]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d002      	beq.n	800b596 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b590:	693b      	ldr	r3, [r7, #16]
 800b592:	3b01      	subs	r3, #1
 800b594:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b596:	693b      	ldr	r3, [r7, #16]
 800b598:	1c5a      	adds	r2, r3, #1
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b59e:	697b      	ldr	r3, [r7, #20]
}
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	3718      	adds	r7, #24
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}

0800b5a8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b082      	sub	sp, #8
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
 800b5b0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d018      	beq.n	800b5ec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	68da      	ldr	r2, [r3, #12]
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5c2:	441a      	add	r2, r3
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	68da      	ldr	r2, [r3, #12]
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	689b      	ldr	r3, [r3, #8]
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	d303      	bcc.n	800b5dc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681a      	ldr	r2, [r3, #0]
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	68d9      	ldr	r1, [r3, #12]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5e4:	461a      	mov	r2, r3
 800b5e6:	6838      	ldr	r0, [r7, #0]
 800b5e8:	f002 ff5f 	bl	800e4aa <memcpy>
	}
}
 800b5ec:	bf00      	nop
 800b5ee:	3708      	adds	r7, #8
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}

0800b5f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b084      	sub	sp, #16
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b5fc:	f001 fe7c 	bl	800d2f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b606:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b608:	e011      	b.n	800b62e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d012      	beq.n	800b638 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	3324      	adds	r3, #36	@ 0x24
 800b616:	4618      	mov	r0, r3
 800b618:	f000 fe56 	bl	800c2c8 <xTaskRemoveFromEventList>
 800b61c:	4603      	mov	r3, r0
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d001      	beq.n	800b626 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b622:	f000 ff2f 	bl	800c484 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b626:	7bfb      	ldrb	r3, [r7, #15]
 800b628:	3b01      	subs	r3, #1
 800b62a:	b2db      	uxtb	r3, r3
 800b62c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b62e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b632:	2b00      	cmp	r3, #0
 800b634:	dce9      	bgt.n	800b60a <prvUnlockQueue+0x16>
 800b636:	e000      	b.n	800b63a <prvUnlockQueue+0x46>
					break;
 800b638:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	22ff      	movs	r2, #255	@ 0xff
 800b63e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b642:	f001 fe8b 	bl	800d35c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b646:	f001 fe57 	bl	800d2f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b650:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b652:	e011      	b.n	800b678 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	691b      	ldr	r3, [r3, #16]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d012      	beq.n	800b682 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	3310      	adds	r3, #16
 800b660:	4618      	mov	r0, r3
 800b662:	f000 fe31 	bl	800c2c8 <xTaskRemoveFromEventList>
 800b666:	4603      	mov	r3, r0
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d001      	beq.n	800b670 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b66c:	f000 ff0a 	bl	800c484 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b670:	7bbb      	ldrb	r3, [r7, #14]
 800b672:	3b01      	subs	r3, #1
 800b674:	b2db      	uxtb	r3, r3
 800b676:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b678:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	dce9      	bgt.n	800b654 <prvUnlockQueue+0x60>
 800b680:	e000      	b.n	800b684 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b682:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	22ff      	movs	r2, #255	@ 0xff
 800b688:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b68c:	f001 fe66 	bl	800d35c <vPortExitCritical>
}
 800b690:	bf00      	nop
 800b692:	3710      	adds	r7, #16
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}

0800b698 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b084      	sub	sp, #16
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b6a0:	f001 fe2a 	bl	800d2f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d102      	bne.n	800b6b2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	60fb      	str	r3, [r7, #12]
 800b6b0:	e001      	b.n	800b6b6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b6b6:	f001 fe51 	bl	800d35c <vPortExitCritical>

	return xReturn;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
}
 800b6bc:	4618      	mov	r0, r3
 800b6be:	3710      	adds	r7, #16
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	bd80      	pop	{r7, pc}

0800b6c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b084      	sub	sp, #16
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b6cc:	f001 fe14 	bl	800d2f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	d102      	bne.n	800b6e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b6dc:	2301      	movs	r3, #1
 800b6de:	60fb      	str	r3, [r7, #12]
 800b6e0:	e001      	b.n	800b6e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b6e6:	f001 fe39 	bl	800d35c <vPortExitCritical>

	return xReturn;
 800b6ea:	68fb      	ldr	r3, [r7, #12]
}
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	3710      	adds	r7, #16
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	bd80      	pop	{r7, pc}

0800b6f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b6f4:	b480      	push	{r7}
 800b6f6:	b085      	sub	sp, #20
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
 800b6fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b6fe:	2300      	movs	r3, #0
 800b700:	60fb      	str	r3, [r7, #12]
 800b702:	e014      	b.n	800b72e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b704:	4a0f      	ldr	r2, [pc, #60]	@ (800b744 <vQueueAddToRegistry+0x50>)
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d10b      	bne.n	800b728 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b710:	490c      	ldr	r1, [pc, #48]	@ (800b744 <vQueueAddToRegistry+0x50>)
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	683a      	ldr	r2, [r7, #0]
 800b716:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b71a:	4a0a      	ldr	r2, [pc, #40]	@ (800b744 <vQueueAddToRegistry+0x50>)
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	00db      	lsls	r3, r3, #3
 800b720:	4413      	add	r3, r2
 800b722:	687a      	ldr	r2, [r7, #4]
 800b724:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b726:	e006      	b.n	800b736 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	3301      	adds	r3, #1
 800b72c:	60fb      	str	r3, [r7, #12]
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	2b07      	cmp	r3, #7
 800b732:	d9e7      	bls.n	800b704 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b734:	bf00      	nop
 800b736:	bf00      	nop
 800b738:	3714      	adds	r7, #20
 800b73a:	46bd      	mov	sp, r7
 800b73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b740:	4770      	bx	lr
 800b742:	bf00      	nop
 800b744:	20001464 	.word	0x20001464

0800b748 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b086      	sub	sp, #24
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	60f8      	str	r0, [r7, #12]
 800b750:	60b9      	str	r1, [r7, #8]
 800b752:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b758:	f001 fdce 	bl	800d2f8 <vPortEnterCritical>
 800b75c:	697b      	ldr	r3, [r7, #20]
 800b75e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b762:	b25b      	sxtb	r3, r3
 800b764:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b768:	d103      	bne.n	800b772 <vQueueWaitForMessageRestricted+0x2a>
 800b76a:	697b      	ldr	r3, [r7, #20]
 800b76c:	2200      	movs	r2, #0
 800b76e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b778:	b25b      	sxtb	r3, r3
 800b77a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b77e:	d103      	bne.n	800b788 <vQueueWaitForMessageRestricted+0x40>
 800b780:	697b      	ldr	r3, [r7, #20]
 800b782:	2200      	movs	r2, #0
 800b784:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b788:	f001 fde8 	bl	800d35c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b78c:	697b      	ldr	r3, [r7, #20]
 800b78e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b790:	2b00      	cmp	r3, #0
 800b792:	d106      	bne.n	800b7a2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	3324      	adds	r3, #36	@ 0x24
 800b798:	687a      	ldr	r2, [r7, #4]
 800b79a:	68b9      	ldr	r1, [r7, #8]
 800b79c:	4618      	mov	r0, r3
 800b79e:	f000 fd67 	bl	800c270 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b7a2:	6978      	ldr	r0, [r7, #20]
 800b7a4:	f7ff ff26 	bl	800b5f4 <prvUnlockQueue>
	}
 800b7a8:	bf00      	nop
 800b7aa:	3718      	adds	r7, #24
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	bd80      	pop	{r7, pc}

0800b7b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b08e      	sub	sp, #56	@ 0x38
 800b7b4:	af04      	add	r7, sp, #16
 800b7b6:	60f8      	str	r0, [r7, #12]
 800b7b8:	60b9      	str	r1, [r7, #8]
 800b7ba:	607a      	str	r2, [r7, #4]
 800b7bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b7be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d10b      	bne.n	800b7dc <xTaskCreateStatic+0x2c>
	__asm volatile
 800b7c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7c8:	f383 8811 	msr	BASEPRI, r3
 800b7cc:	f3bf 8f6f 	isb	sy
 800b7d0:	f3bf 8f4f 	dsb	sy
 800b7d4:	623b      	str	r3, [r7, #32]
}
 800b7d6:	bf00      	nop
 800b7d8:	bf00      	nop
 800b7da:	e7fd      	b.n	800b7d8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b7dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d10b      	bne.n	800b7fa <xTaskCreateStatic+0x4a>
	__asm volatile
 800b7e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7e6:	f383 8811 	msr	BASEPRI, r3
 800b7ea:	f3bf 8f6f 	isb	sy
 800b7ee:	f3bf 8f4f 	dsb	sy
 800b7f2:	61fb      	str	r3, [r7, #28]
}
 800b7f4:	bf00      	nop
 800b7f6:	bf00      	nop
 800b7f8:	e7fd      	b.n	800b7f6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b7fa:	23a8      	movs	r3, #168	@ 0xa8
 800b7fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b7fe:	693b      	ldr	r3, [r7, #16]
 800b800:	2ba8      	cmp	r3, #168	@ 0xa8
 800b802:	d00b      	beq.n	800b81c <xTaskCreateStatic+0x6c>
	__asm volatile
 800b804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b808:	f383 8811 	msr	BASEPRI, r3
 800b80c:	f3bf 8f6f 	isb	sy
 800b810:	f3bf 8f4f 	dsb	sy
 800b814:	61bb      	str	r3, [r7, #24]
}
 800b816:	bf00      	nop
 800b818:	bf00      	nop
 800b81a:	e7fd      	b.n	800b818 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b81c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b81e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b820:	2b00      	cmp	r3, #0
 800b822:	d01e      	beq.n	800b862 <xTaskCreateStatic+0xb2>
 800b824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b826:	2b00      	cmp	r3, #0
 800b828:	d01b      	beq.n	800b862 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b82a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b82c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b82e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b830:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b832:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b836:	2202      	movs	r2, #2
 800b838:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b83c:	2300      	movs	r3, #0
 800b83e:	9303      	str	r3, [sp, #12]
 800b840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b842:	9302      	str	r3, [sp, #8]
 800b844:	f107 0314 	add.w	r3, r7, #20
 800b848:	9301      	str	r3, [sp, #4]
 800b84a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b84c:	9300      	str	r3, [sp, #0]
 800b84e:	683b      	ldr	r3, [r7, #0]
 800b850:	687a      	ldr	r2, [r7, #4]
 800b852:	68b9      	ldr	r1, [r7, #8]
 800b854:	68f8      	ldr	r0, [r7, #12]
 800b856:	f000 f851 	bl	800b8fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b85a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b85c:	f000 f8f6 	bl	800ba4c <prvAddNewTaskToReadyList>
 800b860:	e001      	b.n	800b866 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b862:	2300      	movs	r3, #0
 800b864:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b866:	697b      	ldr	r3, [r7, #20]
	}
 800b868:	4618      	mov	r0, r3
 800b86a:	3728      	adds	r7, #40	@ 0x28
 800b86c:	46bd      	mov	sp, r7
 800b86e:	bd80      	pop	{r7, pc}

0800b870 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b870:	b580      	push	{r7, lr}
 800b872:	b08c      	sub	sp, #48	@ 0x30
 800b874:	af04      	add	r7, sp, #16
 800b876:	60f8      	str	r0, [r7, #12]
 800b878:	60b9      	str	r1, [r7, #8]
 800b87a:	603b      	str	r3, [r7, #0]
 800b87c:	4613      	mov	r3, r2
 800b87e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b880:	88fb      	ldrh	r3, [r7, #6]
 800b882:	009b      	lsls	r3, r3, #2
 800b884:	4618      	mov	r0, r3
 800b886:	f001 fe59 	bl	800d53c <pvPortMalloc>
 800b88a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b88c:	697b      	ldr	r3, [r7, #20]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d00e      	beq.n	800b8b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b892:	20a8      	movs	r0, #168	@ 0xa8
 800b894:	f001 fe52 	bl	800d53c <pvPortMalloc>
 800b898:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b89a:	69fb      	ldr	r3, [r7, #28]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d003      	beq.n	800b8a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b8a0:	69fb      	ldr	r3, [r7, #28]
 800b8a2:	697a      	ldr	r2, [r7, #20]
 800b8a4:	631a      	str	r2, [r3, #48]	@ 0x30
 800b8a6:	e005      	b.n	800b8b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b8a8:	6978      	ldr	r0, [r7, #20]
 800b8aa:	f001 ff15 	bl	800d6d8 <vPortFree>
 800b8ae:	e001      	b.n	800b8b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b8b4:	69fb      	ldr	r3, [r7, #28]
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d017      	beq.n	800b8ea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b8ba:	69fb      	ldr	r3, [r7, #28]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b8c2:	88fa      	ldrh	r2, [r7, #6]
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	9303      	str	r3, [sp, #12]
 800b8c8:	69fb      	ldr	r3, [r7, #28]
 800b8ca:	9302      	str	r3, [sp, #8]
 800b8cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8ce:	9301      	str	r3, [sp, #4]
 800b8d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8d2:	9300      	str	r3, [sp, #0]
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	68b9      	ldr	r1, [r7, #8]
 800b8d8:	68f8      	ldr	r0, [r7, #12]
 800b8da:	f000 f80f 	bl	800b8fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b8de:	69f8      	ldr	r0, [r7, #28]
 800b8e0:	f000 f8b4 	bl	800ba4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b8e4:	2301      	movs	r3, #1
 800b8e6:	61bb      	str	r3, [r7, #24]
 800b8e8:	e002      	b.n	800b8f0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b8ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b8ee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b8f0:	69bb      	ldr	r3, [r7, #24]
	}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3720      	adds	r7, #32
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	bd80      	pop	{r7, pc}
	...

0800b8fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b088      	sub	sp, #32
 800b900:	af00      	add	r7, sp, #0
 800b902:	60f8      	str	r0, [r7, #12]
 800b904:	60b9      	str	r1, [r7, #8]
 800b906:	607a      	str	r2, [r7, #4]
 800b908:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b90a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b90c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	009b      	lsls	r3, r3, #2
 800b912:	461a      	mov	r2, r3
 800b914:	21a5      	movs	r1, #165	@ 0xa5
 800b916:	f002 fd39 	bl	800e38c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b91a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b91c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b924:	3b01      	subs	r3, #1
 800b926:	009b      	lsls	r3, r3, #2
 800b928:	4413      	add	r3, r2
 800b92a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b92c:	69bb      	ldr	r3, [r7, #24]
 800b92e:	f023 0307 	bic.w	r3, r3, #7
 800b932:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b934:	69bb      	ldr	r3, [r7, #24]
 800b936:	f003 0307 	and.w	r3, r3, #7
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d00b      	beq.n	800b956 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b93e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b942:	f383 8811 	msr	BASEPRI, r3
 800b946:	f3bf 8f6f 	isb	sy
 800b94a:	f3bf 8f4f 	dsb	sy
 800b94e:	617b      	str	r3, [r7, #20]
}
 800b950:	bf00      	nop
 800b952:	bf00      	nop
 800b954:	e7fd      	b.n	800b952 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d01f      	beq.n	800b99c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b95c:	2300      	movs	r3, #0
 800b95e:	61fb      	str	r3, [r7, #28]
 800b960:	e012      	b.n	800b988 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b962:	68ba      	ldr	r2, [r7, #8]
 800b964:	69fb      	ldr	r3, [r7, #28]
 800b966:	4413      	add	r3, r2
 800b968:	7819      	ldrb	r1, [r3, #0]
 800b96a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b96c:	69fb      	ldr	r3, [r7, #28]
 800b96e:	4413      	add	r3, r2
 800b970:	3334      	adds	r3, #52	@ 0x34
 800b972:	460a      	mov	r2, r1
 800b974:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b976:	68ba      	ldr	r2, [r7, #8]
 800b978:	69fb      	ldr	r3, [r7, #28]
 800b97a:	4413      	add	r3, r2
 800b97c:	781b      	ldrb	r3, [r3, #0]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d006      	beq.n	800b990 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b982:	69fb      	ldr	r3, [r7, #28]
 800b984:	3301      	adds	r3, #1
 800b986:	61fb      	str	r3, [r7, #28]
 800b988:	69fb      	ldr	r3, [r7, #28]
 800b98a:	2b0f      	cmp	r3, #15
 800b98c:	d9e9      	bls.n	800b962 <prvInitialiseNewTask+0x66>
 800b98e:	e000      	b.n	800b992 <prvInitialiseNewTask+0x96>
			{
				break;
 800b990:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b994:	2200      	movs	r2, #0
 800b996:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b99a:	e003      	b.n	800b9a4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b99c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b99e:	2200      	movs	r2, #0
 800b9a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b9a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9a6:	2b37      	cmp	r3, #55	@ 0x37
 800b9a8:	d901      	bls.n	800b9ae <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b9aa:	2337      	movs	r3, #55	@ 0x37
 800b9ac:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b9ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b9b2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b9b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b9b8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b9ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9bc:	2200      	movs	r2, #0
 800b9be:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b9c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9c2:	3304      	adds	r3, #4
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	f7ff f965 	bl	800ac94 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b9ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9cc:	3318      	adds	r3, #24
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	f7ff f960 	bl	800ac94 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b9d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9d8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b9da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9dc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b9e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9e2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b9e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9e8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b9ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b9f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b9fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9fc:	3354      	adds	r3, #84	@ 0x54
 800b9fe:	224c      	movs	r2, #76	@ 0x4c
 800ba00:	2100      	movs	r1, #0
 800ba02:	4618      	mov	r0, r3
 800ba04:	f002 fcc2 	bl	800e38c <memset>
 800ba08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba0a:	4a0d      	ldr	r2, [pc, #52]	@ (800ba40 <prvInitialiseNewTask+0x144>)
 800ba0c:	659a      	str	r2, [r3, #88]	@ 0x58
 800ba0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba10:	4a0c      	ldr	r2, [pc, #48]	@ (800ba44 <prvInitialiseNewTask+0x148>)
 800ba12:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ba14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba16:	4a0c      	ldr	r2, [pc, #48]	@ (800ba48 <prvInitialiseNewTask+0x14c>)
 800ba18:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ba1a:	683a      	ldr	r2, [r7, #0]
 800ba1c:	68f9      	ldr	r1, [r7, #12]
 800ba1e:	69b8      	ldr	r0, [r7, #24]
 800ba20:	f001 fb36 	bl	800d090 <pxPortInitialiseStack>
 800ba24:	4602      	mov	r2, r0
 800ba26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba28:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ba2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d002      	beq.n	800ba36 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ba30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ba36:	bf00      	nop
 800ba38:	3720      	adds	r7, #32
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	bd80      	pop	{r7, pc}
 800ba3e:	bf00      	nop
 800ba40:	200056f8 	.word	0x200056f8
 800ba44:	20005760 	.word	0x20005760
 800ba48:	200057c8 	.word	0x200057c8

0800ba4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b082      	sub	sp, #8
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ba54:	f001 fc50 	bl	800d2f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ba58:	4b2d      	ldr	r3, [pc, #180]	@ (800bb10 <prvAddNewTaskToReadyList+0xc4>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	4a2c      	ldr	r2, [pc, #176]	@ (800bb10 <prvAddNewTaskToReadyList+0xc4>)
 800ba60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ba62:	4b2c      	ldr	r3, [pc, #176]	@ (800bb14 <prvAddNewTaskToReadyList+0xc8>)
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d109      	bne.n	800ba7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ba6a:	4a2a      	ldr	r2, [pc, #168]	@ (800bb14 <prvAddNewTaskToReadyList+0xc8>)
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ba70:	4b27      	ldr	r3, [pc, #156]	@ (800bb10 <prvAddNewTaskToReadyList+0xc4>)
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	2b01      	cmp	r3, #1
 800ba76:	d110      	bne.n	800ba9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ba78:	f000 fd28 	bl	800c4cc <prvInitialiseTaskLists>
 800ba7c:	e00d      	b.n	800ba9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ba7e:	4b26      	ldr	r3, [pc, #152]	@ (800bb18 <prvAddNewTaskToReadyList+0xcc>)
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d109      	bne.n	800ba9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ba86:	4b23      	ldr	r3, [pc, #140]	@ (800bb14 <prvAddNewTaskToReadyList+0xc8>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba90:	429a      	cmp	r2, r3
 800ba92:	d802      	bhi.n	800ba9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ba94:	4a1f      	ldr	r2, [pc, #124]	@ (800bb14 <prvAddNewTaskToReadyList+0xc8>)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ba9a:	4b20      	ldr	r3, [pc, #128]	@ (800bb1c <prvAddNewTaskToReadyList+0xd0>)
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	3301      	adds	r3, #1
 800baa0:	4a1e      	ldr	r2, [pc, #120]	@ (800bb1c <prvAddNewTaskToReadyList+0xd0>)
 800baa2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800baa4:	4b1d      	ldr	r3, [pc, #116]	@ (800bb1c <prvAddNewTaskToReadyList+0xd0>)
 800baa6:	681a      	ldr	r2, [r3, #0]
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bab0:	4b1b      	ldr	r3, [pc, #108]	@ (800bb20 <prvAddNewTaskToReadyList+0xd4>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	429a      	cmp	r2, r3
 800bab6:	d903      	bls.n	800bac0 <prvAddNewTaskToReadyList+0x74>
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800babc:	4a18      	ldr	r2, [pc, #96]	@ (800bb20 <prvAddNewTaskToReadyList+0xd4>)
 800babe:	6013      	str	r3, [r2, #0]
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bac4:	4613      	mov	r3, r2
 800bac6:	009b      	lsls	r3, r3, #2
 800bac8:	4413      	add	r3, r2
 800baca:	009b      	lsls	r3, r3, #2
 800bacc:	4a15      	ldr	r2, [pc, #84]	@ (800bb24 <prvAddNewTaskToReadyList+0xd8>)
 800bace:	441a      	add	r2, r3
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	3304      	adds	r3, #4
 800bad4:	4619      	mov	r1, r3
 800bad6:	4610      	mov	r0, r2
 800bad8:	f7ff f8e9 	bl	800acae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800badc:	f001 fc3e 	bl	800d35c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bae0:	4b0d      	ldr	r3, [pc, #52]	@ (800bb18 <prvAddNewTaskToReadyList+0xcc>)
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d00e      	beq.n	800bb06 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bae8:	4b0a      	ldr	r3, [pc, #40]	@ (800bb14 <prvAddNewTaskToReadyList+0xc8>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baf2:	429a      	cmp	r2, r3
 800baf4:	d207      	bcs.n	800bb06 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800baf6:	4b0c      	ldr	r3, [pc, #48]	@ (800bb28 <prvAddNewTaskToReadyList+0xdc>)
 800baf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bafc:	601a      	str	r2, [r3, #0]
 800bafe:	f3bf 8f4f 	dsb	sy
 800bb02:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bb06:	bf00      	nop
 800bb08:	3708      	adds	r7, #8
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bd80      	pop	{r7, pc}
 800bb0e:	bf00      	nop
 800bb10:	20001978 	.word	0x20001978
 800bb14:	200014a4 	.word	0x200014a4
 800bb18:	20001984 	.word	0x20001984
 800bb1c:	20001994 	.word	0x20001994
 800bb20:	20001980 	.word	0x20001980
 800bb24:	200014a8 	.word	0x200014a8
 800bb28:	e000ed04 	.word	0xe000ed04

0800bb2c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b084      	sub	sp, #16
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bb34:	2300      	movs	r3, #0
 800bb36:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d018      	beq.n	800bb70 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bb3e:	4b14      	ldr	r3, [pc, #80]	@ (800bb90 <vTaskDelay+0x64>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d00b      	beq.n	800bb5e <vTaskDelay+0x32>
	__asm volatile
 800bb46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb4a:	f383 8811 	msr	BASEPRI, r3
 800bb4e:	f3bf 8f6f 	isb	sy
 800bb52:	f3bf 8f4f 	dsb	sy
 800bb56:	60bb      	str	r3, [r7, #8]
}
 800bb58:	bf00      	nop
 800bb5a:	bf00      	nop
 800bb5c:	e7fd      	b.n	800bb5a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bb5e:	f000 f88b 	bl	800bc78 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bb62:	2100      	movs	r1, #0
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f000 fee5 	bl	800c934 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bb6a:	f000 f893 	bl	800bc94 <xTaskResumeAll>
 800bb6e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d107      	bne.n	800bb86 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bb76:	4b07      	ldr	r3, [pc, #28]	@ (800bb94 <vTaskDelay+0x68>)
 800bb78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb7c:	601a      	str	r2, [r3, #0]
 800bb7e:	f3bf 8f4f 	dsb	sy
 800bb82:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bb86:	bf00      	nop
 800bb88:	3710      	adds	r7, #16
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	bd80      	pop	{r7, pc}
 800bb8e:	bf00      	nop
 800bb90:	200019a0 	.word	0x200019a0
 800bb94:	e000ed04 	.word	0xe000ed04

0800bb98 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b08a      	sub	sp, #40	@ 0x28
 800bb9c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bb9e:	2300      	movs	r3, #0
 800bba0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bba2:	2300      	movs	r3, #0
 800bba4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bba6:	463a      	mov	r2, r7
 800bba8:	1d39      	adds	r1, r7, #4
 800bbaa:	f107 0308 	add.w	r3, r7, #8
 800bbae:	4618      	mov	r0, r3
 800bbb0:	f7ff f81c 	bl	800abec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bbb4:	6839      	ldr	r1, [r7, #0]
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	68ba      	ldr	r2, [r7, #8]
 800bbba:	9202      	str	r2, [sp, #8]
 800bbbc:	9301      	str	r3, [sp, #4]
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	9300      	str	r3, [sp, #0]
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	460a      	mov	r2, r1
 800bbc6:	4924      	ldr	r1, [pc, #144]	@ (800bc58 <vTaskStartScheduler+0xc0>)
 800bbc8:	4824      	ldr	r0, [pc, #144]	@ (800bc5c <vTaskStartScheduler+0xc4>)
 800bbca:	f7ff fdf1 	bl	800b7b0 <xTaskCreateStatic>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	4a23      	ldr	r2, [pc, #140]	@ (800bc60 <vTaskStartScheduler+0xc8>)
 800bbd2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bbd4:	4b22      	ldr	r3, [pc, #136]	@ (800bc60 <vTaskStartScheduler+0xc8>)
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d002      	beq.n	800bbe2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bbdc:	2301      	movs	r3, #1
 800bbde:	617b      	str	r3, [r7, #20]
 800bbe0:	e001      	b.n	800bbe6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bbe6:	697b      	ldr	r3, [r7, #20]
 800bbe8:	2b01      	cmp	r3, #1
 800bbea:	d102      	bne.n	800bbf2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bbec:	f000 fef6 	bl	800c9dc <xTimerCreateTimerTask>
 800bbf0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bbf2:	697b      	ldr	r3, [r7, #20]
 800bbf4:	2b01      	cmp	r3, #1
 800bbf6:	d11b      	bne.n	800bc30 <vTaskStartScheduler+0x98>
	__asm volatile
 800bbf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbfc:	f383 8811 	msr	BASEPRI, r3
 800bc00:	f3bf 8f6f 	isb	sy
 800bc04:	f3bf 8f4f 	dsb	sy
 800bc08:	613b      	str	r3, [r7, #16]
}
 800bc0a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bc0c:	4b15      	ldr	r3, [pc, #84]	@ (800bc64 <vTaskStartScheduler+0xcc>)
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	3354      	adds	r3, #84	@ 0x54
 800bc12:	4a15      	ldr	r2, [pc, #84]	@ (800bc68 <vTaskStartScheduler+0xd0>)
 800bc14:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bc16:	4b15      	ldr	r3, [pc, #84]	@ (800bc6c <vTaskStartScheduler+0xd4>)
 800bc18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bc1c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bc1e:	4b14      	ldr	r3, [pc, #80]	@ (800bc70 <vTaskStartScheduler+0xd8>)
 800bc20:	2201      	movs	r2, #1
 800bc22:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bc24:	4b13      	ldr	r3, [pc, #76]	@ (800bc74 <vTaskStartScheduler+0xdc>)
 800bc26:	2200      	movs	r2, #0
 800bc28:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bc2a:	f001 fac1 	bl	800d1b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bc2e:	e00f      	b.n	800bc50 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bc30:	697b      	ldr	r3, [r7, #20]
 800bc32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bc36:	d10b      	bne.n	800bc50 <vTaskStartScheduler+0xb8>
	__asm volatile
 800bc38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc3c:	f383 8811 	msr	BASEPRI, r3
 800bc40:	f3bf 8f6f 	isb	sy
 800bc44:	f3bf 8f4f 	dsb	sy
 800bc48:	60fb      	str	r3, [r7, #12]
}
 800bc4a:	bf00      	nop
 800bc4c:	bf00      	nop
 800bc4e:	e7fd      	b.n	800bc4c <vTaskStartScheduler+0xb4>
}
 800bc50:	bf00      	nop
 800bc52:	3718      	adds	r7, #24
 800bc54:	46bd      	mov	sp, r7
 800bc56:	bd80      	pop	{r7, pc}
 800bc58:	0801073c 	.word	0x0801073c
 800bc5c:	0800c49d 	.word	0x0800c49d
 800bc60:	2000199c 	.word	0x2000199c
 800bc64:	200014a4 	.word	0x200014a4
 800bc68:	20000094 	.word	0x20000094
 800bc6c:	20001998 	.word	0x20001998
 800bc70:	20001984 	.word	0x20001984
 800bc74:	2000197c 	.word	0x2000197c

0800bc78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bc78:	b480      	push	{r7}
 800bc7a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bc7c:	4b04      	ldr	r3, [pc, #16]	@ (800bc90 <vTaskSuspendAll+0x18>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	3301      	adds	r3, #1
 800bc82:	4a03      	ldr	r2, [pc, #12]	@ (800bc90 <vTaskSuspendAll+0x18>)
 800bc84:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bc86:	bf00      	nop
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8e:	4770      	bx	lr
 800bc90:	200019a0 	.word	0x200019a0

0800bc94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b084      	sub	sp, #16
 800bc98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bc9e:	2300      	movs	r3, #0
 800bca0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bca2:	4b42      	ldr	r3, [pc, #264]	@ (800bdac <xTaskResumeAll+0x118>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d10b      	bne.n	800bcc2 <xTaskResumeAll+0x2e>
	__asm volatile
 800bcaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcae:	f383 8811 	msr	BASEPRI, r3
 800bcb2:	f3bf 8f6f 	isb	sy
 800bcb6:	f3bf 8f4f 	dsb	sy
 800bcba:	603b      	str	r3, [r7, #0]
}
 800bcbc:	bf00      	nop
 800bcbe:	bf00      	nop
 800bcc0:	e7fd      	b.n	800bcbe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bcc2:	f001 fb19 	bl	800d2f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bcc6:	4b39      	ldr	r3, [pc, #228]	@ (800bdac <xTaskResumeAll+0x118>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	3b01      	subs	r3, #1
 800bccc:	4a37      	ldr	r2, [pc, #220]	@ (800bdac <xTaskResumeAll+0x118>)
 800bcce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bcd0:	4b36      	ldr	r3, [pc, #216]	@ (800bdac <xTaskResumeAll+0x118>)
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d162      	bne.n	800bd9e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bcd8:	4b35      	ldr	r3, [pc, #212]	@ (800bdb0 <xTaskResumeAll+0x11c>)
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d05e      	beq.n	800bd9e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bce0:	e02f      	b.n	800bd42 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bce2:	4b34      	ldr	r3, [pc, #208]	@ (800bdb4 <xTaskResumeAll+0x120>)
 800bce4:	68db      	ldr	r3, [r3, #12]
 800bce6:	68db      	ldr	r3, [r3, #12]
 800bce8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	3318      	adds	r3, #24
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f7ff f83a 	bl	800ad68 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	3304      	adds	r3, #4
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	f7ff f835 	bl	800ad68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd02:	4b2d      	ldr	r3, [pc, #180]	@ (800bdb8 <xTaskResumeAll+0x124>)
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	429a      	cmp	r2, r3
 800bd08:	d903      	bls.n	800bd12 <xTaskResumeAll+0x7e>
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd0e:	4a2a      	ldr	r2, [pc, #168]	@ (800bdb8 <xTaskResumeAll+0x124>)
 800bd10:	6013      	str	r3, [r2, #0]
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd16:	4613      	mov	r3, r2
 800bd18:	009b      	lsls	r3, r3, #2
 800bd1a:	4413      	add	r3, r2
 800bd1c:	009b      	lsls	r3, r3, #2
 800bd1e:	4a27      	ldr	r2, [pc, #156]	@ (800bdbc <xTaskResumeAll+0x128>)
 800bd20:	441a      	add	r2, r3
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	3304      	adds	r3, #4
 800bd26:	4619      	mov	r1, r3
 800bd28:	4610      	mov	r0, r2
 800bd2a:	f7fe ffc0 	bl	800acae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd32:	4b23      	ldr	r3, [pc, #140]	@ (800bdc0 <xTaskResumeAll+0x12c>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd38:	429a      	cmp	r2, r3
 800bd3a:	d302      	bcc.n	800bd42 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800bd3c:	4b21      	ldr	r3, [pc, #132]	@ (800bdc4 <xTaskResumeAll+0x130>)
 800bd3e:	2201      	movs	r2, #1
 800bd40:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bd42:	4b1c      	ldr	r3, [pc, #112]	@ (800bdb4 <xTaskResumeAll+0x120>)
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d1cb      	bne.n	800bce2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d001      	beq.n	800bd54 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bd50:	f000 fc60 	bl	800c614 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bd54:	4b1c      	ldr	r3, [pc, #112]	@ (800bdc8 <xTaskResumeAll+0x134>)
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d010      	beq.n	800bd82 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bd60:	f000 f940 	bl	800bfe4 <xTaskIncrementTick>
 800bd64:	4603      	mov	r3, r0
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d002      	beq.n	800bd70 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800bd6a:	4b16      	ldr	r3, [pc, #88]	@ (800bdc4 <xTaskResumeAll+0x130>)
 800bd6c:	2201      	movs	r2, #1
 800bd6e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	3b01      	subs	r3, #1
 800bd74:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d1f1      	bne.n	800bd60 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800bd7c:	4b12      	ldr	r3, [pc, #72]	@ (800bdc8 <xTaskResumeAll+0x134>)
 800bd7e:	2200      	movs	r2, #0
 800bd80:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bd82:	4b10      	ldr	r3, [pc, #64]	@ (800bdc4 <xTaskResumeAll+0x130>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d009      	beq.n	800bd9e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bd8a:	2301      	movs	r3, #1
 800bd8c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bd8e:	4b0f      	ldr	r3, [pc, #60]	@ (800bdcc <xTaskResumeAll+0x138>)
 800bd90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd94:	601a      	str	r2, [r3, #0]
 800bd96:	f3bf 8f4f 	dsb	sy
 800bd9a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bd9e:	f001 fadd 	bl	800d35c <vPortExitCritical>

	return xAlreadyYielded;
 800bda2:	68bb      	ldr	r3, [r7, #8]
}
 800bda4:	4618      	mov	r0, r3
 800bda6:	3710      	adds	r7, #16
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	bd80      	pop	{r7, pc}
 800bdac:	200019a0 	.word	0x200019a0
 800bdb0:	20001978 	.word	0x20001978
 800bdb4:	20001938 	.word	0x20001938
 800bdb8:	20001980 	.word	0x20001980
 800bdbc:	200014a8 	.word	0x200014a8
 800bdc0:	200014a4 	.word	0x200014a4
 800bdc4:	2000198c 	.word	0x2000198c
 800bdc8:	20001988 	.word	0x20001988
 800bdcc:	e000ed04 	.word	0xe000ed04

0800bdd0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bdd0:	b480      	push	{r7}
 800bdd2:	b083      	sub	sp, #12
 800bdd4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bdd6:	4b05      	ldr	r3, [pc, #20]	@ (800bdec <xTaskGetTickCount+0x1c>)
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bddc:	687b      	ldr	r3, [r7, #4]
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	370c      	adds	r7, #12
 800bde2:	46bd      	mov	sp, r7
 800bde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde8:	4770      	bx	lr
 800bdea:	bf00      	nop
 800bdec:	2000197c 	.word	0x2000197c

0800bdf0 <pcTaskGetName>:
	return uxCurrentNumberOfTasks;
}
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800bdf0:	b480      	push	{r7}
 800bdf2:	b085      	sub	sp, #20
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d102      	bne.n	800be04 <pcTaskGetName+0x14>
 800bdfe:	4b0e      	ldr	r3, [pc, #56]	@ (800be38 <pcTaskGetName+0x48>)
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	e000      	b.n	800be06 <pcTaskGetName+0x16>
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	60fb      	str	r3, [r7, #12]
	configASSERT( pxTCB );
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d10b      	bne.n	800be26 <pcTaskGetName+0x36>
	__asm volatile
 800be0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be12:	f383 8811 	msr	BASEPRI, r3
 800be16:	f3bf 8f6f 	isb	sy
 800be1a:	f3bf 8f4f 	dsb	sy
 800be1e:	60bb      	str	r3, [r7, #8]
}
 800be20:	bf00      	nop
 800be22:	bf00      	nop
 800be24:	e7fd      	b.n	800be22 <pcTaskGetName+0x32>
	return &( pxTCB->pcTaskName[ 0 ] );
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	3334      	adds	r3, #52	@ 0x34
}
 800be2a:	4618      	mov	r0, r3
 800be2c:	3714      	adds	r7, #20
 800be2e:	46bd      	mov	sp, r7
 800be30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be34:	4770      	bx	lr
 800be36:	bf00      	nop
 800be38:	200014a4 	.word	0x200014a4

0800be3c <prvSearchForNameWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	static TCB_t *prvSearchForNameWithinSingleList( List_t *pxList, const char pcNameToQuery[] )
	{
 800be3c:	b480      	push	{r7}
 800be3e:	b08b      	sub	sp, #44	@ 0x2c
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
 800be44:	6039      	str	r1, [r7, #0]
	TCB_t *pxNextTCB, *pxFirstTCB, *pxReturn = NULL;
 800be46:	2300      	movs	r3, #0
 800be48:	627b      	str	r3, [r7, #36]	@ 0x24
	char cNextChar;
	BaseType_t xBreakLoop;

		/* This function is called with the scheduler suspended. */

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d05b      	beq.n	800bf0a <prvSearchForNameWithinSingleList+0xce>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );  /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	61bb      	str	r3, [r7, #24]
 800be56:	69bb      	ldr	r3, [r7, #24]
 800be58:	685b      	ldr	r3, [r3, #4]
 800be5a:	685a      	ldr	r2, [r3, #4]
 800be5c:	69bb      	ldr	r3, [r7, #24]
 800be5e:	605a      	str	r2, [r3, #4]
 800be60:	69bb      	ldr	r3, [r7, #24]
 800be62:	685a      	ldr	r2, [r3, #4]
 800be64:	69bb      	ldr	r3, [r7, #24]
 800be66:	3308      	adds	r3, #8
 800be68:	429a      	cmp	r2, r3
 800be6a:	d104      	bne.n	800be76 <prvSearchForNameWithinSingleList+0x3a>
 800be6c:	69bb      	ldr	r3, [r7, #24]
 800be6e:	685b      	ldr	r3, [r3, #4]
 800be70:	685a      	ldr	r2, [r3, #4]
 800be72:	69bb      	ldr	r3, [r7, #24]
 800be74:	605a      	str	r2, [r3, #4]
 800be76:	69bb      	ldr	r3, [r7, #24]
 800be78:	685b      	ldr	r3, [r3, #4]
 800be7a:	68db      	ldr	r3, [r3, #12]
 800be7c:	617b      	str	r3, [r7, #20]

			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	613b      	str	r3, [r7, #16]
 800be82:	693b      	ldr	r3, [r7, #16]
 800be84:	685b      	ldr	r3, [r3, #4]
 800be86:	685a      	ldr	r2, [r3, #4]
 800be88:	693b      	ldr	r3, [r7, #16]
 800be8a:	605a      	str	r2, [r3, #4]
 800be8c:	693b      	ldr	r3, [r7, #16]
 800be8e:	685a      	ldr	r2, [r3, #4]
 800be90:	693b      	ldr	r3, [r7, #16]
 800be92:	3308      	adds	r3, #8
 800be94:	429a      	cmp	r2, r3
 800be96:	d104      	bne.n	800bea2 <prvSearchForNameWithinSingleList+0x66>
 800be98:	693b      	ldr	r3, [r7, #16]
 800be9a:	685b      	ldr	r3, [r3, #4]
 800be9c:	685a      	ldr	r2, [r3, #4]
 800be9e:	693b      	ldr	r3, [r7, #16]
 800bea0:	605a      	str	r2, [r3, #4]
 800bea2:	693b      	ldr	r3, [r7, #16]
 800bea4:	685b      	ldr	r3, [r3, #4]
 800bea6:	68db      	ldr	r3, [r3, #12]
 800bea8:	60fb      	str	r3, [r7, #12]

				/* Check each character in the name looking for a match or
				mismatch. */
				xBreakLoop = pdFALSE;
 800beaa:	2300      	movs	r3, #0
 800beac:	61fb      	str	r3, [r7, #28]
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800beae:	2300      	movs	r3, #0
 800beb0:	623b      	str	r3, [r7, #32]
 800beb2:	e01c      	b.n	800beee <prvSearchForNameWithinSingleList+0xb2>
				{
					cNextChar = pxNextTCB->pcTaskName[ x ];
 800beb4:	68fa      	ldr	r2, [r7, #12]
 800beb6:	6a3b      	ldr	r3, [r7, #32]
 800beb8:	4413      	add	r3, r2
 800beba:	3334      	adds	r3, #52	@ 0x34
 800bebc:	781b      	ldrb	r3, [r3, #0]
 800bebe:	72fb      	strb	r3, [r7, #11]

					if( cNextChar != pcNameToQuery[ x ] )
 800bec0:	683a      	ldr	r2, [r7, #0]
 800bec2:	6a3b      	ldr	r3, [r7, #32]
 800bec4:	4413      	add	r3, r2
 800bec6:	781b      	ldrb	r3, [r3, #0]
 800bec8:	7afa      	ldrb	r2, [r7, #11]
 800beca:	429a      	cmp	r2, r3
 800becc:	d002      	beq.n	800bed4 <prvSearchForNameWithinSingleList+0x98>
					{
						/* Characters didn't match. */
						xBreakLoop = pdTRUE;
 800bece:	2301      	movs	r3, #1
 800bed0:	61fb      	str	r3, [r7, #28]
 800bed2:	e006      	b.n	800bee2 <prvSearchForNameWithinSingleList+0xa6>
					}
					else if( cNextChar == ( char ) 0x00 )
 800bed4:	7afb      	ldrb	r3, [r7, #11]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d103      	bne.n	800bee2 <prvSearchForNameWithinSingleList+0xa6>
					{
						/* Both strings terminated, a match must have been
						found. */
						pxReturn = pxNextTCB;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	627b      	str	r3, [r7, #36]	@ 0x24
						xBreakLoop = pdTRUE;
 800bede:	2301      	movs	r3, #1
 800bee0:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					if( xBreakLoop != pdFALSE )
 800bee2:	69fb      	ldr	r3, [r7, #28]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d106      	bne.n	800bef6 <prvSearchForNameWithinSingleList+0xba>
				for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bee8:	6a3b      	ldr	r3, [r7, #32]
 800beea:	3301      	adds	r3, #1
 800beec:	623b      	str	r3, [r7, #32]
 800beee:	6a3b      	ldr	r3, [r7, #32]
 800bef0:	2b0f      	cmp	r3, #15
 800bef2:	d9df      	bls.n	800beb4 <prvSearchForNameWithinSingleList+0x78>
 800bef4:	e000      	b.n	800bef8 <prvSearchForNameWithinSingleList+0xbc>
					{
						break;
 800bef6:	bf00      	nop
					}
				}

				if( pxReturn != NULL )
 800bef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800befa:	2b00      	cmp	r3, #0
 800befc:	d104      	bne.n	800bf08 <prvSearchForNameWithinSingleList+0xcc>
				{
					/* The handle has been found. */
					break;
				}

			} while( pxNextTCB != pxFirstTCB );
 800befe:	68fa      	ldr	r2, [r7, #12]
 800bf00:	697b      	ldr	r3, [r7, #20]
 800bf02:	429a      	cmp	r2, r3
 800bf04:	d1bb      	bne.n	800be7e <prvSearchForNameWithinSingleList+0x42>
 800bf06:	e000      	b.n	800bf0a <prvSearchForNameWithinSingleList+0xce>
					break;
 800bf08:	bf00      	nop
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return pxReturn;
 800bf0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	372c      	adds	r7, #44	@ 0x2c
 800bf10:	46bd      	mov	sp, r7
 800bf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf16:	4770      	bx	lr

0800bf18 <xTaskGetHandle>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_xTaskGetHandle == 1 )

	TaskHandle_t xTaskGetHandle( const char *pcNameToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b086      	sub	sp, #24
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
	UBaseType_t uxQueue = configMAX_PRIORITIES;
 800bf20:	2338      	movs	r3, #56	@ 0x38
 800bf22:	617b      	str	r3, [r7, #20]
	TCB_t* pxTCB;

		/* Task names will be truncated to configMAX_TASK_NAME_LEN - 1 bytes. */
		configASSERT( strlen( pcNameToQuery ) < configMAX_TASK_NAME_LEN );
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f7f4 f9a3 	bl	8000270 <strlen>
 800bf2a:	4603      	mov	r3, r0
 800bf2c:	2b0f      	cmp	r3, #15
 800bf2e:	d90b      	bls.n	800bf48 <xTaskGetHandle+0x30>
	__asm volatile
 800bf30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf34:	f383 8811 	msr	BASEPRI, r3
 800bf38:	f3bf 8f6f 	isb	sy
 800bf3c:	f3bf 8f4f 	dsb	sy
 800bf40:	60fb      	str	r3, [r7, #12]
}
 800bf42:	bf00      	nop
 800bf44:	bf00      	nop
 800bf46:	e7fd      	b.n	800bf44 <xTaskGetHandle+0x2c>

		vTaskSuspendAll();
 800bf48:	f7ff fe96 	bl	800bc78 <vTaskSuspendAll>
		{
			/* Search the ready lists. */
			do
			{
				uxQueue--;
 800bf4c:	697b      	ldr	r3, [r7, #20]
 800bf4e:	3b01      	subs	r3, #1
 800bf50:	617b      	str	r3, [r7, #20]
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) &( pxReadyTasksLists[ uxQueue ] ), pcNameToQuery );
 800bf52:	697a      	ldr	r2, [r7, #20]
 800bf54:	4613      	mov	r3, r2
 800bf56:	009b      	lsls	r3, r3, #2
 800bf58:	4413      	add	r3, r2
 800bf5a:	009b      	lsls	r3, r3, #2
 800bf5c:	4a1c      	ldr	r2, [pc, #112]	@ (800bfd0 <xTaskGetHandle+0xb8>)
 800bf5e:	4413      	add	r3, r2
 800bf60:	6879      	ldr	r1, [r7, #4]
 800bf62:	4618      	mov	r0, r3
 800bf64:	f7ff ff6a 	bl	800be3c <prvSearchForNameWithinSingleList>
 800bf68:	6138      	str	r0, [r7, #16]

				if( pxTCB != NULL )
 800bf6a:	693b      	ldr	r3, [r7, #16]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d103      	bne.n	800bf78 <xTaskGetHandle+0x60>
				{
					/* Found the handle. */
					break;
				}

			} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf70:	697b      	ldr	r3, [r7, #20]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d1ea      	bne.n	800bf4c <xTaskGetHandle+0x34>
 800bf76:	e000      	b.n	800bf7a <xTaskGetHandle+0x62>
					break;
 800bf78:	bf00      	nop

			/* Search the delayed lists. */
			if( pxTCB == NULL )
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d106      	bne.n	800bf8e <xTaskGetHandle+0x76>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxDelayedTaskList, pcNameToQuery );
 800bf80:	4b14      	ldr	r3, [pc, #80]	@ (800bfd4 <xTaskGetHandle+0xbc>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	6879      	ldr	r1, [r7, #4]
 800bf86:	4618      	mov	r0, r3
 800bf88:	f7ff ff58 	bl	800be3c <prvSearchForNameWithinSingleList>
 800bf8c:	6138      	str	r0, [r7, #16]
			}

			if( pxTCB == NULL )
 800bf8e:	693b      	ldr	r3, [r7, #16]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d106      	bne.n	800bfa2 <xTaskGetHandle+0x8a>
			{
				pxTCB = prvSearchForNameWithinSingleList( ( List_t * ) pxOverflowDelayedTaskList, pcNameToQuery );
 800bf94:	4b10      	ldr	r3, [pc, #64]	@ (800bfd8 <xTaskGetHandle+0xc0>)
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	6879      	ldr	r1, [r7, #4]
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f7ff ff4e 	bl	800be3c <prvSearchForNameWithinSingleList>
 800bfa0:	6138      	str	r0, [r7, #16]
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( pxTCB == NULL )
 800bfa2:	693b      	ldr	r3, [r7, #16]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d104      	bne.n	800bfb2 <xTaskGetHandle+0x9a>
				{
					/* Search the suspended list. */
					pxTCB = prvSearchForNameWithinSingleList( &xSuspendedTaskList, pcNameToQuery );
 800bfa8:	6879      	ldr	r1, [r7, #4]
 800bfaa:	480c      	ldr	r0, [pc, #48]	@ (800bfdc <xTaskGetHandle+0xc4>)
 800bfac:	f7ff ff46 	bl	800be3c <prvSearchForNameWithinSingleList>
 800bfb0:	6138      	str	r0, [r7, #16]
			}
			#endif

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( pxTCB == NULL )
 800bfb2:	693b      	ldr	r3, [r7, #16]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d104      	bne.n	800bfc2 <xTaskGetHandle+0xaa>
				{
					/* Search the deleted list. */
					pxTCB = prvSearchForNameWithinSingleList( &xTasksWaitingTermination, pcNameToQuery );
 800bfb8:	6879      	ldr	r1, [r7, #4]
 800bfba:	4809      	ldr	r0, [pc, #36]	@ (800bfe0 <xTaskGetHandle+0xc8>)
 800bfbc:	f7ff ff3e 	bl	800be3c <prvSearchForNameWithinSingleList>
 800bfc0:	6138      	str	r0, [r7, #16]
				}
			}
			#endif
		}
		( void ) xTaskResumeAll();
 800bfc2:	f7ff fe67 	bl	800bc94 <xTaskResumeAll>

		return pxTCB;
 800bfc6:	693b      	ldr	r3, [r7, #16]
	}
 800bfc8:	4618      	mov	r0, r3
 800bfca:	3718      	adds	r7, #24
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	bd80      	pop	{r7, pc}
 800bfd0:	200014a8 	.word	0x200014a8
 800bfd4:	20001930 	.word	0x20001930
 800bfd8:	20001934 	.word	0x20001934
 800bfdc:	20001964 	.word	0x20001964
 800bfe0:	2000194c 	.word	0x2000194c

0800bfe4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b086      	sub	sp, #24
 800bfe8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bfea:	2300      	movs	r3, #0
 800bfec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bfee:	4b4f      	ldr	r3, [pc, #316]	@ (800c12c <xTaskIncrementTick+0x148>)
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	f040 8090 	bne.w	800c118 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bff8:	4b4d      	ldr	r3, [pc, #308]	@ (800c130 <xTaskIncrementTick+0x14c>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	3301      	adds	r3, #1
 800bffe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c000:	4a4b      	ldr	r2, [pc, #300]	@ (800c130 <xTaskIncrementTick+0x14c>)
 800c002:	693b      	ldr	r3, [r7, #16]
 800c004:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d121      	bne.n	800c050 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c00c:	4b49      	ldr	r3, [pc, #292]	@ (800c134 <xTaskIncrementTick+0x150>)
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d00b      	beq.n	800c02e <xTaskIncrementTick+0x4a>
	__asm volatile
 800c016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c01a:	f383 8811 	msr	BASEPRI, r3
 800c01e:	f3bf 8f6f 	isb	sy
 800c022:	f3bf 8f4f 	dsb	sy
 800c026:	603b      	str	r3, [r7, #0]
}
 800c028:	bf00      	nop
 800c02a:	bf00      	nop
 800c02c:	e7fd      	b.n	800c02a <xTaskIncrementTick+0x46>
 800c02e:	4b41      	ldr	r3, [pc, #260]	@ (800c134 <xTaskIncrementTick+0x150>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	60fb      	str	r3, [r7, #12]
 800c034:	4b40      	ldr	r3, [pc, #256]	@ (800c138 <xTaskIncrementTick+0x154>)
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	4a3e      	ldr	r2, [pc, #248]	@ (800c134 <xTaskIncrementTick+0x150>)
 800c03a:	6013      	str	r3, [r2, #0]
 800c03c:	4a3e      	ldr	r2, [pc, #248]	@ (800c138 <xTaskIncrementTick+0x154>)
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	6013      	str	r3, [r2, #0]
 800c042:	4b3e      	ldr	r3, [pc, #248]	@ (800c13c <xTaskIncrementTick+0x158>)
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	3301      	adds	r3, #1
 800c048:	4a3c      	ldr	r2, [pc, #240]	@ (800c13c <xTaskIncrementTick+0x158>)
 800c04a:	6013      	str	r3, [r2, #0]
 800c04c:	f000 fae2 	bl	800c614 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c050:	4b3b      	ldr	r3, [pc, #236]	@ (800c140 <xTaskIncrementTick+0x15c>)
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	693a      	ldr	r2, [r7, #16]
 800c056:	429a      	cmp	r2, r3
 800c058:	d349      	bcc.n	800c0ee <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c05a:	4b36      	ldr	r3, [pc, #216]	@ (800c134 <xTaskIncrementTick+0x150>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d104      	bne.n	800c06e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c064:	4b36      	ldr	r3, [pc, #216]	@ (800c140 <xTaskIncrementTick+0x15c>)
 800c066:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c06a:	601a      	str	r2, [r3, #0]
					break;
 800c06c:	e03f      	b.n	800c0ee <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c06e:	4b31      	ldr	r3, [pc, #196]	@ (800c134 <xTaskIncrementTick+0x150>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	68db      	ldr	r3, [r3, #12]
 800c074:	68db      	ldr	r3, [r3, #12]
 800c076:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c078:	68bb      	ldr	r3, [r7, #8]
 800c07a:	685b      	ldr	r3, [r3, #4]
 800c07c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c07e:	693a      	ldr	r2, [r7, #16]
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	429a      	cmp	r2, r3
 800c084:	d203      	bcs.n	800c08e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c086:	4a2e      	ldr	r2, [pc, #184]	@ (800c140 <xTaskIncrementTick+0x15c>)
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c08c:	e02f      	b.n	800c0ee <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c08e:	68bb      	ldr	r3, [r7, #8]
 800c090:	3304      	adds	r3, #4
 800c092:	4618      	mov	r0, r3
 800c094:	f7fe fe68 	bl	800ad68 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c098:	68bb      	ldr	r3, [r7, #8]
 800c09a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d004      	beq.n	800c0aa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	3318      	adds	r3, #24
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	f7fe fe5f 	bl	800ad68 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0ae:	4b25      	ldr	r3, [pc, #148]	@ (800c144 <xTaskIncrementTick+0x160>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	429a      	cmp	r2, r3
 800c0b4:	d903      	bls.n	800c0be <xTaskIncrementTick+0xda>
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0ba:	4a22      	ldr	r2, [pc, #136]	@ (800c144 <xTaskIncrementTick+0x160>)
 800c0bc:	6013      	str	r3, [r2, #0]
 800c0be:	68bb      	ldr	r3, [r7, #8]
 800c0c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0c2:	4613      	mov	r3, r2
 800c0c4:	009b      	lsls	r3, r3, #2
 800c0c6:	4413      	add	r3, r2
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	4a1f      	ldr	r2, [pc, #124]	@ (800c148 <xTaskIncrementTick+0x164>)
 800c0cc:	441a      	add	r2, r3
 800c0ce:	68bb      	ldr	r3, [r7, #8]
 800c0d0:	3304      	adds	r3, #4
 800c0d2:	4619      	mov	r1, r3
 800c0d4:	4610      	mov	r0, r2
 800c0d6:	f7fe fdea 	bl	800acae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0de:	4b1b      	ldr	r3, [pc, #108]	@ (800c14c <xTaskIncrementTick+0x168>)
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0e4:	429a      	cmp	r2, r3
 800c0e6:	d3b8      	bcc.n	800c05a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c0e8:	2301      	movs	r3, #1
 800c0ea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c0ec:	e7b5      	b.n	800c05a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c0ee:	4b17      	ldr	r3, [pc, #92]	@ (800c14c <xTaskIncrementTick+0x168>)
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0f4:	4914      	ldr	r1, [pc, #80]	@ (800c148 <xTaskIncrementTick+0x164>)
 800c0f6:	4613      	mov	r3, r2
 800c0f8:	009b      	lsls	r3, r3, #2
 800c0fa:	4413      	add	r3, r2
 800c0fc:	009b      	lsls	r3, r3, #2
 800c0fe:	440b      	add	r3, r1
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	2b01      	cmp	r3, #1
 800c104:	d901      	bls.n	800c10a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c106:	2301      	movs	r3, #1
 800c108:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c10a:	4b11      	ldr	r3, [pc, #68]	@ (800c150 <xTaskIncrementTick+0x16c>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d007      	beq.n	800c122 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c112:	2301      	movs	r3, #1
 800c114:	617b      	str	r3, [r7, #20]
 800c116:	e004      	b.n	800c122 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c118:	4b0e      	ldr	r3, [pc, #56]	@ (800c154 <xTaskIncrementTick+0x170>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	3301      	adds	r3, #1
 800c11e:	4a0d      	ldr	r2, [pc, #52]	@ (800c154 <xTaskIncrementTick+0x170>)
 800c120:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c122:	697b      	ldr	r3, [r7, #20]
}
 800c124:	4618      	mov	r0, r3
 800c126:	3718      	adds	r7, #24
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}
 800c12c:	200019a0 	.word	0x200019a0
 800c130:	2000197c 	.word	0x2000197c
 800c134:	20001930 	.word	0x20001930
 800c138:	20001934 	.word	0x20001934
 800c13c:	20001990 	.word	0x20001990
 800c140:	20001998 	.word	0x20001998
 800c144:	20001980 	.word	0x20001980
 800c148:	200014a8 	.word	0x200014a8
 800c14c:	200014a4 	.word	0x200014a4
 800c150:	2000198c 	.word	0x2000198c
 800c154:	20001988 	.word	0x20001988

0800c158 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c158:	b480      	push	{r7}
 800c15a:	b085      	sub	sp, #20
 800c15c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c15e:	4b2b      	ldr	r3, [pc, #172]	@ (800c20c <vTaskSwitchContext+0xb4>)
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d003      	beq.n	800c16e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c166:	4b2a      	ldr	r3, [pc, #168]	@ (800c210 <vTaskSwitchContext+0xb8>)
 800c168:	2201      	movs	r2, #1
 800c16a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c16c:	e047      	b.n	800c1fe <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800c16e:	4b28      	ldr	r3, [pc, #160]	@ (800c210 <vTaskSwitchContext+0xb8>)
 800c170:	2200      	movs	r2, #0
 800c172:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c174:	4b27      	ldr	r3, [pc, #156]	@ (800c214 <vTaskSwitchContext+0xbc>)
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	60fb      	str	r3, [r7, #12]
 800c17a:	e011      	b.n	800c1a0 <vTaskSwitchContext+0x48>
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d10b      	bne.n	800c19a <vTaskSwitchContext+0x42>
	__asm volatile
 800c182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c186:	f383 8811 	msr	BASEPRI, r3
 800c18a:	f3bf 8f6f 	isb	sy
 800c18e:	f3bf 8f4f 	dsb	sy
 800c192:	607b      	str	r3, [r7, #4]
}
 800c194:	bf00      	nop
 800c196:	bf00      	nop
 800c198:	e7fd      	b.n	800c196 <vTaskSwitchContext+0x3e>
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	3b01      	subs	r3, #1
 800c19e:	60fb      	str	r3, [r7, #12]
 800c1a0:	491d      	ldr	r1, [pc, #116]	@ (800c218 <vTaskSwitchContext+0xc0>)
 800c1a2:	68fa      	ldr	r2, [r7, #12]
 800c1a4:	4613      	mov	r3, r2
 800c1a6:	009b      	lsls	r3, r3, #2
 800c1a8:	4413      	add	r3, r2
 800c1aa:	009b      	lsls	r3, r3, #2
 800c1ac:	440b      	add	r3, r1
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d0e3      	beq.n	800c17c <vTaskSwitchContext+0x24>
 800c1b4:	68fa      	ldr	r2, [r7, #12]
 800c1b6:	4613      	mov	r3, r2
 800c1b8:	009b      	lsls	r3, r3, #2
 800c1ba:	4413      	add	r3, r2
 800c1bc:	009b      	lsls	r3, r3, #2
 800c1be:	4a16      	ldr	r2, [pc, #88]	@ (800c218 <vTaskSwitchContext+0xc0>)
 800c1c0:	4413      	add	r3, r2
 800c1c2:	60bb      	str	r3, [r7, #8]
 800c1c4:	68bb      	ldr	r3, [r7, #8]
 800c1c6:	685b      	ldr	r3, [r3, #4]
 800c1c8:	685a      	ldr	r2, [r3, #4]
 800c1ca:	68bb      	ldr	r3, [r7, #8]
 800c1cc:	605a      	str	r2, [r3, #4]
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	685a      	ldr	r2, [r3, #4]
 800c1d2:	68bb      	ldr	r3, [r7, #8]
 800c1d4:	3308      	adds	r3, #8
 800c1d6:	429a      	cmp	r2, r3
 800c1d8:	d104      	bne.n	800c1e4 <vTaskSwitchContext+0x8c>
 800c1da:	68bb      	ldr	r3, [r7, #8]
 800c1dc:	685b      	ldr	r3, [r3, #4]
 800c1de:	685a      	ldr	r2, [r3, #4]
 800c1e0:	68bb      	ldr	r3, [r7, #8]
 800c1e2:	605a      	str	r2, [r3, #4]
 800c1e4:	68bb      	ldr	r3, [r7, #8]
 800c1e6:	685b      	ldr	r3, [r3, #4]
 800c1e8:	68db      	ldr	r3, [r3, #12]
 800c1ea:	4a0c      	ldr	r2, [pc, #48]	@ (800c21c <vTaskSwitchContext+0xc4>)
 800c1ec:	6013      	str	r3, [r2, #0]
 800c1ee:	4a09      	ldr	r2, [pc, #36]	@ (800c214 <vTaskSwitchContext+0xbc>)
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c1f4:	4b09      	ldr	r3, [pc, #36]	@ (800c21c <vTaskSwitchContext+0xc4>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	3354      	adds	r3, #84	@ 0x54
 800c1fa:	4a09      	ldr	r2, [pc, #36]	@ (800c220 <vTaskSwitchContext+0xc8>)
 800c1fc:	6013      	str	r3, [r2, #0]
}
 800c1fe:	bf00      	nop
 800c200:	3714      	adds	r7, #20
 800c202:	46bd      	mov	sp, r7
 800c204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c208:	4770      	bx	lr
 800c20a:	bf00      	nop
 800c20c:	200019a0 	.word	0x200019a0
 800c210:	2000198c 	.word	0x2000198c
 800c214:	20001980 	.word	0x20001980
 800c218:	200014a8 	.word	0x200014a8
 800c21c:	200014a4 	.word	0x200014a4
 800c220:	20000094 	.word	0x20000094

0800c224 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b084      	sub	sp, #16
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
 800c22c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d10b      	bne.n	800c24c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c238:	f383 8811 	msr	BASEPRI, r3
 800c23c:	f3bf 8f6f 	isb	sy
 800c240:	f3bf 8f4f 	dsb	sy
 800c244:	60fb      	str	r3, [r7, #12]
}
 800c246:	bf00      	nop
 800c248:	bf00      	nop
 800c24a:	e7fd      	b.n	800c248 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c24c:	4b07      	ldr	r3, [pc, #28]	@ (800c26c <vTaskPlaceOnEventList+0x48>)
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	3318      	adds	r3, #24
 800c252:	4619      	mov	r1, r3
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f7fe fd4e 	bl	800acf6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c25a:	2101      	movs	r1, #1
 800c25c:	6838      	ldr	r0, [r7, #0]
 800c25e:	f000 fb69 	bl	800c934 <prvAddCurrentTaskToDelayedList>
}
 800c262:	bf00      	nop
 800c264:	3710      	adds	r7, #16
 800c266:	46bd      	mov	sp, r7
 800c268:	bd80      	pop	{r7, pc}
 800c26a:	bf00      	nop
 800c26c:	200014a4 	.word	0x200014a4

0800c270 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c270:	b580      	push	{r7, lr}
 800c272:	b086      	sub	sp, #24
 800c274:	af00      	add	r7, sp, #0
 800c276:	60f8      	str	r0, [r7, #12]
 800c278:	60b9      	str	r1, [r7, #8]
 800c27a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d10b      	bne.n	800c29a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c286:	f383 8811 	msr	BASEPRI, r3
 800c28a:	f3bf 8f6f 	isb	sy
 800c28e:	f3bf 8f4f 	dsb	sy
 800c292:	617b      	str	r3, [r7, #20]
}
 800c294:	bf00      	nop
 800c296:	bf00      	nop
 800c298:	e7fd      	b.n	800c296 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c29a:	4b0a      	ldr	r3, [pc, #40]	@ (800c2c4 <vTaskPlaceOnEventListRestricted+0x54>)
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	3318      	adds	r3, #24
 800c2a0:	4619      	mov	r1, r3
 800c2a2:	68f8      	ldr	r0, [r7, #12]
 800c2a4:	f7fe fd03 	bl	800acae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d002      	beq.n	800c2b4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c2ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c2b2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c2b4:	6879      	ldr	r1, [r7, #4]
 800c2b6:	68b8      	ldr	r0, [r7, #8]
 800c2b8:	f000 fb3c 	bl	800c934 <prvAddCurrentTaskToDelayedList>
	}
 800c2bc:	bf00      	nop
 800c2be:	3718      	adds	r7, #24
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	bd80      	pop	{r7, pc}
 800c2c4:	200014a4 	.word	0x200014a4

0800c2c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b086      	sub	sp, #24
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	68db      	ldr	r3, [r3, #12]
 800c2d4:	68db      	ldr	r3, [r3, #12]
 800c2d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c2d8:	693b      	ldr	r3, [r7, #16]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d10b      	bne.n	800c2f6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2e2:	f383 8811 	msr	BASEPRI, r3
 800c2e6:	f3bf 8f6f 	isb	sy
 800c2ea:	f3bf 8f4f 	dsb	sy
 800c2ee:	60fb      	str	r3, [r7, #12]
}
 800c2f0:	bf00      	nop
 800c2f2:	bf00      	nop
 800c2f4:	e7fd      	b.n	800c2f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	3318      	adds	r3, #24
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f7fe fd34 	bl	800ad68 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c300:	4b1d      	ldr	r3, [pc, #116]	@ (800c378 <xTaskRemoveFromEventList+0xb0>)
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d11d      	bne.n	800c344 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	3304      	adds	r3, #4
 800c30c:	4618      	mov	r0, r3
 800c30e:	f7fe fd2b 	bl	800ad68 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c312:	693b      	ldr	r3, [r7, #16]
 800c314:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c316:	4b19      	ldr	r3, [pc, #100]	@ (800c37c <xTaskRemoveFromEventList+0xb4>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	429a      	cmp	r2, r3
 800c31c:	d903      	bls.n	800c326 <xTaskRemoveFromEventList+0x5e>
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c322:	4a16      	ldr	r2, [pc, #88]	@ (800c37c <xTaskRemoveFromEventList+0xb4>)
 800c324:	6013      	str	r3, [r2, #0]
 800c326:	693b      	ldr	r3, [r7, #16]
 800c328:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c32a:	4613      	mov	r3, r2
 800c32c:	009b      	lsls	r3, r3, #2
 800c32e:	4413      	add	r3, r2
 800c330:	009b      	lsls	r3, r3, #2
 800c332:	4a13      	ldr	r2, [pc, #76]	@ (800c380 <xTaskRemoveFromEventList+0xb8>)
 800c334:	441a      	add	r2, r3
 800c336:	693b      	ldr	r3, [r7, #16]
 800c338:	3304      	adds	r3, #4
 800c33a:	4619      	mov	r1, r3
 800c33c:	4610      	mov	r0, r2
 800c33e:	f7fe fcb6 	bl	800acae <vListInsertEnd>
 800c342:	e005      	b.n	800c350 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	3318      	adds	r3, #24
 800c348:	4619      	mov	r1, r3
 800c34a:	480e      	ldr	r0, [pc, #56]	@ (800c384 <xTaskRemoveFromEventList+0xbc>)
 800c34c:	f7fe fcaf 	bl	800acae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c354:	4b0c      	ldr	r3, [pc, #48]	@ (800c388 <xTaskRemoveFromEventList+0xc0>)
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c35a:	429a      	cmp	r2, r3
 800c35c:	d905      	bls.n	800c36a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c35e:	2301      	movs	r3, #1
 800c360:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c362:	4b0a      	ldr	r3, [pc, #40]	@ (800c38c <xTaskRemoveFromEventList+0xc4>)
 800c364:	2201      	movs	r2, #1
 800c366:	601a      	str	r2, [r3, #0]
 800c368:	e001      	b.n	800c36e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c36a:	2300      	movs	r3, #0
 800c36c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c36e:	697b      	ldr	r3, [r7, #20]
}
 800c370:	4618      	mov	r0, r3
 800c372:	3718      	adds	r7, #24
 800c374:	46bd      	mov	sp, r7
 800c376:	bd80      	pop	{r7, pc}
 800c378:	200019a0 	.word	0x200019a0
 800c37c:	20001980 	.word	0x20001980
 800c380:	200014a8 	.word	0x200014a8
 800c384:	20001938 	.word	0x20001938
 800c388:	200014a4 	.word	0x200014a4
 800c38c:	2000198c 	.word	0x2000198c

0800c390 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c390:	b480      	push	{r7}
 800c392:	b083      	sub	sp, #12
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c398:	4b06      	ldr	r3, [pc, #24]	@ (800c3b4 <vTaskInternalSetTimeOutState+0x24>)
 800c39a:	681a      	ldr	r2, [r3, #0]
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c3a0:	4b05      	ldr	r3, [pc, #20]	@ (800c3b8 <vTaskInternalSetTimeOutState+0x28>)
 800c3a2:	681a      	ldr	r2, [r3, #0]
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	605a      	str	r2, [r3, #4]
}
 800c3a8:	bf00      	nop
 800c3aa:	370c      	adds	r7, #12
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b2:	4770      	bx	lr
 800c3b4:	20001990 	.word	0x20001990
 800c3b8:	2000197c 	.word	0x2000197c

0800c3bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c3bc:	b580      	push	{r7, lr}
 800c3be:	b088      	sub	sp, #32
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	6078      	str	r0, [r7, #4]
 800c3c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d10b      	bne.n	800c3e4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c3cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3d0:	f383 8811 	msr	BASEPRI, r3
 800c3d4:	f3bf 8f6f 	isb	sy
 800c3d8:	f3bf 8f4f 	dsb	sy
 800c3dc:	613b      	str	r3, [r7, #16]
}
 800c3de:	bf00      	nop
 800c3e0:	bf00      	nop
 800c3e2:	e7fd      	b.n	800c3e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d10b      	bne.n	800c402 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c3ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3ee:	f383 8811 	msr	BASEPRI, r3
 800c3f2:	f3bf 8f6f 	isb	sy
 800c3f6:	f3bf 8f4f 	dsb	sy
 800c3fa:	60fb      	str	r3, [r7, #12]
}
 800c3fc:	bf00      	nop
 800c3fe:	bf00      	nop
 800c400:	e7fd      	b.n	800c3fe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c402:	f000 ff79 	bl	800d2f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c406:	4b1d      	ldr	r3, [pc, #116]	@ (800c47c <xTaskCheckForTimeOut+0xc0>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	685b      	ldr	r3, [r3, #4]
 800c410:	69ba      	ldr	r2, [r7, #24]
 800c412:	1ad3      	subs	r3, r2, r3
 800c414:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c41e:	d102      	bne.n	800c426 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c420:	2300      	movs	r3, #0
 800c422:	61fb      	str	r3, [r7, #28]
 800c424:	e023      	b.n	800c46e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681a      	ldr	r2, [r3, #0]
 800c42a:	4b15      	ldr	r3, [pc, #84]	@ (800c480 <xTaskCheckForTimeOut+0xc4>)
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	429a      	cmp	r2, r3
 800c430:	d007      	beq.n	800c442 <xTaskCheckForTimeOut+0x86>
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	685b      	ldr	r3, [r3, #4]
 800c436:	69ba      	ldr	r2, [r7, #24]
 800c438:	429a      	cmp	r2, r3
 800c43a:	d302      	bcc.n	800c442 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c43c:	2301      	movs	r3, #1
 800c43e:	61fb      	str	r3, [r7, #28]
 800c440:	e015      	b.n	800c46e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c442:	683b      	ldr	r3, [r7, #0]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	697a      	ldr	r2, [r7, #20]
 800c448:	429a      	cmp	r2, r3
 800c44a:	d20b      	bcs.n	800c464 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c44c:	683b      	ldr	r3, [r7, #0]
 800c44e:	681a      	ldr	r2, [r3, #0]
 800c450:	697b      	ldr	r3, [r7, #20]
 800c452:	1ad2      	subs	r2, r2, r3
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c458:	6878      	ldr	r0, [r7, #4]
 800c45a:	f7ff ff99 	bl	800c390 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c45e:	2300      	movs	r3, #0
 800c460:	61fb      	str	r3, [r7, #28]
 800c462:	e004      	b.n	800c46e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	2200      	movs	r2, #0
 800c468:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c46a:	2301      	movs	r3, #1
 800c46c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c46e:	f000 ff75 	bl	800d35c <vPortExitCritical>

	return xReturn;
 800c472:	69fb      	ldr	r3, [r7, #28]
}
 800c474:	4618      	mov	r0, r3
 800c476:	3720      	adds	r7, #32
 800c478:	46bd      	mov	sp, r7
 800c47a:	bd80      	pop	{r7, pc}
 800c47c:	2000197c 	.word	0x2000197c
 800c480:	20001990 	.word	0x20001990

0800c484 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c484:	b480      	push	{r7}
 800c486:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c488:	4b03      	ldr	r3, [pc, #12]	@ (800c498 <vTaskMissedYield+0x14>)
 800c48a:	2201      	movs	r2, #1
 800c48c:	601a      	str	r2, [r3, #0]
}
 800c48e:	bf00      	nop
 800c490:	46bd      	mov	sp, r7
 800c492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c496:	4770      	bx	lr
 800c498:	2000198c 	.word	0x2000198c

0800c49c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b082      	sub	sp, #8
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c4a4:	f000 f852 	bl	800c54c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c4a8:	4b06      	ldr	r3, [pc, #24]	@ (800c4c4 <prvIdleTask+0x28>)
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	2b01      	cmp	r3, #1
 800c4ae:	d9f9      	bls.n	800c4a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c4b0:	4b05      	ldr	r3, [pc, #20]	@ (800c4c8 <prvIdleTask+0x2c>)
 800c4b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4b6:	601a      	str	r2, [r3, #0]
 800c4b8:	f3bf 8f4f 	dsb	sy
 800c4bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c4c0:	e7f0      	b.n	800c4a4 <prvIdleTask+0x8>
 800c4c2:	bf00      	nop
 800c4c4:	200014a8 	.word	0x200014a8
 800c4c8:	e000ed04 	.word	0xe000ed04

0800c4cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c4cc:	b580      	push	{r7, lr}
 800c4ce:	b082      	sub	sp, #8
 800c4d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	607b      	str	r3, [r7, #4]
 800c4d6:	e00c      	b.n	800c4f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c4d8:	687a      	ldr	r2, [r7, #4]
 800c4da:	4613      	mov	r3, r2
 800c4dc:	009b      	lsls	r3, r3, #2
 800c4de:	4413      	add	r3, r2
 800c4e0:	009b      	lsls	r3, r3, #2
 800c4e2:	4a12      	ldr	r2, [pc, #72]	@ (800c52c <prvInitialiseTaskLists+0x60>)
 800c4e4:	4413      	add	r3, r2
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	f7fe fbb4 	bl	800ac54 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	3301      	adds	r3, #1
 800c4f0:	607b      	str	r3, [r7, #4]
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	2b37      	cmp	r3, #55	@ 0x37
 800c4f6:	d9ef      	bls.n	800c4d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c4f8:	480d      	ldr	r0, [pc, #52]	@ (800c530 <prvInitialiseTaskLists+0x64>)
 800c4fa:	f7fe fbab 	bl	800ac54 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c4fe:	480d      	ldr	r0, [pc, #52]	@ (800c534 <prvInitialiseTaskLists+0x68>)
 800c500:	f7fe fba8 	bl	800ac54 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c504:	480c      	ldr	r0, [pc, #48]	@ (800c538 <prvInitialiseTaskLists+0x6c>)
 800c506:	f7fe fba5 	bl	800ac54 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c50a:	480c      	ldr	r0, [pc, #48]	@ (800c53c <prvInitialiseTaskLists+0x70>)
 800c50c:	f7fe fba2 	bl	800ac54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c510:	480b      	ldr	r0, [pc, #44]	@ (800c540 <prvInitialiseTaskLists+0x74>)
 800c512:	f7fe fb9f 	bl	800ac54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c516:	4b0b      	ldr	r3, [pc, #44]	@ (800c544 <prvInitialiseTaskLists+0x78>)
 800c518:	4a05      	ldr	r2, [pc, #20]	@ (800c530 <prvInitialiseTaskLists+0x64>)
 800c51a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c51c:	4b0a      	ldr	r3, [pc, #40]	@ (800c548 <prvInitialiseTaskLists+0x7c>)
 800c51e:	4a05      	ldr	r2, [pc, #20]	@ (800c534 <prvInitialiseTaskLists+0x68>)
 800c520:	601a      	str	r2, [r3, #0]
}
 800c522:	bf00      	nop
 800c524:	3708      	adds	r7, #8
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}
 800c52a:	bf00      	nop
 800c52c:	200014a8 	.word	0x200014a8
 800c530:	20001908 	.word	0x20001908
 800c534:	2000191c 	.word	0x2000191c
 800c538:	20001938 	.word	0x20001938
 800c53c:	2000194c 	.word	0x2000194c
 800c540:	20001964 	.word	0x20001964
 800c544:	20001930 	.word	0x20001930
 800c548:	20001934 	.word	0x20001934

0800c54c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c54c:	b580      	push	{r7, lr}
 800c54e:	b082      	sub	sp, #8
 800c550:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c552:	e019      	b.n	800c588 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c554:	f000 fed0 	bl	800d2f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c558:	4b10      	ldr	r3, [pc, #64]	@ (800c59c <prvCheckTasksWaitingTermination+0x50>)
 800c55a:	68db      	ldr	r3, [r3, #12]
 800c55c:	68db      	ldr	r3, [r3, #12]
 800c55e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	3304      	adds	r3, #4
 800c564:	4618      	mov	r0, r3
 800c566:	f7fe fbff 	bl	800ad68 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c56a:	4b0d      	ldr	r3, [pc, #52]	@ (800c5a0 <prvCheckTasksWaitingTermination+0x54>)
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	3b01      	subs	r3, #1
 800c570:	4a0b      	ldr	r2, [pc, #44]	@ (800c5a0 <prvCheckTasksWaitingTermination+0x54>)
 800c572:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c574:	4b0b      	ldr	r3, [pc, #44]	@ (800c5a4 <prvCheckTasksWaitingTermination+0x58>)
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	3b01      	subs	r3, #1
 800c57a:	4a0a      	ldr	r2, [pc, #40]	@ (800c5a4 <prvCheckTasksWaitingTermination+0x58>)
 800c57c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c57e:	f000 feed 	bl	800d35c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c582:	6878      	ldr	r0, [r7, #4]
 800c584:	f000 f810 	bl	800c5a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c588:	4b06      	ldr	r3, [pc, #24]	@ (800c5a4 <prvCheckTasksWaitingTermination+0x58>)
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d1e1      	bne.n	800c554 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c590:	bf00      	nop
 800c592:	bf00      	nop
 800c594:	3708      	adds	r7, #8
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}
 800c59a:	bf00      	nop
 800c59c:	2000194c 	.word	0x2000194c
 800c5a0:	20001978 	.word	0x20001978
 800c5a4:	20001960 	.word	0x20001960

0800c5a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b084      	sub	sp, #16
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	3354      	adds	r3, #84	@ 0x54
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	f001 fef5 	bl	800e3a4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d108      	bne.n	800c5d6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	f001 f885 	bl	800d6d8 <vPortFree>
				vPortFree( pxTCB );
 800c5ce:	6878      	ldr	r0, [r7, #4]
 800c5d0:	f001 f882 	bl	800d6d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c5d4:	e019      	b.n	800c60a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c5dc:	2b01      	cmp	r3, #1
 800c5de:	d103      	bne.n	800c5e8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c5e0:	6878      	ldr	r0, [r7, #4]
 800c5e2:	f001 f879 	bl	800d6d8 <vPortFree>
	}
 800c5e6:	e010      	b.n	800c60a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c5ee:	2b02      	cmp	r3, #2
 800c5f0:	d00b      	beq.n	800c60a <prvDeleteTCB+0x62>
	__asm volatile
 800c5f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5f6:	f383 8811 	msr	BASEPRI, r3
 800c5fa:	f3bf 8f6f 	isb	sy
 800c5fe:	f3bf 8f4f 	dsb	sy
 800c602:	60fb      	str	r3, [r7, #12]
}
 800c604:	bf00      	nop
 800c606:	bf00      	nop
 800c608:	e7fd      	b.n	800c606 <prvDeleteTCB+0x5e>
	}
 800c60a:	bf00      	nop
 800c60c:	3710      	adds	r7, #16
 800c60e:	46bd      	mov	sp, r7
 800c610:	bd80      	pop	{r7, pc}
	...

0800c614 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c614:	b480      	push	{r7}
 800c616:	b083      	sub	sp, #12
 800c618:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c61a:	4b0c      	ldr	r3, [pc, #48]	@ (800c64c <prvResetNextTaskUnblockTime+0x38>)
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d104      	bne.n	800c62e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c624:	4b0a      	ldr	r3, [pc, #40]	@ (800c650 <prvResetNextTaskUnblockTime+0x3c>)
 800c626:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c62a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c62c:	e008      	b.n	800c640 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c62e:	4b07      	ldr	r3, [pc, #28]	@ (800c64c <prvResetNextTaskUnblockTime+0x38>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	68db      	ldr	r3, [r3, #12]
 800c634:	68db      	ldr	r3, [r3, #12]
 800c636:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	685b      	ldr	r3, [r3, #4]
 800c63c:	4a04      	ldr	r2, [pc, #16]	@ (800c650 <prvResetNextTaskUnblockTime+0x3c>)
 800c63e:	6013      	str	r3, [r2, #0]
}
 800c640:	bf00      	nop
 800c642:	370c      	adds	r7, #12
 800c644:	46bd      	mov	sp, r7
 800c646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64a:	4770      	bx	lr
 800c64c:	20001930 	.word	0x20001930
 800c650:	20001998 	.word	0x20001998

0800c654 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c654:	b480      	push	{r7}
 800c656:	b083      	sub	sp, #12
 800c658:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c65a:	4b0b      	ldr	r3, [pc, #44]	@ (800c688 <xTaskGetSchedulerState+0x34>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d102      	bne.n	800c668 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c662:	2301      	movs	r3, #1
 800c664:	607b      	str	r3, [r7, #4]
 800c666:	e008      	b.n	800c67a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c668:	4b08      	ldr	r3, [pc, #32]	@ (800c68c <xTaskGetSchedulerState+0x38>)
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d102      	bne.n	800c676 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c670:	2302      	movs	r3, #2
 800c672:	607b      	str	r3, [r7, #4]
 800c674:	e001      	b.n	800c67a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c676:	2300      	movs	r3, #0
 800c678:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c67a:	687b      	ldr	r3, [r7, #4]
	}
 800c67c:	4618      	mov	r0, r3
 800c67e:	370c      	adds	r7, #12
 800c680:	46bd      	mov	sp, r7
 800c682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c686:	4770      	bx	lr
 800c688:	20001984 	.word	0x20001984
 800c68c:	200019a0 	.word	0x200019a0

0800c690 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c690:	b580      	push	{r7, lr}
 800c692:	b086      	sub	sp, #24
 800c694:	af00      	add	r7, sp, #0
 800c696:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c69c:	2300      	movs	r3, #0
 800c69e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d058      	beq.n	800c758 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c6a6:	4b2f      	ldr	r3, [pc, #188]	@ (800c764 <xTaskPriorityDisinherit+0xd4>)
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	693a      	ldr	r2, [r7, #16]
 800c6ac:	429a      	cmp	r2, r3
 800c6ae:	d00b      	beq.n	800c6c8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c6b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6b4:	f383 8811 	msr	BASEPRI, r3
 800c6b8:	f3bf 8f6f 	isb	sy
 800c6bc:	f3bf 8f4f 	dsb	sy
 800c6c0:	60fb      	str	r3, [r7, #12]
}
 800c6c2:	bf00      	nop
 800c6c4:	bf00      	nop
 800c6c6:	e7fd      	b.n	800c6c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c6c8:	693b      	ldr	r3, [r7, #16]
 800c6ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d10b      	bne.n	800c6e8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c6d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6d4:	f383 8811 	msr	BASEPRI, r3
 800c6d8:	f3bf 8f6f 	isb	sy
 800c6dc:	f3bf 8f4f 	dsb	sy
 800c6e0:	60bb      	str	r3, [r7, #8]
}
 800c6e2:	bf00      	nop
 800c6e4:	bf00      	nop
 800c6e6:	e7fd      	b.n	800c6e4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c6e8:	693b      	ldr	r3, [r7, #16]
 800c6ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6ec:	1e5a      	subs	r2, r3, #1
 800c6ee:	693b      	ldr	r3, [r7, #16]
 800c6f0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c6f2:	693b      	ldr	r3, [r7, #16]
 800c6f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6f6:	693b      	ldr	r3, [r7, #16]
 800c6f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c6fa:	429a      	cmp	r2, r3
 800c6fc:	d02c      	beq.n	800c758 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c6fe:	693b      	ldr	r3, [r7, #16]
 800c700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c702:	2b00      	cmp	r3, #0
 800c704:	d128      	bne.n	800c758 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c706:	693b      	ldr	r3, [r7, #16]
 800c708:	3304      	adds	r3, #4
 800c70a:	4618      	mov	r0, r3
 800c70c:	f7fe fb2c 	bl	800ad68 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c710:	693b      	ldr	r3, [r7, #16]
 800c712:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c714:	693b      	ldr	r3, [r7, #16]
 800c716:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c718:	693b      	ldr	r3, [r7, #16]
 800c71a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c71c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c724:	693b      	ldr	r3, [r7, #16]
 800c726:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c728:	4b0f      	ldr	r3, [pc, #60]	@ (800c768 <xTaskPriorityDisinherit+0xd8>)
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	429a      	cmp	r2, r3
 800c72e:	d903      	bls.n	800c738 <xTaskPriorityDisinherit+0xa8>
 800c730:	693b      	ldr	r3, [r7, #16]
 800c732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c734:	4a0c      	ldr	r2, [pc, #48]	@ (800c768 <xTaskPriorityDisinherit+0xd8>)
 800c736:	6013      	str	r3, [r2, #0]
 800c738:	693b      	ldr	r3, [r7, #16]
 800c73a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c73c:	4613      	mov	r3, r2
 800c73e:	009b      	lsls	r3, r3, #2
 800c740:	4413      	add	r3, r2
 800c742:	009b      	lsls	r3, r3, #2
 800c744:	4a09      	ldr	r2, [pc, #36]	@ (800c76c <xTaskPriorityDisinherit+0xdc>)
 800c746:	441a      	add	r2, r3
 800c748:	693b      	ldr	r3, [r7, #16]
 800c74a:	3304      	adds	r3, #4
 800c74c:	4619      	mov	r1, r3
 800c74e:	4610      	mov	r0, r2
 800c750:	f7fe faad 	bl	800acae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c754:	2301      	movs	r3, #1
 800c756:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c758:	697b      	ldr	r3, [r7, #20]
	}
 800c75a:	4618      	mov	r0, r3
 800c75c:	3718      	adds	r7, #24
 800c75e:	46bd      	mov	sp, r7
 800c760:	bd80      	pop	{r7, pc}
 800c762:	bf00      	nop
 800c764:	200014a4 	.word	0x200014a4
 800c768:	20001980 	.word	0x20001980
 800c76c:	200014a8 	.word	0x200014a8

0800c770 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800c770:	b580      	push	{r7, lr}
 800c772:	b084      	sub	sp, #16
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
 800c778:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800c77a:	f000 fdbd 	bl	800d2f8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800c77e:	4b20      	ldr	r3, [pc, #128]	@ (800c800 <ulTaskNotifyTake+0x90>)
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c786:	2b00      	cmp	r3, #0
 800c788:	d113      	bne.n	800c7b2 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800c78a:	4b1d      	ldr	r3, [pc, #116]	@ (800c800 <ulTaskNotifyTake+0x90>)
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	2201      	movs	r2, #1
 800c790:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d00b      	beq.n	800c7b2 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c79a:	2101      	movs	r1, #1
 800c79c:	6838      	ldr	r0, [r7, #0]
 800c79e:	f000 f8c9 	bl	800c934 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800c7a2:	4b18      	ldr	r3, [pc, #96]	@ (800c804 <ulTaskNotifyTake+0x94>)
 800c7a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c7a8:	601a      	str	r2, [r3, #0]
 800c7aa:	f3bf 8f4f 	dsb	sy
 800c7ae:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800c7b2:	f000 fdd3 	bl	800d35c <vPortExitCritical>

		taskENTER_CRITICAL();
 800c7b6:	f000 fd9f 	bl	800d2f8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800c7ba:	4b11      	ldr	r3, [pc, #68]	@ (800c800 <ulTaskNotifyTake+0x90>)
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c7c2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d00e      	beq.n	800c7e8 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d005      	beq.n	800c7dc <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800c7d0:	4b0b      	ldr	r3, [pc, #44]	@ (800c800 <ulTaskNotifyTake+0x90>)
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800c7da:	e005      	b.n	800c7e8 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800c7dc:	4b08      	ldr	r3, [pc, #32]	@ (800c800 <ulTaskNotifyTake+0x90>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	68fa      	ldr	r2, [r7, #12]
 800c7e2:	3a01      	subs	r2, #1
 800c7e4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c7e8:	4b05      	ldr	r3, [pc, #20]	@ (800c800 <ulTaskNotifyTake+0x90>)
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800c7f2:	f000 fdb3 	bl	800d35c <vPortExitCritical>

		return ulReturn;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
	}
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	3710      	adds	r7, #16
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	bd80      	pop	{r7, pc}
 800c800:	200014a4 	.word	0x200014a4
 800c804:	e000ed04 	.word	0xe000ed04

0800c808 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800c808:	b580      	push	{r7, lr}
 800c80a:	b08a      	sub	sp, #40	@ 0x28
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	6078      	str	r0, [r7, #4]
 800c810:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d10b      	bne.n	800c830 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800c818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c81c:	f383 8811 	msr	BASEPRI, r3
 800c820:	f3bf 8f6f 	isb	sy
 800c824:	f3bf 8f4f 	dsb	sy
 800c828:	61bb      	str	r3, [r7, #24]
}
 800c82a:	bf00      	nop
 800c82c:	bf00      	nop
 800c82e:	e7fd      	b.n	800c82c <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c830:	f000 fe42 	bl	800d4b8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 800c838:	f3ef 8211 	mrs	r2, BASEPRI
 800c83c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c840:	f383 8811 	msr	BASEPRI, r3
 800c844:	f3bf 8f6f 	isb	sy
 800c848:	f3bf 8f4f 	dsb	sy
 800c84c:	617a      	str	r2, [r7, #20]
 800c84e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c850:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c852:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800c854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c856:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800c85a:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800c85c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c85e:	2202      	movs	r2, #2
 800c860:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800c864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c866:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c86a:	1c5a      	adds	r2, r3, #1
 800c86c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c86e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c872:	7ffb      	ldrb	r3, [r7, #31]
 800c874:	2b01      	cmp	r3, #1
 800c876:	d147      	bne.n	800c908 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c87a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d00b      	beq.n	800c898 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800c880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c884:	f383 8811 	msr	BASEPRI, r3
 800c888:	f3bf 8f6f 	isb	sy
 800c88c:	f3bf 8f4f 	dsb	sy
 800c890:	60fb      	str	r3, [r7, #12]
}
 800c892:	bf00      	nop
 800c894:	bf00      	nop
 800c896:	e7fd      	b.n	800c894 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c898:	4b20      	ldr	r3, [pc, #128]	@ (800c91c <vTaskNotifyGiveFromISR+0x114>)
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d11d      	bne.n	800c8dc <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c8a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8a2:	3304      	adds	r3, #4
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	f7fe fa5f 	bl	800ad68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8ae:	4b1c      	ldr	r3, [pc, #112]	@ (800c920 <vTaskNotifyGiveFromISR+0x118>)
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	429a      	cmp	r2, r3
 800c8b4:	d903      	bls.n	800c8be <vTaskNotifyGiveFromISR+0xb6>
 800c8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8ba:	4a19      	ldr	r2, [pc, #100]	@ (800c920 <vTaskNotifyGiveFromISR+0x118>)
 800c8bc:	6013      	str	r3, [r2, #0]
 800c8be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8c2:	4613      	mov	r3, r2
 800c8c4:	009b      	lsls	r3, r3, #2
 800c8c6:	4413      	add	r3, r2
 800c8c8:	009b      	lsls	r3, r3, #2
 800c8ca:	4a16      	ldr	r2, [pc, #88]	@ (800c924 <vTaskNotifyGiveFromISR+0x11c>)
 800c8cc:	441a      	add	r2, r3
 800c8ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8d0:	3304      	adds	r3, #4
 800c8d2:	4619      	mov	r1, r3
 800c8d4:	4610      	mov	r0, r2
 800c8d6:	f7fe f9ea 	bl	800acae <vListInsertEnd>
 800c8da:	e005      	b.n	800c8e8 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800c8dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8de:	3318      	adds	r3, #24
 800c8e0:	4619      	mov	r1, r3
 800c8e2:	4811      	ldr	r0, [pc, #68]	@ (800c928 <vTaskNotifyGiveFromISR+0x120>)
 800c8e4:	f7fe f9e3 	bl	800acae <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c8e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8ec:	4b0f      	ldr	r3, [pc, #60]	@ (800c92c <vTaskNotifyGiveFromISR+0x124>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8f2:	429a      	cmp	r2, r3
 800c8f4:	d908      	bls.n	800c908 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d002      	beq.n	800c902 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	2201      	movs	r2, #1
 800c900:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800c902:	4b0b      	ldr	r3, [pc, #44]	@ (800c930 <vTaskNotifyGiveFromISR+0x128>)
 800c904:	2201      	movs	r2, #1
 800c906:	601a      	str	r2, [r3, #0]
 800c908:	6a3b      	ldr	r3, [r7, #32]
 800c90a:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	f383 8811 	msr	BASEPRI, r3
}
 800c912:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800c914:	bf00      	nop
 800c916:	3728      	adds	r7, #40	@ 0x28
 800c918:	46bd      	mov	sp, r7
 800c91a:	bd80      	pop	{r7, pc}
 800c91c:	200019a0 	.word	0x200019a0
 800c920:	20001980 	.word	0x20001980
 800c924:	200014a8 	.word	0x200014a8
 800c928:	20001938 	.word	0x20001938
 800c92c:	200014a4 	.word	0x200014a4
 800c930:	2000198c 	.word	0x2000198c

0800c934 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b084      	sub	sp, #16
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
 800c93c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c93e:	4b21      	ldr	r3, [pc, #132]	@ (800c9c4 <prvAddCurrentTaskToDelayedList+0x90>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c944:	4b20      	ldr	r3, [pc, #128]	@ (800c9c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	3304      	adds	r3, #4
 800c94a:	4618      	mov	r0, r3
 800c94c:	f7fe fa0c 	bl	800ad68 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c956:	d10a      	bne.n	800c96e <prvAddCurrentTaskToDelayedList+0x3a>
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d007      	beq.n	800c96e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c95e:	4b1a      	ldr	r3, [pc, #104]	@ (800c9c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	3304      	adds	r3, #4
 800c964:	4619      	mov	r1, r3
 800c966:	4819      	ldr	r0, [pc, #100]	@ (800c9cc <prvAddCurrentTaskToDelayedList+0x98>)
 800c968:	f7fe f9a1 	bl	800acae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c96c:	e026      	b.n	800c9bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c96e:	68fa      	ldr	r2, [r7, #12]
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	4413      	add	r3, r2
 800c974:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c976:	4b14      	ldr	r3, [pc, #80]	@ (800c9c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	68ba      	ldr	r2, [r7, #8]
 800c97c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c97e:	68ba      	ldr	r2, [r7, #8]
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	429a      	cmp	r2, r3
 800c984:	d209      	bcs.n	800c99a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c986:	4b12      	ldr	r3, [pc, #72]	@ (800c9d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c988:	681a      	ldr	r2, [r3, #0]
 800c98a:	4b0f      	ldr	r3, [pc, #60]	@ (800c9c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	3304      	adds	r3, #4
 800c990:	4619      	mov	r1, r3
 800c992:	4610      	mov	r0, r2
 800c994:	f7fe f9af 	bl	800acf6 <vListInsert>
}
 800c998:	e010      	b.n	800c9bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c99a:	4b0e      	ldr	r3, [pc, #56]	@ (800c9d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c99c:	681a      	ldr	r2, [r3, #0]
 800c99e:	4b0a      	ldr	r3, [pc, #40]	@ (800c9c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	3304      	adds	r3, #4
 800c9a4:	4619      	mov	r1, r3
 800c9a6:	4610      	mov	r0, r2
 800c9a8:	f7fe f9a5 	bl	800acf6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c9ac:	4b0a      	ldr	r3, [pc, #40]	@ (800c9d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	68ba      	ldr	r2, [r7, #8]
 800c9b2:	429a      	cmp	r2, r3
 800c9b4:	d202      	bcs.n	800c9bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c9b6:	4a08      	ldr	r2, [pc, #32]	@ (800c9d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	6013      	str	r3, [r2, #0]
}
 800c9bc:	bf00      	nop
 800c9be:	3710      	adds	r7, #16
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}
 800c9c4:	2000197c 	.word	0x2000197c
 800c9c8:	200014a4 	.word	0x200014a4
 800c9cc:	20001964 	.word	0x20001964
 800c9d0:	20001934 	.word	0x20001934
 800c9d4:	20001930 	.word	0x20001930
 800c9d8:	20001998 	.word	0x20001998

0800c9dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b08a      	sub	sp, #40	@ 0x28
 800c9e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c9e6:	f000 fb13 	bl	800d010 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c9ea:	4b1d      	ldr	r3, [pc, #116]	@ (800ca60 <xTimerCreateTimerTask+0x84>)
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d021      	beq.n	800ca36 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c9fa:	1d3a      	adds	r2, r7, #4
 800c9fc:	f107 0108 	add.w	r1, r7, #8
 800ca00:	f107 030c 	add.w	r3, r7, #12
 800ca04:	4618      	mov	r0, r3
 800ca06:	f7fe f90b 	bl	800ac20 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ca0a:	6879      	ldr	r1, [r7, #4]
 800ca0c:	68bb      	ldr	r3, [r7, #8]
 800ca0e:	68fa      	ldr	r2, [r7, #12]
 800ca10:	9202      	str	r2, [sp, #8]
 800ca12:	9301      	str	r3, [sp, #4]
 800ca14:	2302      	movs	r3, #2
 800ca16:	9300      	str	r3, [sp, #0]
 800ca18:	2300      	movs	r3, #0
 800ca1a:	460a      	mov	r2, r1
 800ca1c:	4911      	ldr	r1, [pc, #68]	@ (800ca64 <xTimerCreateTimerTask+0x88>)
 800ca1e:	4812      	ldr	r0, [pc, #72]	@ (800ca68 <xTimerCreateTimerTask+0x8c>)
 800ca20:	f7fe fec6 	bl	800b7b0 <xTaskCreateStatic>
 800ca24:	4603      	mov	r3, r0
 800ca26:	4a11      	ldr	r2, [pc, #68]	@ (800ca6c <xTimerCreateTimerTask+0x90>)
 800ca28:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ca2a:	4b10      	ldr	r3, [pc, #64]	@ (800ca6c <xTimerCreateTimerTask+0x90>)
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d001      	beq.n	800ca36 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ca32:	2301      	movs	r3, #1
 800ca34:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ca36:	697b      	ldr	r3, [r7, #20]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d10b      	bne.n	800ca54 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ca3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca40:	f383 8811 	msr	BASEPRI, r3
 800ca44:	f3bf 8f6f 	isb	sy
 800ca48:	f3bf 8f4f 	dsb	sy
 800ca4c:	613b      	str	r3, [r7, #16]
}
 800ca4e:	bf00      	nop
 800ca50:	bf00      	nop
 800ca52:	e7fd      	b.n	800ca50 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ca54:	697b      	ldr	r3, [r7, #20]
}
 800ca56:	4618      	mov	r0, r3
 800ca58:	3718      	adds	r7, #24
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	bd80      	pop	{r7, pc}
 800ca5e:	bf00      	nop
 800ca60:	200019d4 	.word	0x200019d4
 800ca64:	08010744 	.word	0x08010744
 800ca68:	0800cba9 	.word	0x0800cba9
 800ca6c:	200019d8 	.word	0x200019d8

0800ca70 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b08a      	sub	sp, #40	@ 0x28
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	60f8      	str	r0, [r7, #12]
 800ca78:	60b9      	str	r1, [r7, #8]
 800ca7a:	607a      	str	r2, [r7, #4]
 800ca7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d10b      	bne.n	800caa0 <xTimerGenericCommand+0x30>
	__asm volatile
 800ca88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca8c:	f383 8811 	msr	BASEPRI, r3
 800ca90:	f3bf 8f6f 	isb	sy
 800ca94:	f3bf 8f4f 	dsb	sy
 800ca98:	623b      	str	r3, [r7, #32]
}
 800ca9a:	bf00      	nop
 800ca9c:	bf00      	nop
 800ca9e:	e7fd      	b.n	800ca9c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800caa0:	4b19      	ldr	r3, [pc, #100]	@ (800cb08 <xTimerGenericCommand+0x98>)
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d02a      	beq.n	800cafe <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800caa8:	68bb      	ldr	r3, [r7, #8]
 800caaa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cab4:	68bb      	ldr	r3, [r7, #8]
 800cab6:	2b05      	cmp	r3, #5
 800cab8:	dc18      	bgt.n	800caec <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800caba:	f7ff fdcb 	bl	800c654 <xTaskGetSchedulerState>
 800cabe:	4603      	mov	r3, r0
 800cac0:	2b02      	cmp	r3, #2
 800cac2:	d109      	bne.n	800cad8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cac4:	4b10      	ldr	r3, [pc, #64]	@ (800cb08 <xTimerGenericCommand+0x98>)
 800cac6:	6818      	ldr	r0, [r3, #0]
 800cac8:	f107 0110 	add.w	r1, r7, #16
 800cacc:	2300      	movs	r3, #0
 800cace:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cad0:	f7fe fa7e 	bl	800afd0 <xQueueGenericSend>
 800cad4:	6278      	str	r0, [r7, #36]	@ 0x24
 800cad6:	e012      	b.n	800cafe <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cad8:	4b0b      	ldr	r3, [pc, #44]	@ (800cb08 <xTimerGenericCommand+0x98>)
 800cada:	6818      	ldr	r0, [r3, #0]
 800cadc:	f107 0110 	add.w	r1, r7, #16
 800cae0:	2300      	movs	r3, #0
 800cae2:	2200      	movs	r2, #0
 800cae4:	f7fe fa74 	bl	800afd0 <xQueueGenericSend>
 800cae8:	6278      	str	r0, [r7, #36]	@ 0x24
 800caea:	e008      	b.n	800cafe <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800caec:	4b06      	ldr	r3, [pc, #24]	@ (800cb08 <xTimerGenericCommand+0x98>)
 800caee:	6818      	ldr	r0, [r3, #0]
 800caf0:	f107 0110 	add.w	r1, r7, #16
 800caf4:	2300      	movs	r3, #0
 800caf6:	683a      	ldr	r2, [r7, #0]
 800caf8:	f7fe fb6c 	bl	800b1d4 <xQueueGenericSendFromISR>
 800cafc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cafe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cb00:	4618      	mov	r0, r3
 800cb02:	3728      	adds	r7, #40	@ 0x28
 800cb04:	46bd      	mov	sp, r7
 800cb06:	bd80      	pop	{r7, pc}
 800cb08:	200019d4 	.word	0x200019d4

0800cb0c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b088      	sub	sp, #32
 800cb10:	af02      	add	r7, sp, #8
 800cb12:	6078      	str	r0, [r7, #4]
 800cb14:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb16:	4b23      	ldr	r3, [pc, #140]	@ (800cba4 <prvProcessExpiredTimer+0x98>)
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	68db      	ldr	r3, [r3, #12]
 800cb1c:	68db      	ldr	r3, [r3, #12]
 800cb1e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cb20:	697b      	ldr	r3, [r7, #20]
 800cb22:	3304      	adds	r3, #4
 800cb24:	4618      	mov	r0, r3
 800cb26:	f7fe f91f 	bl	800ad68 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb30:	f003 0304 	and.w	r3, r3, #4
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d023      	beq.n	800cb80 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cb38:	697b      	ldr	r3, [r7, #20]
 800cb3a:	699a      	ldr	r2, [r3, #24]
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	18d1      	adds	r1, r2, r3
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	683a      	ldr	r2, [r7, #0]
 800cb44:	6978      	ldr	r0, [r7, #20]
 800cb46:	f000 f8d5 	bl	800ccf4 <prvInsertTimerInActiveList>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d020      	beq.n	800cb92 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cb50:	2300      	movs	r3, #0
 800cb52:	9300      	str	r3, [sp, #0]
 800cb54:	2300      	movs	r3, #0
 800cb56:	687a      	ldr	r2, [r7, #4]
 800cb58:	2100      	movs	r1, #0
 800cb5a:	6978      	ldr	r0, [r7, #20]
 800cb5c:	f7ff ff88 	bl	800ca70 <xTimerGenericCommand>
 800cb60:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cb62:	693b      	ldr	r3, [r7, #16]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d114      	bne.n	800cb92 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800cb68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb6c:	f383 8811 	msr	BASEPRI, r3
 800cb70:	f3bf 8f6f 	isb	sy
 800cb74:	f3bf 8f4f 	dsb	sy
 800cb78:	60fb      	str	r3, [r7, #12]
}
 800cb7a:	bf00      	nop
 800cb7c:	bf00      	nop
 800cb7e:	e7fd      	b.n	800cb7c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cb80:	697b      	ldr	r3, [r7, #20]
 800cb82:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb86:	f023 0301 	bic.w	r3, r3, #1
 800cb8a:	b2da      	uxtb	r2, r3
 800cb8c:	697b      	ldr	r3, [r7, #20]
 800cb8e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cb92:	697b      	ldr	r3, [r7, #20]
 800cb94:	6a1b      	ldr	r3, [r3, #32]
 800cb96:	6978      	ldr	r0, [r7, #20]
 800cb98:	4798      	blx	r3
}
 800cb9a:	bf00      	nop
 800cb9c:	3718      	adds	r7, #24
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	bd80      	pop	{r7, pc}
 800cba2:	bf00      	nop
 800cba4:	200019cc 	.word	0x200019cc

0800cba8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b084      	sub	sp, #16
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cbb0:	f107 0308 	add.w	r3, r7, #8
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	f000 f859 	bl	800cc6c <prvGetNextExpireTime>
 800cbba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cbbc:	68bb      	ldr	r3, [r7, #8]
 800cbbe:	4619      	mov	r1, r3
 800cbc0:	68f8      	ldr	r0, [r7, #12]
 800cbc2:	f000 f805 	bl	800cbd0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cbc6:	f000 f8d7 	bl	800cd78 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cbca:	bf00      	nop
 800cbcc:	e7f0      	b.n	800cbb0 <prvTimerTask+0x8>
	...

0800cbd0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b084      	sub	sp, #16
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]
 800cbd8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cbda:	f7ff f84d 	bl	800bc78 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cbde:	f107 0308 	add.w	r3, r7, #8
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	f000 f866 	bl	800ccb4 <prvSampleTimeNow>
 800cbe8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cbea:	68bb      	ldr	r3, [r7, #8]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d130      	bne.n	800cc52 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d10a      	bne.n	800cc0c <prvProcessTimerOrBlockTask+0x3c>
 800cbf6:	687a      	ldr	r2, [r7, #4]
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	429a      	cmp	r2, r3
 800cbfc:	d806      	bhi.n	800cc0c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cbfe:	f7ff f849 	bl	800bc94 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cc02:	68f9      	ldr	r1, [r7, #12]
 800cc04:	6878      	ldr	r0, [r7, #4]
 800cc06:	f7ff ff81 	bl	800cb0c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cc0a:	e024      	b.n	800cc56 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d008      	beq.n	800cc24 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cc12:	4b13      	ldr	r3, [pc, #76]	@ (800cc60 <prvProcessTimerOrBlockTask+0x90>)
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d101      	bne.n	800cc20 <prvProcessTimerOrBlockTask+0x50>
 800cc1c:	2301      	movs	r3, #1
 800cc1e:	e000      	b.n	800cc22 <prvProcessTimerOrBlockTask+0x52>
 800cc20:	2300      	movs	r3, #0
 800cc22:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cc24:	4b0f      	ldr	r3, [pc, #60]	@ (800cc64 <prvProcessTimerOrBlockTask+0x94>)
 800cc26:	6818      	ldr	r0, [r3, #0]
 800cc28:	687a      	ldr	r2, [r7, #4]
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	1ad3      	subs	r3, r2, r3
 800cc2e:	683a      	ldr	r2, [r7, #0]
 800cc30:	4619      	mov	r1, r3
 800cc32:	f7fe fd89 	bl	800b748 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cc36:	f7ff f82d 	bl	800bc94 <xTaskResumeAll>
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d10a      	bne.n	800cc56 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cc40:	4b09      	ldr	r3, [pc, #36]	@ (800cc68 <prvProcessTimerOrBlockTask+0x98>)
 800cc42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc46:	601a      	str	r2, [r3, #0]
 800cc48:	f3bf 8f4f 	dsb	sy
 800cc4c:	f3bf 8f6f 	isb	sy
}
 800cc50:	e001      	b.n	800cc56 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cc52:	f7ff f81f 	bl	800bc94 <xTaskResumeAll>
}
 800cc56:	bf00      	nop
 800cc58:	3710      	adds	r7, #16
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	bd80      	pop	{r7, pc}
 800cc5e:	bf00      	nop
 800cc60:	200019d0 	.word	0x200019d0
 800cc64:	200019d4 	.word	0x200019d4
 800cc68:	e000ed04 	.word	0xe000ed04

0800cc6c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cc6c:	b480      	push	{r7}
 800cc6e:	b085      	sub	sp, #20
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cc74:	4b0e      	ldr	r3, [pc, #56]	@ (800ccb0 <prvGetNextExpireTime+0x44>)
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d101      	bne.n	800cc82 <prvGetNextExpireTime+0x16>
 800cc7e:	2201      	movs	r2, #1
 800cc80:	e000      	b.n	800cc84 <prvGetNextExpireTime+0x18>
 800cc82:	2200      	movs	r2, #0
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d105      	bne.n	800cc9c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cc90:	4b07      	ldr	r3, [pc, #28]	@ (800ccb0 <prvGetNextExpireTime+0x44>)
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	68db      	ldr	r3, [r3, #12]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	60fb      	str	r3, [r7, #12]
 800cc9a:	e001      	b.n	800cca0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cca0:	68fb      	ldr	r3, [r7, #12]
}
 800cca2:	4618      	mov	r0, r3
 800cca4:	3714      	adds	r7, #20
 800cca6:	46bd      	mov	sp, r7
 800cca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccac:	4770      	bx	lr
 800ccae:	bf00      	nop
 800ccb0:	200019cc 	.word	0x200019cc

0800ccb4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ccb4:	b580      	push	{r7, lr}
 800ccb6:	b084      	sub	sp, #16
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ccbc:	f7ff f888 	bl	800bdd0 <xTaskGetTickCount>
 800ccc0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ccc2:	4b0b      	ldr	r3, [pc, #44]	@ (800ccf0 <prvSampleTimeNow+0x3c>)
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	68fa      	ldr	r2, [r7, #12]
 800ccc8:	429a      	cmp	r2, r3
 800ccca:	d205      	bcs.n	800ccd8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cccc:	f000 f93a 	bl	800cf44 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	2201      	movs	r2, #1
 800ccd4:	601a      	str	r2, [r3, #0]
 800ccd6:	e002      	b.n	800ccde <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2200      	movs	r2, #0
 800ccdc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ccde:	4a04      	ldr	r2, [pc, #16]	@ (800ccf0 <prvSampleTimeNow+0x3c>)
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cce4:	68fb      	ldr	r3, [r7, #12]
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	3710      	adds	r7, #16
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}
 800ccee:	bf00      	nop
 800ccf0:	200019dc 	.word	0x200019dc

0800ccf4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b086      	sub	sp, #24
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	60f8      	str	r0, [r7, #12]
 800ccfc:	60b9      	str	r1, [r7, #8]
 800ccfe:	607a      	str	r2, [r7, #4]
 800cd00:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cd02:	2300      	movs	r3, #0
 800cd04:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	68ba      	ldr	r2, [r7, #8]
 800cd0a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	68fa      	ldr	r2, [r7, #12]
 800cd10:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cd12:	68ba      	ldr	r2, [r7, #8]
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	429a      	cmp	r2, r3
 800cd18:	d812      	bhi.n	800cd40 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd1a:	687a      	ldr	r2, [r7, #4]
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	1ad2      	subs	r2, r2, r3
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	699b      	ldr	r3, [r3, #24]
 800cd24:	429a      	cmp	r2, r3
 800cd26:	d302      	bcc.n	800cd2e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cd28:	2301      	movs	r3, #1
 800cd2a:	617b      	str	r3, [r7, #20]
 800cd2c:	e01b      	b.n	800cd66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cd2e:	4b10      	ldr	r3, [pc, #64]	@ (800cd70 <prvInsertTimerInActiveList+0x7c>)
 800cd30:	681a      	ldr	r2, [r3, #0]
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	3304      	adds	r3, #4
 800cd36:	4619      	mov	r1, r3
 800cd38:	4610      	mov	r0, r2
 800cd3a:	f7fd ffdc 	bl	800acf6 <vListInsert>
 800cd3e:	e012      	b.n	800cd66 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cd40:	687a      	ldr	r2, [r7, #4]
 800cd42:	683b      	ldr	r3, [r7, #0]
 800cd44:	429a      	cmp	r2, r3
 800cd46:	d206      	bcs.n	800cd56 <prvInsertTimerInActiveList+0x62>
 800cd48:	68ba      	ldr	r2, [r7, #8]
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	429a      	cmp	r2, r3
 800cd4e:	d302      	bcc.n	800cd56 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cd50:	2301      	movs	r3, #1
 800cd52:	617b      	str	r3, [r7, #20]
 800cd54:	e007      	b.n	800cd66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cd56:	4b07      	ldr	r3, [pc, #28]	@ (800cd74 <prvInsertTimerInActiveList+0x80>)
 800cd58:	681a      	ldr	r2, [r3, #0]
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	3304      	adds	r3, #4
 800cd5e:	4619      	mov	r1, r3
 800cd60:	4610      	mov	r0, r2
 800cd62:	f7fd ffc8 	bl	800acf6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cd66:	697b      	ldr	r3, [r7, #20]
}
 800cd68:	4618      	mov	r0, r3
 800cd6a:	3718      	adds	r7, #24
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd80      	pop	{r7, pc}
 800cd70:	200019d0 	.word	0x200019d0
 800cd74:	200019cc 	.word	0x200019cc

0800cd78 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b08e      	sub	sp, #56	@ 0x38
 800cd7c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cd7e:	e0ce      	b.n	800cf1e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	da19      	bge.n	800cdba <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cd86:	1d3b      	adds	r3, r7, #4
 800cd88:	3304      	adds	r3, #4
 800cd8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cd8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d10b      	bne.n	800cdaa <prvProcessReceivedCommands+0x32>
	__asm volatile
 800cd92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd96:	f383 8811 	msr	BASEPRI, r3
 800cd9a:	f3bf 8f6f 	isb	sy
 800cd9e:	f3bf 8f4f 	dsb	sy
 800cda2:	61fb      	str	r3, [r7, #28]
}
 800cda4:	bf00      	nop
 800cda6:	bf00      	nop
 800cda8:	e7fd      	b.n	800cda6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800cdaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cdb0:	6850      	ldr	r0, [r2, #4]
 800cdb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cdb4:	6892      	ldr	r2, [r2, #8]
 800cdb6:	4611      	mov	r1, r2
 800cdb8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	f2c0 80ae 	blt.w	800cf1e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cdc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdc8:	695b      	ldr	r3, [r3, #20]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d004      	beq.n	800cdd8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cdce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdd0:	3304      	adds	r3, #4
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	f7fd ffc8 	bl	800ad68 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cdd8:	463b      	mov	r3, r7
 800cdda:	4618      	mov	r0, r3
 800cddc:	f7ff ff6a 	bl	800ccb4 <prvSampleTimeNow>
 800cde0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	2b09      	cmp	r3, #9
 800cde6:	f200 8097 	bhi.w	800cf18 <prvProcessReceivedCommands+0x1a0>
 800cdea:	a201      	add	r2, pc, #4	@ (adr r2, 800cdf0 <prvProcessReceivedCommands+0x78>)
 800cdec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cdf0:	0800ce19 	.word	0x0800ce19
 800cdf4:	0800ce19 	.word	0x0800ce19
 800cdf8:	0800ce19 	.word	0x0800ce19
 800cdfc:	0800ce8f 	.word	0x0800ce8f
 800ce00:	0800cea3 	.word	0x0800cea3
 800ce04:	0800ceef 	.word	0x0800ceef
 800ce08:	0800ce19 	.word	0x0800ce19
 800ce0c:	0800ce19 	.word	0x0800ce19
 800ce10:	0800ce8f 	.word	0x0800ce8f
 800ce14:	0800cea3 	.word	0x0800cea3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ce18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce1e:	f043 0301 	orr.w	r3, r3, #1
 800ce22:	b2da      	uxtb	r2, r3
 800ce24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ce2a:	68ba      	ldr	r2, [r7, #8]
 800ce2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce2e:	699b      	ldr	r3, [r3, #24]
 800ce30:	18d1      	adds	r1, r2, r3
 800ce32:	68bb      	ldr	r3, [r7, #8]
 800ce34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce38:	f7ff ff5c 	bl	800ccf4 <prvInsertTimerInActiveList>
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d06c      	beq.n	800cf1c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ce42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce44:	6a1b      	ldr	r3, [r3, #32]
 800ce46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce48:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ce4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce50:	f003 0304 	and.w	r3, r3, #4
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d061      	beq.n	800cf1c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ce58:	68ba      	ldr	r2, [r7, #8]
 800ce5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce5c:	699b      	ldr	r3, [r3, #24]
 800ce5e:	441a      	add	r2, r3
 800ce60:	2300      	movs	r3, #0
 800ce62:	9300      	str	r3, [sp, #0]
 800ce64:	2300      	movs	r3, #0
 800ce66:	2100      	movs	r1, #0
 800ce68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce6a:	f7ff fe01 	bl	800ca70 <xTimerGenericCommand>
 800ce6e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ce70:	6a3b      	ldr	r3, [r7, #32]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d152      	bne.n	800cf1c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ce76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce7a:	f383 8811 	msr	BASEPRI, r3
 800ce7e:	f3bf 8f6f 	isb	sy
 800ce82:	f3bf 8f4f 	dsb	sy
 800ce86:	61bb      	str	r3, [r7, #24]
}
 800ce88:	bf00      	nop
 800ce8a:	bf00      	nop
 800ce8c:	e7fd      	b.n	800ce8a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ce8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce94:	f023 0301 	bic.w	r3, r3, #1
 800ce98:	b2da      	uxtb	r2, r3
 800ce9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce9c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cea0:	e03d      	b.n	800cf1e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cea4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cea8:	f043 0301 	orr.w	r3, r3, #1
 800ceac:	b2da      	uxtb	r2, r3
 800ceae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ceb0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ceb4:	68ba      	ldr	r2, [r7, #8]
 800ceb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ceb8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ceba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cebc:	699b      	ldr	r3, [r3, #24]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d10b      	bne.n	800ceda <prvProcessReceivedCommands+0x162>
	__asm volatile
 800cec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cec6:	f383 8811 	msr	BASEPRI, r3
 800ceca:	f3bf 8f6f 	isb	sy
 800cece:	f3bf 8f4f 	dsb	sy
 800ced2:	617b      	str	r3, [r7, #20]
}
 800ced4:	bf00      	nop
 800ced6:	bf00      	nop
 800ced8:	e7fd      	b.n	800ced6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ceda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cedc:	699a      	ldr	r2, [r3, #24]
 800cede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cee0:	18d1      	adds	r1, r2, r3
 800cee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cee4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cee6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cee8:	f7ff ff04 	bl	800ccf4 <prvInsertTimerInActiveList>
					break;
 800ceec:	e017      	b.n	800cf1e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ceee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cef0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cef4:	f003 0302 	and.w	r3, r3, #2
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d103      	bne.n	800cf04 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800cefc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cefe:	f000 fbeb 	bl	800d6d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cf02:	e00c      	b.n	800cf1e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cf04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf0a:	f023 0301 	bic.w	r3, r3, #1
 800cf0e:	b2da      	uxtb	r2, r3
 800cf10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cf16:	e002      	b.n	800cf1e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800cf18:	bf00      	nop
 800cf1a:	e000      	b.n	800cf1e <prvProcessReceivedCommands+0x1a6>
					break;
 800cf1c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cf1e:	4b08      	ldr	r3, [pc, #32]	@ (800cf40 <prvProcessReceivedCommands+0x1c8>)
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	1d39      	adds	r1, r7, #4
 800cf24:	2200      	movs	r2, #0
 800cf26:	4618      	mov	r0, r3
 800cf28:	f7fe f9f2 	bl	800b310 <xQueueReceive>
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	f47f af26 	bne.w	800cd80 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800cf34:	bf00      	nop
 800cf36:	bf00      	nop
 800cf38:	3730      	adds	r7, #48	@ 0x30
 800cf3a:	46bd      	mov	sp, r7
 800cf3c:	bd80      	pop	{r7, pc}
 800cf3e:	bf00      	nop
 800cf40:	200019d4 	.word	0x200019d4

0800cf44 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b088      	sub	sp, #32
 800cf48:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cf4a:	e049      	b.n	800cfe0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cf4c:	4b2e      	ldr	r3, [pc, #184]	@ (800d008 <prvSwitchTimerLists+0xc4>)
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	68db      	ldr	r3, [r3, #12]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf56:	4b2c      	ldr	r3, [pc, #176]	@ (800d008 <prvSwitchTimerLists+0xc4>)
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	68db      	ldr	r3, [r3, #12]
 800cf5c:	68db      	ldr	r3, [r3, #12]
 800cf5e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	3304      	adds	r3, #4
 800cf64:	4618      	mov	r0, r3
 800cf66:	f7fd feff 	bl	800ad68 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	6a1b      	ldr	r3, [r3, #32]
 800cf6e:	68f8      	ldr	r0, [r7, #12]
 800cf70:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf78:	f003 0304 	and.w	r3, r3, #4
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d02f      	beq.n	800cfe0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	699b      	ldr	r3, [r3, #24]
 800cf84:	693a      	ldr	r2, [r7, #16]
 800cf86:	4413      	add	r3, r2
 800cf88:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cf8a:	68ba      	ldr	r2, [r7, #8]
 800cf8c:	693b      	ldr	r3, [r7, #16]
 800cf8e:	429a      	cmp	r2, r3
 800cf90:	d90e      	bls.n	800cfb0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	68ba      	ldr	r2, [r7, #8]
 800cf96:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	68fa      	ldr	r2, [r7, #12]
 800cf9c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cf9e:	4b1a      	ldr	r3, [pc, #104]	@ (800d008 <prvSwitchTimerLists+0xc4>)
 800cfa0:	681a      	ldr	r2, [r3, #0]
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	3304      	adds	r3, #4
 800cfa6:	4619      	mov	r1, r3
 800cfa8:	4610      	mov	r0, r2
 800cfaa:	f7fd fea4 	bl	800acf6 <vListInsert>
 800cfae:	e017      	b.n	800cfe0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	9300      	str	r3, [sp, #0]
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	693a      	ldr	r2, [r7, #16]
 800cfb8:	2100      	movs	r1, #0
 800cfba:	68f8      	ldr	r0, [r7, #12]
 800cfbc:	f7ff fd58 	bl	800ca70 <xTimerGenericCommand>
 800cfc0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d10b      	bne.n	800cfe0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800cfc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfcc:	f383 8811 	msr	BASEPRI, r3
 800cfd0:	f3bf 8f6f 	isb	sy
 800cfd4:	f3bf 8f4f 	dsb	sy
 800cfd8:	603b      	str	r3, [r7, #0]
}
 800cfda:	bf00      	nop
 800cfdc:	bf00      	nop
 800cfde:	e7fd      	b.n	800cfdc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cfe0:	4b09      	ldr	r3, [pc, #36]	@ (800d008 <prvSwitchTimerLists+0xc4>)
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d1b0      	bne.n	800cf4c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cfea:	4b07      	ldr	r3, [pc, #28]	@ (800d008 <prvSwitchTimerLists+0xc4>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cff0:	4b06      	ldr	r3, [pc, #24]	@ (800d00c <prvSwitchTimerLists+0xc8>)
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	4a04      	ldr	r2, [pc, #16]	@ (800d008 <prvSwitchTimerLists+0xc4>)
 800cff6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cff8:	4a04      	ldr	r2, [pc, #16]	@ (800d00c <prvSwitchTimerLists+0xc8>)
 800cffa:	697b      	ldr	r3, [r7, #20]
 800cffc:	6013      	str	r3, [r2, #0]
}
 800cffe:	bf00      	nop
 800d000:	3718      	adds	r7, #24
 800d002:	46bd      	mov	sp, r7
 800d004:	bd80      	pop	{r7, pc}
 800d006:	bf00      	nop
 800d008:	200019cc 	.word	0x200019cc
 800d00c:	200019d0 	.word	0x200019d0

0800d010 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b082      	sub	sp, #8
 800d014:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d016:	f000 f96f 	bl	800d2f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d01a:	4b15      	ldr	r3, [pc, #84]	@ (800d070 <prvCheckForValidListAndQueue+0x60>)
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d120      	bne.n	800d064 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d022:	4814      	ldr	r0, [pc, #80]	@ (800d074 <prvCheckForValidListAndQueue+0x64>)
 800d024:	f7fd fe16 	bl	800ac54 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d028:	4813      	ldr	r0, [pc, #76]	@ (800d078 <prvCheckForValidListAndQueue+0x68>)
 800d02a:	f7fd fe13 	bl	800ac54 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d02e:	4b13      	ldr	r3, [pc, #76]	@ (800d07c <prvCheckForValidListAndQueue+0x6c>)
 800d030:	4a10      	ldr	r2, [pc, #64]	@ (800d074 <prvCheckForValidListAndQueue+0x64>)
 800d032:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d034:	4b12      	ldr	r3, [pc, #72]	@ (800d080 <prvCheckForValidListAndQueue+0x70>)
 800d036:	4a10      	ldr	r2, [pc, #64]	@ (800d078 <prvCheckForValidListAndQueue+0x68>)
 800d038:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d03a:	2300      	movs	r3, #0
 800d03c:	9300      	str	r3, [sp, #0]
 800d03e:	4b11      	ldr	r3, [pc, #68]	@ (800d084 <prvCheckForValidListAndQueue+0x74>)
 800d040:	4a11      	ldr	r2, [pc, #68]	@ (800d088 <prvCheckForValidListAndQueue+0x78>)
 800d042:	2110      	movs	r1, #16
 800d044:	200a      	movs	r0, #10
 800d046:	f7fd ff23 	bl	800ae90 <xQueueGenericCreateStatic>
 800d04a:	4603      	mov	r3, r0
 800d04c:	4a08      	ldr	r2, [pc, #32]	@ (800d070 <prvCheckForValidListAndQueue+0x60>)
 800d04e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d050:	4b07      	ldr	r3, [pc, #28]	@ (800d070 <prvCheckForValidListAndQueue+0x60>)
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	2b00      	cmp	r3, #0
 800d056:	d005      	beq.n	800d064 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d058:	4b05      	ldr	r3, [pc, #20]	@ (800d070 <prvCheckForValidListAndQueue+0x60>)
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	490b      	ldr	r1, [pc, #44]	@ (800d08c <prvCheckForValidListAndQueue+0x7c>)
 800d05e:	4618      	mov	r0, r3
 800d060:	f7fe fb48 	bl	800b6f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d064:	f000 f97a 	bl	800d35c <vPortExitCritical>
}
 800d068:	bf00      	nop
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}
 800d06e:	bf00      	nop
 800d070:	200019d4 	.word	0x200019d4
 800d074:	200019a4 	.word	0x200019a4
 800d078:	200019b8 	.word	0x200019b8
 800d07c:	200019cc 	.word	0x200019cc
 800d080:	200019d0 	.word	0x200019d0
 800d084:	20001a80 	.word	0x20001a80
 800d088:	200019e0 	.word	0x200019e0
 800d08c:	0801074c 	.word	0x0801074c

0800d090 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d090:	b480      	push	{r7}
 800d092:	b085      	sub	sp, #20
 800d094:	af00      	add	r7, sp, #0
 800d096:	60f8      	str	r0, [r7, #12]
 800d098:	60b9      	str	r1, [r7, #8]
 800d09a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	3b04      	subs	r3, #4
 800d0a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d0a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	3b04      	subs	r3, #4
 800d0ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d0b0:	68bb      	ldr	r3, [r7, #8]
 800d0b2:	f023 0201 	bic.w	r2, r3, #1
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	3b04      	subs	r3, #4
 800d0be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d0c0:	4a0c      	ldr	r2, [pc, #48]	@ (800d0f4 <pxPortInitialiseStack+0x64>)
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	3b14      	subs	r3, #20
 800d0ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d0cc:	687a      	ldr	r2, [r7, #4]
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	3b04      	subs	r3, #4
 800d0d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	f06f 0202 	mvn.w	r2, #2
 800d0de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	3b20      	subs	r3, #32
 800d0e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d0e6:	68fb      	ldr	r3, [r7, #12]
}
 800d0e8:	4618      	mov	r0, r3
 800d0ea:	3714      	adds	r7, #20
 800d0ec:	46bd      	mov	sp, r7
 800d0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f2:	4770      	bx	lr
 800d0f4:	0800d0f9 	.word	0x0800d0f9

0800d0f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d0f8:	b480      	push	{r7}
 800d0fa:	b085      	sub	sp, #20
 800d0fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d0fe:	2300      	movs	r3, #0
 800d100:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d102:	4b13      	ldr	r3, [pc, #76]	@ (800d150 <prvTaskExitError+0x58>)
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d10a:	d00b      	beq.n	800d124 <prvTaskExitError+0x2c>
	__asm volatile
 800d10c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d110:	f383 8811 	msr	BASEPRI, r3
 800d114:	f3bf 8f6f 	isb	sy
 800d118:	f3bf 8f4f 	dsb	sy
 800d11c:	60fb      	str	r3, [r7, #12]
}
 800d11e:	bf00      	nop
 800d120:	bf00      	nop
 800d122:	e7fd      	b.n	800d120 <prvTaskExitError+0x28>
	__asm volatile
 800d124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d128:	f383 8811 	msr	BASEPRI, r3
 800d12c:	f3bf 8f6f 	isb	sy
 800d130:	f3bf 8f4f 	dsb	sy
 800d134:	60bb      	str	r3, [r7, #8]
}
 800d136:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d138:	bf00      	nop
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d0fc      	beq.n	800d13a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d140:	bf00      	nop
 800d142:	bf00      	nop
 800d144:	3714      	adds	r7, #20
 800d146:	46bd      	mov	sp, r7
 800d148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14c:	4770      	bx	lr
 800d14e:	bf00      	nop
 800d150:	20000084 	.word	0x20000084
	...

0800d160 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d160:	4b07      	ldr	r3, [pc, #28]	@ (800d180 <pxCurrentTCBConst2>)
 800d162:	6819      	ldr	r1, [r3, #0]
 800d164:	6808      	ldr	r0, [r1, #0]
 800d166:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d16a:	f380 8809 	msr	PSP, r0
 800d16e:	f3bf 8f6f 	isb	sy
 800d172:	f04f 0000 	mov.w	r0, #0
 800d176:	f380 8811 	msr	BASEPRI, r0
 800d17a:	4770      	bx	lr
 800d17c:	f3af 8000 	nop.w

0800d180 <pxCurrentTCBConst2>:
 800d180:	200014a4 	.word	0x200014a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d184:	bf00      	nop
 800d186:	bf00      	nop

0800d188 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d188:	4808      	ldr	r0, [pc, #32]	@ (800d1ac <prvPortStartFirstTask+0x24>)
 800d18a:	6800      	ldr	r0, [r0, #0]
 800d18c:	6800      	ldr	r0, [r0, #0]
 800d18e:	f380 8808 	msr	MSP, r0
 800d192:	f04f 0000 	mov.w	r0, #0
 800d196:	f380 8814 	msr	CONTROL, r0
 800d19a:	b662      	cpsie	i
 800d19c:	b661      	cpsie	f
 800d19e:	f3bf 8f4f 	dsb	sy
 800d1a2:	f3bf 8f6f 	isb	sy
 800d1a6:	df00      	svc	0
 800d1a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d1aa:	bf00      	nop
 800d1ac:	e000ed08 	.word	0xe000ed08

0800d1b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b086      	sub	sp, #24
 800d1b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d1b6:	4b47      	ldr	r3, [pc, #284]	@ (800d2d4 <xPortStartScheduler+0x124>)
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	4a47      	ldr	r2, [pc, #284]	@ (800d2d8 <xPortStartScheduler+0x128>)
 800d1bc:	4293      	cmp	r3, r2
 800d1be:	d10b      	bne.n	800d1d8 <xPortStartScheduler+0x28>
	__asm volatile
 800d1c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1c4:	f383 8811 	msr	BASEPRI, r3
 800d1c8:	f3bf 8f6f 	isb	sy
 800d1cc:	f3bf 8f4f 	dsb	sy
 800d1d0:	613b      	str	r3, [r7, #16]
}
 800d1d2:	bf00      	nop
 800d1d4:	bf00      	nop
 800d1d6:	e7fd      	b.n	800d1d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d1d8:	4b3e      	ldr	r3, [pc, #248]	@ (800d2d4 <xPortStartScheduler+0x124>)
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	4a3f      	ldr	r2, [pc, #252]	@ (800d2dc <xPortStartScheduler+0x12c>)
 800d1de:	4293      	cmp	r3, r2
 800d1e0:	d10b      	bne.n	800d1fa <xPortStartScheduler+0x4a>
	__asm volatile
 800d1e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1e6:	f383 8811 	msr	BASEPRI, r3
 800d1ea:	f3bf 8f6f 	isb	sy
 800d1ee:	f3bf 8f4f 	dsb	sy
 800d1f2:	60fb      	str	r3, [r7, #12]
}
 800d1f4:	bf00      	nop
 800d1f6:	bf00      	nop
 800d1f8:	e7fd      	b.n	800d1f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d1fa:	4b39      	ldr	r3, [pc, #228]	@ (800d2e0 <xPortStartScheduler+0x130>)
 800d1fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d1fe:	697b      	ldr	r3, [r7, #20]
 800d200:	781b      	ldrb	r3, [r3, #0]
 800d202:	b2db      	uxtb	r3, r3
 800d204:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d206:	697b      	ldr	r3, [r7, #20]
 800d208:	22ff      	movs	r2, #255	@ 0xff
 800d20a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d20c:	697b      	ldr	r3, [r7, #20]
 800d20e:	781b      	ldrb	r3, [r3, #0]
 800d210:	b2db      	uxtb	r3, r3
 800d212:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d214:	78fb      	ldrb	r3, [r7, #3]
 800d216:	b2db      	uxtb	r3, r3
 800d218:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d21c:	b2da      	uxtb	r2, r3
 800d21e:	4b31      	ldr	r3, [pc, #196]	@ (800d2e4 <xPortStartScheduler+0x134>)
 800d220:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d222:	4b31      	ldr	r3, [pc, #196]	@ (800d2e8 <xPortStartScheduler+0x138>)
 800d224:	2207      	movs	r2, #7
 800d226:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d228:	e009      	b.n	800d23e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d22a:	4b2f      	ldr	r3, [pc, #188]	@ (800d2e8 <xPortStartScheduler+0x138>)
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	3b01      	subs	r3, #1
 800d230:	4a2d      	ldr	r2, [pc, #180]	@ (800d2e8 <xPortStartScheduler+0x138>)
 800d232:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d234:	78fb      	ldrb	r3, [r7, #3]
 800d236:	b2db      	uxtb	r3, r3
 800d238:	005b      	lsls	r3, r3, #1
 800d23a:	b2db      	uxtb	r3, r3
 800d23c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d23e:	78fb      	ldrb	r3, [r7, #3]
 800d240:	b2db      	uxtb	r3, r3
 800d242:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d246:	2b80      	cmp	r3, #128	@ 0x80
 800d248:	d0ef      	beq.n	800d22a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d24a:	4b27      	ldr	r3, [pc, #156]	@ (800d2e8 <xPortStartScheduler+0x138>)
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	f1c3 0307 	rsb	r3, r3, #7
 800d252:	2b04      	cmp	r3, #4
 800d254:	d00b      	beq.n	800d26e <xPortStartScheduler+0xbe>
	__asm volatile
 800d256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d25a:	f383 8811 	msr	BASEPRI, r3
 800d25e:	f3bf 8f6f 	isb	sy
 800d262:	f3bf 8f4f 	dsb	sy
 800d266:	60bb      	str	r3, [r7, #8]
}
 800d268:	bf00      	nop
 800d26a:	bf00      	nop
 800d26c:	e7fd      	b.n	800d26a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d26e:	4b1e      	ldr	r3, [pc, #120]	@ (800d2e8 <xPortStartScheduler+0x138>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	021b      	lsls	r3, r3, #8
 800d274:	4a1c      	ldr	r2, [pc, #112]	@ (800d2e8 <xPortStartScheduler+0x138>)
 800d276:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d278:	4b1b      	ldr	r3, [pc, #108]	@ (800d2e8 <xPortStartScheduler+0x138>)
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d280:	4a19      	ldr	r2, [pc, #100]	@ (800d2e8 <xPortStartScheduler+0x138>)
 800d282:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	b2da      	uxtb	r2, r3
 800d288:	697b      	ldr	r3, [r7, #20]
 800d28a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d28c:	4b17      	ldr	r3, [pc, #92]	@ (800d2ec <xPortStartScheduler+0x13c>)
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	4a16      	ldr	r2, [pc, #88]	@ (800d2ec <xPortStartScheduler+0x13c>)
 800d292:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d296:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d298:	4b14      	ldr	r3, [pc, #80]	@ (800d2ec <xPortStartScheduler+0x13c>)
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	4a13      	ldr	r2, [pc, #76]	@ (800d2ec <xPortStartScheduler+0x13c>)
 800d29e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d2a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d2a4:	f000 f8da 	bl	800d45c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d2a8:	4b11      	ldr	r3, [pc, #68]	@ (800d2f0 <xPortStartScheduler+0x140>)
 800d2aa:	2200      	movs	r2, #0
 800d2ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d2ae:	f000 f8f9 	bl	800d4a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d2b2:	4b10      	ldr	r3, [pc, #64]	@ (800d2f4 <xPortStartScheduler+0x144>)
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	4a0f      	ldr	r2, [pc, #60]	@ (800d2f4 <xPortStartScheduler+0x144>)
 800d2b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d2bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d2be:	f7ff ff63 	bl	800d188 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d2c2:	f7fe ff49 	bl	800c158 <vTaskSwitchContext>
	prvTaskExitError();
 800d2c6:	f7ff ff17 	bl	800d0f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d2ca:	2300      	movs	r3, #0
}
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	3718      	adds	r7, #24
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	bd80      	pop	{r7, pc}
 800d2d4:	e000ed00 	.word	0xe000ed00
 800d2d8:	410fc271 	.word	0x410fc271
 800d2dc:	410fc270 	.word	0x410fc270
 800d2e0:	e000e400 	.word	0xe000e400
 800d2e4:	20001ad0 	.word	0x20001ad0
 800d2e8:	20001ad4 	.word	0x20001ad4
 800d2ec:	e000ed20 	.word	0xe000ed20
 800d2f0:	20000084 	.word	0x20000084
 800d2f4:	e000ef34 	.word	0xe000ef34

0800d2f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d2f8:	b480      	push	{r7}
 800d2fa:	b083      	sub	sp, #12
 800d2fc:	af00      	add	r7, sp, #0
	__asm volatile
 800d2fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d302:	f383 8811 	msr	BASEPRI, r3
 800d306:	f3bf 8f6f 	isb	sy
 800d30a:	f3bf 8f4f 	dsb	sy
 800d30e:	607b      	str	r3, [r7, #4]
}
 800d310:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d312:	4b10      	ldr	r3, [pc, #64]	@ (800d354 <vPortEnterCritical+0x5c>)
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	3301      	adds	r3, #1
 800d318:	4a0e      	ldr	r2, [pc, #56]	@ (800d354 <vPortEnterCritical+0x5c>)
 800d31a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d31c:	4b0d      	ldr	r3, [pc, #52]	@ (800d354 <vPortEnterCritical+0x5c>)
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	2b01      	cmp	r3, #1
 800d322:	d110      	bne.n	800d346 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d324:	4b0c      	ldr	r3, [pc, #48]	@ (800d358 <vPortEnterCritical+0x60>)
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	b2db      	uxtb	r3, r3
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d00b      	beq.n	800d346 <vPortEnterCritical+0x4e>
	__asm volatile
 800d32e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d332:	f383 8811 	msr	BASEPRI, r3
 800d336:	f3bf 8f6f 	isb	sy
 800d33a:	f3bf 8f4f 	dsb	sy
 800d33e:	603b      	str	r3, [r7, #0]
}
 800d340:	bf00      	nop
 800d342:	bf00      	nop
 800d344:	e7fd      	b.n	800d342 <vPortEnterCritical+0x4a>
	}
}
 800d346:	bf00      	nop
 800d348:	370c      	adds	r7, #12
 800d34a:	46bd      	mov	sp, r7
 800d34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d350:	4770      	bx	lr
 800d352:	bf00      	nop
 800d354:	20000084 	.word	0x20000084
 800d358:	e000ed04 	.word	0xe000ed04

0800d35c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d35c:	b480      	push	{r7}
 800d35e:	b083      	sub	sp, #12
 800d360:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d362:	4b12      	ldr	r3, [pc, #72]	@ (800d3ac <vPortExitCritical+0x50>)
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d10b      	bne.n	800d382 <vPortExitCritical+0x26>
	__asm volatile
 800d36a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d36e:	f383 8811 	msr	BASEPRI, r3
 800d372:	f3bf 8f6f 	isb	sy
 800d376:	f3bf 8f4f 	dsb	sy
 800d37a:	607b      	str	r3, [r7, #4]
}
 800d37c:	bf00      	nop
 800d37e:	bf00      	nop
 800d380:	e7fd      	b.n	800d37e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d382:	4b0a      	ldr	r3, [pc, #40]	@ (800d3ac <vPortExitCritical+0x50>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	3b01      	subs	r3, #1
 800d388:	4a08      	ldr	r2, [pc, #32]	@ (800d3ac <vPortExitCritical+0x50>)
 800d38a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d38c:	4b07      	ldr	r3, [pc, #28]	@ (800d3ac <vPortExitCritical+0x50>)
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d105      	bne.n	800d3a0 <vPortExitCritical+0x44>
 800d394:	2300      	movs	r3, #0
 800d396:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	f383 8811 	msr	BASEPRI, r3
}
 800d39e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d3a0:	bf00      	nop
 800d3a2:	370c      	adds	r7, #12
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3aa:	4770      	bx	lr
 800d3ac:	20000084 	.word	0x20000084

0800d3b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d3b0:	f3ef 8009 	mrs	r0, PSP
 800d3b4:	f3bf 8f6f 	isb	sy
 800d3b8:	4b15      	ldr	r3, [pc, #84]	@ (800d410 <pxCurrentTCBConst>)
 800d3ba:	681a      	ldr	r2, [r3, #0]
 800d3bc:	f01e 0f10 	tst.w	lr, #16
 800d3c0:	bf08      	it	eq
 800d3c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d3c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3ca:	6010      	str	r0, [r2, #0]
 800d3cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d3d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d3d4:	f380 8811 	msr	BASEPRI, r0
 800d3d8:	f3bf 8f4f 	dsb	sy
 800d3dc:	f3bf 8f6f 	isb	sy
 800d3e0:	f7fe feba 	bl	800c158 <vTaskSwitchContext>
 800d3e4:	f04f 0000 	mov.w	r0, #0
 800d3e8:	f380 8811 	msr	BASEPRI, r0
 800d3ec:	bc09      	pop	{r0, r3}
 800d3ee:	6819      	ldr	r1, [r3, #0]
 800d3f0:	6808      	ldr	r0, [r1, #0]
 800d3f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3f6:	f01e 0f10 	tst.w	lr, #16
 800d3fa:	bf08      	it	eq
 800d3fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d400:	f380 8809 	msr	PSP, r0
 800d404:	f3bf 8f6f 	isb	sy
 800d408:	4770      	bx	lr
 800d40a:	bf00      	nop
 800d40c:	f3af 8000 	nop.w

0800d410 <pxCurrentTCBConst>:
 800d410:	200014a4 	.word	0x200014a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d414:	bf00      	nop
 800d416:	bf00      	nop

0800d418 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b082      	sub	sp, #8
 800d41c:	af00      	add	r7, sp, #0
	__asm volatile
 800d41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d422:	f383 8811 	msr	BASEPRI, r3
 800d426:	f3bf 8f6f 	isb	sy
 800d42a:	f3bf 8f4f 	dsb	sy
 800d42e:	607b      	str	r3, [r7, #4]
}
 800d430:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d432:	f7fe fdd7 	bl	800bfe4 <xTaskIncrementTick>
 800d436:	4603      	mov	r3, r0
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d003      	beq.n	800d444 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d43c:	4b06      	ldr	r3, [pc, #24]	@ (800d458 <xPortSysTickHandler+0x40>)
 800d43e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d442:	601a      	str	r2, [r3, #0]
 800d444:	2300      	movs	r3, #0
 800d446:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d448:	683b      	ldr	r3, [r7, #0]
 800d44a:	f383 8811 	msr	BASEPRI, r3
}
 800d44e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d450:	bf00      	nop
 800d452:	3708      	adds	r7, #8
 800d454:	46bd      	mov	sp, r7
 800d456:	bd80      	pop	{r7, pc}
 800d458:	e000ed04 	.word	0xe000ed04

0800d45c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d45c:	b480      	push	{r7}
 800d45e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d460:	4b0b      	ldr	r3, [pc, #44]	@ (800d490 <vPortSetupTimerInterrupt+0x34>)
 800d462:	2200      	movs	r2, #0
 800d464:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d466:	4b0b      	ldr	r3, [pc, #44]	@ (800d494 <vPortSetupTimerInterrupt+0x38>)
 800d468:	2200      	movs	r2, #0
 800d46a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d46c:	4b0a      	ldr	r3, [pc, #40]	@ (800d498 <vPortSetupTimerInterrupt+0x3c>)
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	4a0a      	ldr	r2, [pc, #40]	@ (800d49c <vPortSetupTimerInterrupt+0x40>)
 800d472:	fba2 2303 	umull	r2, r3, r2, r3
 800d476:	099b      	lsrs	r3, r3, #6
 800d478:	4a09      	ldr	r2, [pc, #36]	@ (800d4a0 <vPortSetupTimerInterrupt+0x44>)
 800d47a:	3b01      	subs	r3, #1
 800d47c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d47e:	4b04      	ldr	r3, [pc, #16]	@ (800d490 <vPortSetupTimerInterrupt+0x34>)
 800d480:	2207      	movs	r2, #7
 800d482:	601a      	str	r2, [r3, #0]
}
 800d484:	bf00      	nop
 800d486:	46bd      	mov	sp, r7
 800d488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48c:	4770      	bx	lr
 800d48e:	bf00      	nop
 800d490:	e000e010 	.word	0xe000e010
 800d494:	e000e018 	.word	0xe000e018
 800d498:	20000078 	.word	0x20000078
 800d49c:	10624dd3 	.word	0x10624dd3
 800d4a0:	e000e014 	.word	0xe000e014

0800d4a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d4a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d4b4 <vPortEnableVFP+0x10>
 800d4a8:	6801      	ldr	r1, [r0, #0]
 800d4aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d4ae:	6001      	str	r1, [r0, #0]
 800d4b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d4b2:	bf00      	nop
 800d4b4:	e000ed88 	.word	0xe000ed88

0800d4b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d4b8:	b480      	push	{r7}
 800d4ba:	b085      	sub	sp, #20
 800d4bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d4be:	f3ef 8305 	mrs	r3, IPSR
 800d4c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	2b0f      	cmp	r3, #15
 800d4c8:	d915      	bls.n	800d4f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d4ca:	4a18      	ldr	r2, [pc, #96]	@ (800d52c <vPortValidateInterruptPriority+0x74>)
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	4413      	add	r3, r2
 800d4d0:	781b      	ldrb	r3, [r3, #0]
 800d4d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d4d4:	4b16      	ldr	r3, [pc, #88]	@ (800d530 <vPortValidateInterruptPriority+0x78>)
 800d4d6:	781b      	ldrb	r3, [r3, #0]
 800d4d8:	7afa      	ldrb	r2, [r7, #11]
 800d4da:	429a      	cmp	r2, r3
 800d4dc:	d20b      	bcs.n	800d4f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d4de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4e2:	f383 8811 	msr	BASEPRI, r3
 800d4e6:	f3bf 8f6f 	isb	sy
 800d4ea:	f3bf 8f4f 	dsb	sy
 800d4ee:	607b      	str	r3, [r7, #4]
}
 800d4f0:	bf00      	nop
 800d4f2:	bf00      	nop
 800d4f4:	e7fd      	b.n	800d4f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d4f6:	4b0f      	ldr	r3, [pc, #60]	@ (800d534 <vPortValidateInterruptPriority+0x7c>)
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d4fe:	4b0e      	ldr	r3, [pc, #56]	@ (800d538 <vPortValidateInterruptPriority+0x80>)
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	429a      	cmp	r2, r3
 800d504:	d90b      	bls.n	800d51e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d50a:	f383 8811 	msr	BASEPRI, r3
 800d50e:	f3bf 8f6f 	isb	sy
 800d512:	f3bf 8f4f 	dsb	sy
 800d516:	603b      	str	r3, [r7, #0]
}
 800d518:	bf00      	nop
 800d51a:	bf00      	nop
 800d51c:	e7fd      	b.n	800d51a <vPortValidateInterruptPriority+0x62>
	}
 800d51e:	bf00      	nop
 800d520:	3714      	adds	r7, #20
 800d522:	46bd      	mov	sp, r7
 800d524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d528:	4770      	bx	lr
 800d52a:	bf00      	nop
 800d52c:	e000e3f0 	.word	0xe000e3f0
 800d530:	20001ad0 	.word	0x20001ad0
 800d534:	e000ed0c 	.word	0xe000ed0c
 800d538:	20001ad4 	.word	0x20001ad4

0800d53c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d53c:	b580      	push	{r7, lr}
 800d53e:	b08a      	sub	sp, #40	@ 0x28
 800d540:	af00      	add	r7, sp, #0
 800d542:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d544:	2300      	movs	r3, #0
 800d546:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d548:	f7fe fb96 	bl	800bc78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d54c:	4b5c      	ldr	r3, [pc, #368]	@ (800d6c0 <pvPortMalloc+0x184>)
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	2b00      	cmp	r3, #0
 800d552:	d101      	bne.n	800d558 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d554:	f000 f924 	bl	800d7a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d558:	4b5a      	ldr	r3, [pc, #360]	@ (800d6c4 <pvPortMalloc+0x188>)
 800d55a:	681a      	ldr	r2, [r3, #0]
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	4013      	ands	r3, r2
 800d560:	2b00      	cmp	r3, #0
 800d562:	f040 8095 	bne.w	800d690 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d01e      	beq.n	800d5aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d56c:	2208      	movs	r2, #8
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	4413      	add	r3, r2
 800d572:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	f003 0307 	and.w	r3, r3, #7
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d015      	beq.n	800d5aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	f023 0307 	bic.w	r3, r3, #7
 800d584:	3308      	adds	r3, #8
 800d586:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	f003 0307 	and.w	r3, r3, #7
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d00b      	beq.n	800d5aa <pvPortMalloc+0x6e>
	__asm volatile
 800d592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d596:	f383 8811 	msr	BASEPRI, r3
 800d59a:	f3bf 8f6f 	isb	sy
 800d59e:	f3bf 8f4f 	dsb	sy
 800d5a2:	617b      	str	r3, [r7, #20]
}
 800d5a4:	bf00      	nop
 800d5a6:	bf00      	nop
 800d5a8:	e7fd      	b.n	800d5a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d06f      	beq.n	800d690 <pvPortMalloc+0x154>
 800d5b0:	4b45      	ldr	r3, [pc, #276]	@ (800d6c8 <pvPortMalloc+0x18c>)
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	687a      	ldr	r2, [r7, #4]
 800d5b6:	429a      	cmp	r2, r3
 800d5b8:	d86a      	bhi.n	800d690 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d5ba:	4b44      	ldr	r3, [pc, #272]	@ (800d6cc <pvPortMalloc+0x190>)
 800d5bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d5be:	4b43      	ldr	r3, [pc, #268]	@ (800d6cc <pvPortMalloc+0x190>)
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d5c4:	e004      	b.n	800d5d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d5c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5d2:	685b      	ldr	r3, [r3, #4]
 800d5d4:	687a      	ldr	r2, [r7, #4]
 800d5d6:	429a      	cmp	r2, r3
 800d5d8:	d903      	bls.n	800d5e2 <pvPortMalloc+0xa6>
 800d5da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d1f1      	bne.n	800d5c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d5e2:	4b37      	ldr	r3, [pc, #220]	@ (800d6c0 <pvPortMalloc+0x184>)
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d5e8:	429a      	cmp	r2, r3
 800d5ea:	d051      	beq.n	800d690 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d5ec:	6a3b      	ldr	r3, [r7, #32]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	2208      	movs	r2, #8
 800d5f2:	4413      	add	r3, r2
 800d5f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5f8:	681a      	ldr	r2, [r3, #0]
 800d5fa:	6a3b      	ldr	r3, [r7, #32]
 800d5fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d600:	685a      	ldr	r2, [r3, #4]
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	1ad2      	subs	r2, r2, r3
 800d606:	2308      	movs	r3, #8
 800d608:	005b      	lsls	r3, r3, #1
 800d60a:	429a      	cmp	r2, r3
 800d60c:	d920      	bls.n	800d650 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d60e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	4413      	add	r3, r2
 800d614:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d616:	69bb      	ldr	r3, [r7, #24]
 800d618:	f003 0307 	and.w	r3, r3, #7
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d00b      	beq.n	800d638 <pvPortMalloc+0xfc>
	__asm volatile
 800d620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d624:	f383 8811 	msr	BASEPRI, r3
 800d628:	f3bf 8f6f 	isb	sy
 800d62c:	f3bf 8f4f 	dsb	sy
 800d630:	613b      	str	r3, [r7, #16]
}
 800d632:	bf00      	nop
 800d634:	bf00      	nop
 800d636:	e7fd      	b.n	800d634 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d63a:	685a      	ldr	r2, [r3, #4]
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	1ad2      	subs	r2, r2, r3
 800d640:	69bb      	ldr	r3, [r7, #24]
 800d642:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d646:	687a      	ldr	r2, [r7, #4]
 800d648:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d64a:	69b8      	ldr	r0, [r7, #24]
 800d64c:	f000 f90a 	bl	800d864 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d650:	4b1d      	ldr	r3, [pc, #116]	@ (800d6c8 <pvPortMalloc+0x18c>)
 800d652:	681a      	ldr	r2, [r3, #0]
 800d654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d656:	685b      	ldr	r3, [r3, #4]
 800d658:	1ad3      	subs	r3, r2, r3
 800d65a:	4a1b      	ldr	r2, [pc, #108]	@ (800d6c8 <pvPortMalloc+0x18c>)
 800d65c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d65e:	4b1a      	ldr	r3, [pc, #104]	@ (800d6c8 <pvPortMalloc+0x18c>)
 800d660:	681a      	ldr	r2, [r3, #0]
 800d662:	4b1b      	ldr	r3, [pc, #108]	@ (800d6d0 <pvPortMalloc+0x194>)
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	429a      	cmp	r2, r3
 800d668:	d203      	bcs.n	800d672 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d66a:	4b17      	ldr	r3, [pc, #92]	@ (800d6c8 <pvPortMalloc+0x18c>)
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	4a18      	ldr	r2, [pc, #96]	@ (800d6d0 <pvPortMalloc+0x194>)
 800d670:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d674:	685a      	ldr	r2, [r3, #4]
 800d676:	4b13      	ldr	r3, [pc, #76]	@ (800d6c4 <pvPortMalloc+0x188>)
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	431a      	orrs	r2, r3
 800d67c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d67e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d682:	2200      	movs	r2, #0
 800d684:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d686:	4b13      	ldr	r3, [pc, #76]	@ (800d6d4 <pvPortMalloc+0x198>)
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	3301      	adds	r3, #1
 800d68c:	4a11      	ldr	r2, [pc, #68]	@ (800d6d4 <pvPortMalloc+0x198>)
 800d68e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d690:	f7fe fb00 	bl	800bc94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d694:	69fb      	ldr	r3, [r7, #28]
 800d696:	f003 0307 	and.w	r3, r3, #7
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d00b      	beq.n	800d6b6 <pvPortMalloc+0x17a>
	__asm volatile
 800d69e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6a2:	f383 8811 	msr	BASEPRI, r3
 800d6a6:	f3bf 8f6f 	isb	sy
 800d6aa:	f3bf 8f4f 	dsb	sy
 800d6ae:	60fb      	str	r3, [r7, #12]
}
 800d6b0:	bf00      	nop
 800d6b2:	bf00      	nop
 800d6b4:	e7fd      	b.n	800d6b2 <pvPortMalloc+0x176>
	return pvReturn;
 800d6b6:	69fb      	ldr	r3, [r7, #28]
}
 800d6b8:	4618      	mov	r0, r3
 800d6ba:	3728      	adds	r7, #40	@ 0x28
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	bd80      	pop	{r7, pc}
 800d6c0:	200056e0 	.word	0x200056e0
 800d6c4:	200056f4 	.word	0x200056f4
 800d6c8:	200056e4 	.word	0x200056e4
 800d6cc:	200056d8 	.word	0x200056d8
 800d6d0:	200056e8 	.word	0x200056e8
 800d6d4:	200056ec 	.word	0x200056ec

0800d6d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d6d8:	b580      	push	{r7, lr}
 800d6da:	b086      	sub	sp, #24
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d04f      	beq.n	800d78a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d6ea:	2308      	movs	r3, #8
 800d6ec:	425b      	negs	r3, r3
 800d6ee:	697a      	ldr	r2, [r7, #20]
 800d6f0:	4413      	add	r3, r2
 800d6f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d6f4:	697b      	ldr	r3, [r7, #20]
 800d6f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d6f8:	693b      	ldr	r3, [r7, #16]
 800d6fa:	685a      	ldr	r2, [r3, #4]
 800d6fc:	4b25      	ldr	r3, [pc, #148]	@ (800d794 <vPortFree+0xbc>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	4013      	ands	r3, r2
 800d702:	2b00      	cmp	r3, #0
 800d704:	d10b      	bne.n	800d71e <vPortFree+0x46>
	__asm volatile
 800d706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d70a:	f383 8811 	msr	BASEPRI, r3
 800d70e:	f3bf 8f6f 	isb	sy
 800d712:	f3bf 8f4f 	dsb	sy
 800d716:	60fb      	str	r3, [r7, #12]
}
 800d718:	bf00      	nop
 800d71a:	bf00      	nop
 800d71c:	e7fd      	b.n	800d71a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d71e:	693b      	ldr	r3, [r7, #16]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	2b00      	cmp	r3, #0
 800d724:	d00b      	beq.n	800d73e <vPortFree+0x66>
	__asm volatile
 800d726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d72a:	f383 8811 	msr	BASEPRI, r3
 800d72e:	f3bf 8f6f 	isb	sy
 800d732:	f3bf 8f4f 	dsb	sy
 800d736:	60bb      	str	r3, [r7, #8]
}
 800d738:	bf00      	nop
 800d73a:	bf00      	nop
 800d73c:	e7fd      	b.n	800d73a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d73e:	693b      	ldr	r3, [r7, #16]
 800d740:	685a      	ldr	r2, [r3, #4]
 800d742:	4b14      	ldr	r3, [pc, #80]	@ (800d794 <vPortFree+0xbc>)
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	4013      	ands	r3, r2
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d01e      	beq.n	800d78a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d74c:	693b      	ldr	r3, [r7, #16]
 800d74e:	681b      	ldr	r3, [r3, #0]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d11a      	bne.n	800d78a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d754:	693b      	ldr	r3, [r7, #16]
 800d756:	685a      	ldr	r2, [r3, #4]
 800d758:	4b0e      	ldr	r3, [pc, #56]	@ (800d794 <vPortFree+0xbc>)
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	43db      	mvns	r3, r3
 800d75e:	401a      	ands	r2, r3
 800d760:	693b      	ldr	r3, [r7, #16]
 800d762:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d764:	f7fe fa88 	bl	800bc78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d768:	693b      	ldr	r3, [r7, #16]
 800d76a:	685a      	ldr	r2, [r3, #4]
 800d76c:	4b0a      	ldr	r3, [pc, #40]	@ (800d798 <vPortFree+0xc0>)
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	4413      	add	r3, r2
 800d772:	4a09      	ldr	r2, [pc, #36]	@ (800d798 <vPortFree+0xc0>)
 800d774:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d776:	6938      	ldr	r0, [r7, #16]
 800d778:	f000 f874 	bl	800d864 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d77c:	4b07      	ldr	r3, [pc, #28]	@ (800d79c <vPortFree+0xc4>)
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	3301      	adds	r3, #1
 800d782:	4a06      	ldr	r2, [pc, #24]	@ (800d79c <vPortFree+0xc4>)
 800d784:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d786:	f7fe fa85 	bl	800bc94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d78a:	bf00      	nop
 800d78c:	3718      	adds	r7, #24
 800d78e:	46bd      	mov	sp, r7
 800d790:	bd80      	pop	{r7, pc}
 800d792:	bf00      	nop
 800d794:	200056f4 	.word	0x200056f4
 800d798:	200056e4 	.word	0x200056e4
 800d79c:	200056f0 	.word	0x200056f0

0800d7a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d7a0:	b480      	push	{r7}
 800d7a2:	b085      	sub	sp, #20
 800d7a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d7a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800d7aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d7ac:	4b27      	ldr	r3, [pc, #156]	@ (800d84c <prvHeapInit+0xac>)
 800d7ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	f003 0307 	and.w	r3, r3, #7
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d00c      	beq.n	800d7d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	3307      	adds	r3, #7
 800d7be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	f023 0307 	bic.w	r3, r3, #7
 800d7c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d7c8:	68ba      	ldr	r2, [r7, #8]
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	1ad3      	subs	r3, r2, r3
 800d7ce:	4a1f      	ldr	r2, [pc, #124]	@ (800d84c <prvHeapInit+0xac>)
 800d7d0:	4413      	add	r3, r2
 800d7d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d7d8:	4a1d      	ldr	r2, [pc, #116]	@ (800d850 <prvHeapInit+0xb0>)
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d7de:	4b1c      	ldr	r3, [pc, #112]	@ (800d850 <prvHeapInit+0xb0>)
 800d7e0:	2200      	movs	r2, #0
 800d7e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	68ba      	ldr	r2, [r7, #8]
 800d7e8:	4413      	add	r3, r2
 800d7ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d7ec:	2208      	movs	r2, #8
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	1a9b      	subs	r3, r3, r2
 800d7f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	f023 0307 	bic.w	r3, r3, #7
 800d7fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	4a15      	ldr	r2, [pc, #84]	@ (800d854 <prvHeapInit+0xb4>)
 800d800:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d802:	4b14      	ldr	r3, [pc, #80]	@ (800d854 <prvHeapInit+0xb4>)
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	2200      	movs	r2, #0
 800d808:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d80a:	4b12      	ldr	r3, [pc, #72]	@ (800d854 <prvHeapInit+0xb4>)
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	2200      	movs	r2, #0
 800d810:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d816:	683b      	ldr	r3, [r7, #0]
 800d818:	68fa      	ldr	r2, [r7, #12]
 800d81a:	1ad2      	subs	r2, r2, r3
 800d81c:	683b      	ldr	r3, [r7, #0]
 800d81e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d820:	4b0c      	ldr	r3, [pc, #48]	@ (800d854 <prvHeapInit+0xb4>)
 800d822:	681a      	ldr	r2, [r3, #0]
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	685b      	ldr	r3, [r3, #4]
 800d82c:	4a0a      	ldr	r2, [pc, #40]	@ (800d858 <prvHeapInit+0xb8>)
 800d82e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	685b      	ldr	r3, [r3, #4]
 800d834:	4a09      	ldr	r2, [pc, #36]	@ (800d85c <prvHeapInit+0xbc>)
 800d836:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d838:	4b09      	ldr	r3, [pc, #36]	@ (800d860 <prvHeapInit+0xc0>)
 800d83a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d83e:	601a      	str	r2, [r3, #0]
}
 800d840:	bf00      	nop
 800d842:	3714      	adds	r7, #20
 800d844:	46bd      	mov	sp, r7
 800d846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d84a:	4770      	bx	lr
 800d84c:	20001ad8 	.word	0x20001ad8
 800d850:	200056d8 	.word	0x200056d8
 800d854:	200056e0 	.word	0x200056e0
 800d858:	200056e8 	.word	0x200056e8
 800d85c:	200056e4 	.word	0x200056e4
 800d860:	200056f4 	.word	0x200056f4

0800d864 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d864:	b480      	push	{r7}
 800d866:	b085      	sub	sp, #20
 800d868:	af00      	add	r7, sp, #0
 800d86a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d86c:	4b28      	ldr	r3, [pc, #160]	@ (800d910 <prvInsertBlockIntoFreeList+0xac>)
 800d86e:	60fb      	str	r3, [r7, #12]
 800d870:	e002      	b.n	800d878 <prvInsertBlockIntoFreeList+0x14>
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	60fb      	str	r3, [r7, #12]
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	687a      	ldr	r2, [r7, #4]
 800d87e:	429a      	cmp	r2, r3
 800d880:	d8f7      	bhi.n	800d872 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	685b      	ldr	r3, [r3, #4]
 800d88a:	68ba      	ldr	r2, [r7, #8]
 800d88c:	4413      	add	r3, r2
 800d88e:	687a      	ldr	r2, [r7, #4]
 800d890:	429a      	cmp	r2, r3
 800d892:	d108      	bne.n	800d8a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	685a      	ldr	r2, [r3, #4]
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	685b      	ldr	r3, [r3, #4]
 800d89c:	441a      	add	r2, r3
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	685b      	ldr	r3, [r3, #4]
 800d8ae:	68ba      	ldr	r2, [r7, #8]
 800d8b0:	441a      	add	r2, r3
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	429a      	cmp	r2, r3
 800d8b8:	d118      	bne.n	800d8ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	681a      	ldr	r2, [r3, #0]
 800d8be:	4b15      	ldr	r3, [pc, #84]	@ (800d914 <prvInsertBlockIntoFreeList+0xb0>)
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	429a      	cmp	r2, r3
 800d8c4:	d00d      	beq.n	800d8e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	685a      	ldr	r2, [r3, #4]
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	685b      	ldr	r3, [r3, #4]
 800d8d0:	441a      	add	r2, r3
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	681a      	ldr	r2, [r3, #0]
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	601a      	str	r2, [r3, #0]
 800d8e0:	e008      	b.n	800d8f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d8e2:	4b0c      	ldr	r3, [pc, #48]	@ (800d914 <prvInsertBlockIntoFreeList+0xb0>)
 800d8e4:	681a      	ldr	r2, [r3, #0]
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	601a      	str	r2, [r3, #0]
 800d8ea:	e003      	b.n	800d8f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	681a      	ldr	r2, [r3, #0]
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d8f4:	68fa      	ldr	r2, [r7, #12]
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	429a      	cmp	r2, r3
 800d8fa:	d002      	beq.n	800d902 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	687a      	ldr	r2, [r7, #4]
 800d900:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d902:	bf00      	nop
 800d904:	3714      	adds	r7, #20
 800d906:	46bd      	mov	sp, r7
 800d908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90c:	4770      	bx	lr
 800d90e:	bf00      	nop
 800d910:	200056d8 	.word	0x200056d8
 800d914:	200056e0 	.word	0x200056e0

0800d918 <__cvt>:
 800d918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d91c:	ec57 6b10 	vmov	r6, r7, d0
 800d920:	2f00      	cmp	r7, #0
 800d922:	460c      	mov	r4, r1
 800d924:	4619      	mov	r1, r3
 800d926:	463b      	mov	r3, r7
 800d928:	bfbb      	ittet	lt
 800d92a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d92e:	461f      	movlt	r7, r3
 800d930:	2300      	movge	r3, #0
 800d932:	232d      	movlt	r3, #45	@ 0x2d
 800d934:	700b      	strb	r3, [r1, #0]
 800d936:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d938:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d93c:	4691      	mov	r9, r2
 800d93e:	f023 0820 	bic.w	r8, r3, #32
 800d942:	bfbc      	itt	lt
 800d944:	4632      	movlt	r2, r6
 800d946:	4616      	movlt	r6, r2
 800d948:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d94c:	d005      	beq.n	800d95a <__cvt+0x42>
 800d94e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d952:	d100      	bne.n	800d956 <__cvt+0x3e>
 800d954:	3401      	adds	r4, #1
 800d956:	2102      	movs	r1, #2
 800d958:	e000      	b.n	800d95c <__cvt+0x44>
 800d95a:	2103      	movs	r1, #3
 800d95c:	ab03      	add	r3, sp, #12
 800d95e:	9301      	str	r3, [sp, #4]
 800d960:	ab02      	add	r3, sp, #8
 800d962:	9300      	str	r3, [sp, #0]
 800d964:	ec47 6b10 	vmov	d0, r6, r7
 800d968:	4653      	mov	r3, sl
 800d96a:	4622      	mov	r2, r4
 800d96c:	f000 fe34 	bl	800e5d8 <_dtoa_r>
 800d970:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d974:	4605      	mov	r5, r0
 800d976:	d119      	bne.n	800d9ac <__cvt+0x94>
 800d978:	f019 0f01 	tst.w	r9, #1
 800d97c:	d00e      	beq.n	800d99c <__cvt+0x84>
 800d97e:	eb00 0904 	add.w	r9, r0, r4
 800d982:	2200      	movs	r2, #0
 800d984:	2300      	movs	r3, #0
 800d986:	4630      	mov	r0, r6
 800d988:	4639      	mov	r1, r7
 800d98a:	f7f3 f89d 	bl	8000ac8 <__aeabi_dcmpeq>
 800d98e:	b108      	cbz	r0, 800d994 <__cvt+0x7c>
 800d990:	f8cd 900c 	str.w	r9, [sp, #12]
 800d994:	2230      	movs	r2, #48	@ 0x30
 800d996:	9b03      	ldr	r3, [sp, #12]
 800d998:	454b      	cmp	r3, r9
 800d99a:	d31e      	bcc.n	800d9da <__cvt+0xc2>
 800d99c:	9b03      	ldr	r3, [sp, #12]
 800d99e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d9a0:	1b5b      	subs	r3, r3, r5
 800d9a2:	4628      	mov	r0, r5
 800d9a4:	6013      	str	r3, [r2, #0]
 800d9a6:	b004      	add	sp, #16
 800d9a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d9b0:	eb00 0904 	add.w	r9, r0, r4
 800d9b4:	d1e5      	bne.n	800d982 <__cvt+0x6a>
 800d9b6:	7803      	ldrb	r3, [r0, #0]
 800d9b8:	2b30      	cmp	r3, #48	@ 0x30
 800d9ba:	d10a      	bne.n	800d9d2 <__cvt+0xba>
 800d9bc:	2200      	movs	r2, #0
 800d9be:	2300      	movs	r3, #0
 800d9c0:	4630      	mov	r0, r6
 800d9c2:	4639      	mov	r1, r7
 800d9c4:	f7f3 f880 	bl	8000ac8 <__aeabi_dcmpeq>
 800d9c8:	b918      	cbnz	r0, 800d9d2 <__cvt+0xba>
 800d9ca:	f1c4 0401 	rsb	r4, r4, #1
 800d9ce:	f8ca 4000 	str.w	r4, [sl]
 800d9d2:	f8da 3000 	ldr.w	r3, [sl]
 800d9d6:	4499      	add	r9, r3
 800d9d8:	e7d3      	b.n	800d982 <__cvt+0x6a>
 800d9da:	1c59      	adds	r1, r3, #1
 800d9dc:	9103      	str	r1, [sp, #12]
 800d9de:	701a      	strb	r2, [r3, #0]
 800d9e0:	e7d9      	b.n	800d996 <__cvt+0x7e>

0800d9e2 <__exponent>:
 800d9e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d9e4:	2900      	cmp	r1, #0
 800d9e6:	bfba      	itte	lt
 800d9e8:	4249      	neglt	r1, r1
 800d9ea:	232d      	movlt	r3, #45	@ 0x2d
 800d9ec:	232b      	movge	r3, #43	@ 0x2b
 800d9ee:	2909      	cmp	r1, #9
 800d9f0:	7002      	strb	r2, [r0, #0]
 800d9f2:	7043      	strb	r3, [r0, #1]
 800d9f4:	dd29      	ble.n	800da4a <__exponent+0x68>
 800d9f6:	f10d 0307 	add.w	r3, sp, #7
 800d9fa:	461d      	mov	r5, r3
 800d9fc:	270a      	movs	r7, #10
 800d9fe:	461a      	mov	r2, r3
 800da00:	fbb1 f6f7 	udiv	r6, r1, r7
 800da04:	fb07 1416 	mls	r4, r7, r6, r1
 800da08:	3430      	adds	r4, #48	@ 0x30
 800da0a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800da0e:	460c      	mov	r4, r1
 800da10:	2c63      	cmp	r4, #99	@ 0x63
 800da12:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800da16:	4631      	mov	r1, r6
 800da18:	dcf1      	bgt.n	800d9fe <__exponent+0x1c>
 800da1a:	3130      	adds	r1, #48	@ 0x30
 800da1c:	1e94      	subs	r4, r2, #2
 800da1e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800da22:	1c41      	adds	r1, r0, #1
 800da24:	4623      	mov	r3, r4
 800da26:	42ab      	cmp	r3, r5
 800da28:	d30a      	bcc.n	800da40 <__exponent+0x5e>
 800da2a:	f10d 0309 	add.w	r3, sp, #9
 800da2e:	1a9b      	subs	r3, r3, r2
 800da30:	42ac      	cmp	r4, r5
 800da32:	bf88      	it	hi
 800da34:	2300      	movhi	r3, #0
 800da36:	3302      	adds	r3, #2
 800da38:	4403      	add	r3, r0
 800da3a:	1a18      	subs	r0, r3, r0
 800da3c:	b003      	add	sp, #12
 800da3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da40:	f813 6b01 	ldrb.w	r6, [r3], #1
 800da44:	f801 6f01 	strb.w	r6, [r1, #1]!
 800da48:	e7ed      	b.n	800da26 <__exponent+0x44>
 800da4a:	2330      	movs	r3, #48	@ 0x30
 800da4c:	3130      	adds	r1, #48	@ 0x30
 800da4e:	7083      	strb	r3, [r0, #2]
 800da50:	70c1      	strb	r1, [r0, #3]
 800da52:	1d03      	adds	r3, r0, #4
 800da54:	e7f1      	b.n	800da3a <__exponent+0x58>
	...

0800da58 <_printf_float>:
 800da58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da5c:	b08d      	sub	sp, #52	@ 0x34
 800da5e:	460c      	mov	r4, r1
 800da60:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800da64:	4616      	mov	r6, r2
 800da66:	461f      	mov	r7, r3
 800da68:	4605      	mov	r5, r0
 800da6a:	f000 fc97 	bl	800e39c <_localeconv_r>
 800da6e:	6803      	ldr	r3, [r0, #0]
 800da70:	9304      	str	r3, [sp, #16]
 800da72:	4618      	mov	r0, r3
 800da74:	f7f2 fbfc 	bl	8000270 <strlen>
 800da78:	2300      	movs	r3, #0
 800da7a:	930a      	str	r3, [sp, #40]	@ 0x28
 800da7c:	f8d8 3000 	ldr.w	r3, [r8]
 800da80:	9005      	str	r0, [sp, #20]
 800da82:	3307      	adds	r3, #7
 800da84:	f023 0307 	bic.w	r3, r3, #7
 800da88:	f103 0208 	add.w	r2, r3, #8
 800da8c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800da90:	f8d4 b000 	ldr.w	fp, [r4]
 800da94:	f8c8 2000 	str.w	r2, [r8]
 800da98:	e9d3 8900 	ldrd	r8, r9, [r3]
 800da9c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800daa0:	9307      	str	r3, [sp, #28]
 800daa2:	f8cd 8018 	str.w	r8, [sp, #24]
 800daa6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800daaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800daae:	4b9c      	ldr	r3, [pc, #624]	@ (800dd20 <_printf_float+0x2c8>)
 800dab0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dab4:	f7f3 f83a 	bl	8000b2c <__aeabi_dcmpun>
 800dab8:	bb70      	cbnz	r0, 800db18 <_printf_float+0xc0>
 800daba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dabe:	4b98      	ldr	r3, [pc, #608]	@ (800dd20 <_printf_float+0x2c8>)
 800dac0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dac4:	f7f3 f814 	bl	8000af0 <__aeabi_dcmple>
 800dac8:	bb30      	cbnz	r0, 800db18 <_printf_float+0xc0>
 800daca:	2200      	movs	r2, #0
 800dacc:	2300      	movs	r3, #0
 800dace:	4640      	mov	r0, r8
 800dad0:	4649      	mov	r1, r9
 800dad2:	f7f3 f803 	bl	8000adc <__aeabi_dcmplt>
 800dad6:	b110      	cbz	r0, 800dade <_printf_float+0x86>
 800dad8:	232d      	movs	r3, #45	@ 0x2d
 800dada:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dade:	4a91      	ldr	r2, [pc, #580]	@ (800dd24 <_printf_float+0x2cc>)
 800dae0:	4b91      	ldr	r3, [pc, #580]	@ (800dd28 <_printf_float+0x2d0>)
 800dae2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dae6:	bf94      	ite	ls
 800dae8:	4690      	movls	r8, r2
 800daea:	4698      	movhi	r8, r3
 800daec:	2303      	movs	r3, #3
 800daee:	6123      	str	r3, [r4, #16]
 800daf0:	f02b 0304 	bic.w	r3, fp, #4
 800daf4:	6023      	str	r3, [r4, #0]
 800daf6:	f04f 0900 	mov.w	r9, #0
 800dafa:	9700      	str	r7, [sp, #0]
 800dafc:	4633      	mov	r3, r6
 800dafe:	aa0b      	add	r2, sp, #44	@ 0x2c
 800db00:	4621      	mov	r1, r4
 800db02:	4628      	mov	r0, r5
 800db04:	f000 f9d2 	bl	800deac <_printf_common>
 800db08:	3001      	adds	r0, #1
 800db0a:	f040 808d 	bne.w	800dc28 <_printf_float+0x1d0>
 800db0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db12:	b00d      	add	sp, #52	@ 0x34
 800db14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db18:	4642      	mov	r2, r8
 800db1a:	464b      	mov	r3, r9
 800db1c:	4640      	mov	r0, r8
 800db1e:	4649      	mov	r1, r9
 800db20:	f7f3 f804 	bl	8000b2c <__aeabi_dcmpun>
 800db24:	b140      	cbz	r0, 800db38 <_printf_float+0xe0>
 800db26:	464b      	mov	r3, r9
 800db28:	2b00      	cmp	r3, #0
 800db2a:	bfbc      	itt	lt
 800db2c:	232d      	movlt	r3, #45	@ 0x2d
 800db2e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800db32:	4a7e      	ldr	r2, [pc, #504]	@ (800dd2c <_printf_float+0x2d4>)
 800db34:	4b7e      	ldr	r3, [pc, #504]	@ (800dd30 <_printf_float+0x2d8>)
 800db36:	e7d4      	b.n	800dae2 <_printf_float+0x8a>
 800db38:	6863      	ldr	r3, [r4, #4]
 800db3a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800db3e:	9206      	str	r2, [sp, #24]
 800db40:	1c5a      	adds	r2, r3, #1
 800db42:	d13b      	bne.n	800dbbc <_printf_float+0x164>
 800db44:	2306      	movs	r3, #6
 800db46:	6063      	str	r3, [r4, #4]
 800db48:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800db4c:	2300      	movs	r3, #0
 800db4e:	6022      	str	r2, [r4, #0]
 800db50:	9303      	str	r3, [sp, #12]
 800db52:	ab0a      	add	r3, sp, #40	@ 0x28
 800db54:	e9cd a301 	strd	sl, r3, [sp, #4]
 800db58:	ab09      	add	r3, sp, #36	@ 0x24
 800db5a:	9300      	str	r3, [sp, #0]
 800db5c:	6861      	ldr	r1, [r4, #4]
 800db5e:	ec49 8b10 	vmov	d0, r8, r9
 800db62:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800db66:	4628      	mov	r0, r5
 800db68:	f7ff fed6 	bl	800d918 <__cvt>
 800db6c:	9b06      	ldr	r3, [sp, #24]
 800db6e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800db70:	2b47      	cmp	r3, #71	@ 0x47
 800db72:	4680      	mov	r8, r0
 800db74:	d129      	bne.n	800dbca <_printf_float+0x172>
 800db76:	1cc8      	adds	r0, r1, #3
 800db78:	db02      	blt.n	800db80 <_printf_float+0x128>
 800db7a:	6863      	ldr	r3, [r4, #4]
 800db7c:	4299      	cmp	r1, r3
 800db7e:	dd41      	ble.n	800dc04 <_printf_float+0x1ac>
 800db80:	f1aa 0a02 	sub.w	sl, sl, #2
 800db84:	fa5f fa8a 	uxtb.w	sl, sl
 800db88:	3901      	subs	r1, #1
 800db8a:	4652      	mov	r2, sl
 800db8c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800db90:	9109      	str	r1, [sp, #36]	@ 0x24
 800db92:	f7ff ff26 	bl	800d9e2 <__exponent>
 800db96:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800db98:	1813      	adds	r3, r2, r0
 800db9a:	2a01      	cmp	r2, #1
 800db9c:	4681      	mov	r9, r0
 800db9e:	6123      	str	r3, [r4, #16]
 800dba0:	dc02      	bgt.n	800dba8 <_printf_float+0x150>
 800dba2:	6822      	ldr	r2, [r4, #0]
 800dba4:	07d2      	lsls	r2, r2, #31
 800dba6:	d501      	bpl.n	800dbac <_printf_float+0x154>
 800dba8:	3301      	adds	r3, #1
 800dbaa:	6123      	str	r3, [r4, #16]
 800dbac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d0a2      	beq.n	800dafa <_printf_float+0xa2>
 800dbb4:	232d      	movs	r3, #45	@ 0x2d
 800dbb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dbba:	e79e      	b.n	800dafa <_printf_float+0xa2>
 800dbbc:	9a06      	ldr	r2, [sp, #24]
 800dbbe:	2a47      	cmp	r2, #71	@ 0x47
 800dbc0:	d1c2      	bne.n	800db48 <_printf_float+0xf0>
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d1c0      	bne.n	800db48 <_printf_float+0xf0>
 800dbc6:	2301      	movs	r3, #1
 800dbc8:	e7bd      	b.n	800db46 <_printf_float+0xee>
 800dbca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dbce:	d9db      	bls.n	800db88 <_printf_float+0x130>
 800dbd0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800dbd4:	d118      	bne.n	800dc08 <_printf_float+0x1b0>
 800dbd6:	2900      	cmp	r1, #0
 800dbd8:	6863      	ldr	r3, [r4, #4]
 800dbda:	dd0b      	ble.n	800dbf4 <_printf_float+0x19c>
 800dbdc:	6121      	str	r1, [r4, #16]
 800dbde:	b913      	cbnz	r3, 800dbe6 <_printf_float+0x18e>
 800dbe0:	6822      	ldr	r2, [r4, #0]
 800dbe2:	07d0      	lsls	r0, r2, #31
 800dbe4:	d502      	bpl.n	800dbec <_printf_float+0x194>
 800dbe6:	3301      	adds	r3, #1
 800dbe8:	440b      	add	r3, r1
 800dbea:	6123      	str	r3, [r4, #16]
 800dbec:	65a1      	str	r1, [r4, #88]	@ 0x58
 800dbee:	f04f 0900 	mov.w	r9, #0
 800dbf2:	e7db      	b.n	800dbac <_printf_float+0x154>
 800dbf4:	b913      	cbnz	r3, 800dbfc <_printf_float+0x1a4>
 800dbf6:	6822      	ldr	r2, [r4, #0]
 800dbf8:	07d2      	lsls	r2, r2, #31
 800dbfa:	d501      	bpl.n	800dc00 <_printf_float+0x1a8>
 800dbfc:	3302      	adds	r3, #2
 800dbfe:	e7f4      	b.n	800dbea <_printf_float+0x192>
 800dc00:	2301      	movs	r3, #1
 800dc02:	e7f2      	b.n	800dbea <_printf_float+0x192>
 800dc04:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800dc08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc0a:	4299      	cmp	r1, r3
 800dc0c:	db05      	blt.n	800dc1a <_printf_float+0x1c2>
 800dc0e:	6823      	ldr	r3, [r4, #0]
 800dc10:	6121      	str	r1, [r4, #16]
 800dc12:	07d8      	lsls	r0, r3, #31
 800dc14:	d5ea      	bpl.n	800dbec <_printf_float+0x194>
 800dc16:	1c4b      	adds	r3, r1, #1
 800dc18:	e7e7      	b.n	800dbea <_printf_float+0x192>
 800dc1a:	2900      	cmp	r1, #0
 800dc1c:	bfd4      	ite	le
 800dc1e:	f1c1 0202 	rsble	r2, r1, #2
 800dc22:	2201      	movgt	r2, #1
 800dc24:	4413      	add	r3, r2
 800dc26:	e7e0      	b.n	800dbea <_printf_float+0x192>
 800dc28:	6823      	ldr	r3, [r4, #0]
 800dc2a:	055a      	lsls	r2, r3, #21
 800dc2c:	d407      	bmi.n	800dc3e <_printf_float+0x1e6>
 800dc2e:	6923      	ldr	r3, [r4, #16]
 800dc30:	4642      	mov	r2, r8
 800dc32:	4631      	mov	r1, r6
 800dc34:	4628      	mov	r0, r5
 800dc36:	47b8      	blx	r7
 800dc38:	3001      	adds	r0, #1
 800dc3a:	d12b      	bne.n	800dc94 <_printf_float+0x23c>
 800dc3c:	e767      	b.n	800db0e <_printf_float+0xb6>
 800dc3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dc42:	f240 80dd 	bls.w	800de00 <_printf_float+0x3a8>
 800dc46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dc4a:	2200      	movs	r2, #0
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	f7f2 ff3b 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc52:	2800      	cmp	r0, #0
 800dc54:	d033      	beq.n	800dcbe <_printf_float+0x266>
 800dc56:	4a37      	ldr	r2, [pc, #220]	@ (800dd34 <_printf_float+0x2dc>)
 800dc58:	2301      	movs	r3, #1
 800dc5a:	4631      	mov	r1, r6
 800dc5c:	4628      	mov	r0, r5
 800dc5e:	47b8      	blx	r7
 800dc60:	3001      	adds	r0, #1
 800dc62:	f43f af54 	beq.w	800db0e <_printf_float+0xb6>
 800dc66:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800dc6a:	4543      	cmp	r3, r8
 800dc6c:	db02      	blt.n	800dc74 <_printf_float+0x21c>
 800dc6e:	6823      	ldr	r3, [r4, #0]
 800dc70:	07d8      	lsls	r0, r3, #31
 800dc72:	d50f      	bpl.n	800dc94 <_printf_float+0x23c>
 800dc74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc78:	4631      	mov	r1, r6
 800dc7a:	4628      	mov	r0, r5
 800dc7c:	47b8      	blx	r7
 800dc7e:	3001      	adds	r0, #1
 800dc80:	f43f af45 	beq.w	800db0e <_printf_float+0xb6>
 800dc84:	f04f 0900 	mov.w	r9, #0
 800dc88:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800dc8c:	f104 0a1a 	add.w	sl, r4, #26
 800dc90:	45c8      	cmp	r8, r9
 800dc92:	dc09      	bgt.n	800dca8 <_printf_float+0x250>
 800dc94:	6823      	ldr	r3, [r4, #0]
 800dc96:	079b      	lsls	r3, r3, #30
 800dc98:	f100 8103 	bmi.w	800dea2 <_printf_float+0x44a>
 800dc9c:	68e0      	ldr	r0, [r4, #12]
 800dc9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dca0:	4298      	cmp	r0, r3
 800dca2:	bfb8      	it	lt
 800dca4:	4618      	movlt	r0, r3
 800dca6:	e734      	b.n	800db12 <_printf_float+0xba>
 800dca8:	2301      	movs	r3, #1
 800dcaa:	4652      	mov	r2, sl
 800dcac:	4631      	mov	r1, r6
 800dcae:	4628      	mov	r0, r5
 800dcb0:	47b8      	blx	r7
 800dcb2:	3001      	adds	r0, #1
 800dcb4:	f43f af2b 	beq.w	800db0e <_printf_float+0xb6>
 800dcb8:	f109 0901 	add.w	r9, r9, #1
 800dcbc:	e7e8      	b.n	800dc90 <_printf_float+0x238>
 800dcbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	dc39      	bgt.n	800dd38 <_printf_float+0x2e0>
 800dcc4:	4a1b      	ldr	r2, [pc, #108]	@ (800dd34 <_printf_float+0x2dc>)
 800dcc6:	2301      	movs	r3, #1
 800dcc8:	4631      	mov	r1, r6
 800dcca:	4628      	mov	r0, r5
 800dccc:	47b8      	blx	r7
 800dcce:	3001      	adds	r0, #1
 800dcd0:	f43f af1d 	beq.w	800db0e <_printf_float+0xb6>
 800dcd4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800dcd8:	ea59 0303 	orrs.w	r3, r9, r3
 800dcdc:	d102      	bne.n	800dce4 <_printf_float+0x28c>
 800dcde:	6823      	ldr	r3, [r4, #0]
 800dce0:	07d9      	lsls	r1, r3, #31
 800dce2:	d5d7      	bpl.n	800dc94 <_printf_float+0x23c>
 800dce4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dce8:	4631      	mov	r1, r6
 800dcea:	4628      	mov	r0, r5
 800dcec:	47b8      	blx	r7
 800dcee:	3001      	adds	r0, #1
 800dcf0:	f43f af0d 	beq.w	800db0e <_printf_float+0xb6>
 800dcf4:	f04f 0a00 	mov.w	sl, #0
 800dcf8:	f104 0b1a 	add.w	fp, r4, #26
 800dcfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcfe:	425b      	negs	r3, r3
 800dd00:	4553      	cmp	r3, sl
 800dd02:	dc01      	bgt.n	800dd08 <_printf_float+0x2b0>
 800dd04:	464b      	mov	r3, r9
 800dd06:	e793      	b.n	800dc30 <_printf_float+0x1d8>
 800dd08:	2301      	movs	r3, #1
 800dd0a:	465a      	mov	r2, fp
 800dd0c:	4631      	mov	r1, r6
 800dd0e:	4628      	mov	r0, r5
 800dd10:	47b8      	blx	r7
 800dd12:	3001      	adds	r0, #1
 800dd14:	f43f aefb 	beq.w	800db0e <_printf_float+0xb6>
 800dd18:	f10a 0a01 	add.w	sl, sl, #1
 800dd1c:	e7ee      	b.n	800dcfc <_printf_float+0x2a4>
 800dd1e:	bf00      	nop
 800dd20:	7fefffff 	.word	0x7fefffff
 800dd24:	08010820 	.word	0x08010820
 800dd28:	08010824 	.word	0x08010824
 800dd2c:	08010828 	.word	0x08010828
 800dd30:	0801082c 	.word	0x0801082c
 800dd34:	08010830 	.word	0x08010830
 800dd38:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dd3a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dd3e:	4553      	cmp	r3, sl
 800dd40:	bfa8      	it	ge
 800dd42:	4653      	movge	r3, sl
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	4699      	mov	r9, r3
 800dd48:	dc36      	bgt.n	800ddb8 <_printf_float+0x360>
 800dd4a:	f04f 0b00 	mov.w	fp, #0
 800dd4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd52:	f104 021a 	add.w	r2, r4, #26
 800dd56:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dd58:	9306      	str	r3, [sp, #24]
 800dd5a:	eba3 0309 	sub.w	r3, r3, r9
 800dd5e:	455b      	cmp	r3, fp
 800dd60:	dc31      	bgt.n	800ddc6 <_printf_float+0x36e>
 800dd62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd64:	459a      	cmp	sl, r3
 800dd66:	dc3a      	bgt.n	800ddde <_printf_float+0x386>
 800dd68:	6823      	ldr	r3, [r4, #0]
 800dd6a:	07da      	lsls	r2, r3, #31
 800dd6c:	d437      	bmi.n	800ddde <_printf_float+0x386>
 800dd6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd70:	ebaa 0903 	sub.w	r9, sl, r3
 800dd74:	9b06      	ldr	r3, [sp, #24]
 800dd76:	ebaa 0303 	sub.w	r3, sl, r3
 800dd7a:	4599      	cmp	r9, r3
 800dd7c:	bfa8      	it	ge
 800dd7e:	4699      	movge	r9, r3
 800dd80:	f1b9 0f00 	cmp.w	r9, #0
 800dd84:	dc33      	bgt.n	800ddee <_printf_float+0x396>
 800dd86:	f04f 0800 	mov.w	r8, #0
 800dd8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd8e:	f104 0b1a 	add.w	fp, r4, #26
 800dd92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd94:	ebaa 0303 	sub.w	r3, sl, r3
 800dd98:	eba3 0309 	sub.w	r3, r3, r9
 800dd9c:	4543      	cmp	r3, r8
 800dd9e:	f77f af79 	ble.w	800dc94 <_printf_float+0x23c>
 800dda2:	2301      	movs	r3, #1
 800dda4:	465a      	mov	r2, fp
 800dda6:	4631      	mov	r1, r6
 800dda8:	4628      	mov	r0, r5
 800ddaa:	47b8      	blx	r7
 800ddac:	3001      	adds	r0, #1
 800ddae:	f43f aeae 	beq.w	800db0e <_printf_float+0xb6>
 800ddb2:	f108 0801 	add.w	r8, r8, #1
 800ddb6:	e7ec      	b.n	800dd92 <_printf_float+0x33a>
 800ddb8:	4642      	mov	r2, r8
 800ddba:	4631      	mov	r1, r6
 800ddbc:	4628      	mov	r0, r5
 800ddbe:	47b8      	blx	r7
 800ddc0:	3001      	adds	r0, #1
 800ddc2:	d1c2      	bne.n	800dd4a <_printf_float+0x2f2>
 800ddc4:	e6a3      	b.n	800db0e <_printf_float+0xb6>
 800ddc6:	2301      	movs	r3, #1
 800ddc8:	4631      	mov	r1, r6
 800ddca:	4628      	mov	r0, r5
 800ddcc:	9206      	str	r2, [sp, #24]
 800ddce:	47b8      	blx	r7
 800ddd0:	3001      	adds	r0, #1
 800ddd2:	f43f ae9c 	beq.w	800db0e <_printf_float+0xb6>
 800ddd6:	9a06      	ldr	r2, [sp, #24]
 800ddd8:	f10b 0b01 	add.w	fp, fp, #1
 800dddc:	e7bb      	b.n	800dd56 <_printf_float+0x2fe>
 800ddde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dde2:	4631      	mov	r1, r6
 800dde4:	4628      	mov	r0, r5
 800dde6:	47b8      	blx	r7
 800dde8:	3001      	adds	r0, #1
 800ddea:	d1c0      	bne.n	800dd6e <_printf_float+0x316>
 800ddec:	e68f      	b.n	800db0e <_printf_float+0xb6>
 800ddee:	9a06      	ldr	r2, [sp, #24]
 800ddf0:	464b      	mov	r3, r9
 800ddf2:	4442      	add	r2, r8
 800ddf4:	4631      	mov	r1, r6
 800ddf6:	4628      	mov	r0, r5
 800ddf8:	47b8      	blx	r7
 800ddfa:	3001      	adds	r0, #1
 800ddfc:	d1c3      	bne.n	800dd86 <_printf_float+0x32e>
 800ddfe:	e686      	b.n	800db0e <_printf_float+0xb6>
 800de00:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800de04:	f1ba 0f01 	cmp.w	sl, #1
 800de08:	dc01      	bgt.n	800de0e <_printf_float+0x3b6>
 800de0a:	07db      	lsls	r3, r3, #31
 800de0c:	d536      	bpl.n	800de7c <_printf_float+0x424>
 800de0e:	2301      	movs	r3, #1
 800de10:	4642      	mov	r2, r8
 800de12:	4631      	mov	r1, r6
 800de14:	4628      	mov	r0, r5
 800de16:	47b8      	blx	r7
 800de18:	3001      	adds	r0, #1
 800de1a:	f43f ae78 	beq.w	800db0e <_printf_float+0xb6>
 800de1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de22:	4631      	mov	r1, r6
 800de24:	4628      	mov	r0, r5
 800de26:	47b8      	blx	r7
 800de28:	3001      	adds	r0, #1
 800de2a:	f43f ae70 	beq.w	800db0e <_printf_float+0xb6>
 800de2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800de32:	2200      	movs	r2, #0
 800de34:	2300      	movs	r3, #0
 800de36:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800de3a:	f7f2 fe45 	bl	8000ac8 <__aeabi_dcmpeq>
 800de3e:	b9c0      	cbnz	r0, 800de72 <_printf_float+0x41a>
 800de40:	4653      	mov	r3, sl
 800de42:	f108 0201 	add.w	r2, r8, #1
 800de46:	4631      	mov	r1, r6
 800de48:	4628      	mov	r0, r5
 800de4a:	47b8      	blx	r7
 800de4c:	3001      	adds	r0, #1
 800de4e:	d10c      	bne.n	800de6a <_printf_float+0x412>
 800de50:	e65d      	b.n	800db0e <_printf_float+0xb6>
 800de52:	2301      	movs	r3, #1
 800de54:	465a      	mov	r2, fp
 800de56:	4631      	mov	r1, r6
 800de58:	4628      	mov	r0, r5
 800de5a:	47b8      	blx	r7
 800de5c:	3001      	adds	r0, #1
 800de5e:	f43f ae56 	beq.w	800db0e <_printf_float+0xb6>
 800de62:	f108 0801 	add.w	r8, r8, #1
 800de66:	45d0      	cmp	r8, sl
 800de68:	dbf3      	blt.n	800de52 <_printf_float+0x3fa>
 800de6a:	464b      	mov	r3, r9
 800de6c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800de70:	e6df      	b.n	800dc32 <_printf_float+0x1da>
 800de72:	f04f 0800 	mov.w	r8, #0
 800de76:	f104 0b1a 	add.w	fp, r4, #26
 800de7a:	e7f4      	b.n	800de66 <_printf_float+0x40e>
 800de7c:	2301      	movs	r3, #1
 800de7e:	4642      	mov	r2, r8
 800de80:	e7e1      	b.n	800de46 <_printf_float+0x3ee>
 800de82:	2301      	movs	r3, #1
 800de84:	464a      	mov	r2, r9
 800de86:	4631      	mov	r1, r6
 800de88:	4628      	mov	r0, r5
 800de8a:	47b8      	blx	r7
 800de8c:	3001      	adds	r0, #1
 800de8e:	f43f ae3e 	beq.w	800db0e <_printf_float+0xb6>
 800de92:	f108 0801 	add.w	r8, r8, #1
 800de96:	68e3      	ldr	r3, [r4, #12]
 800de98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800de9a:	1a5b      	subs	r3, r3, r1
 800de9c:	4543      	cmp	r3, r8
 800de9e:	dcf0      	bgt.n	800de82 <_printf_float+0x42a>
 800dea0:	e6fc      	b.n	800dc9c <_printf_float+0x244>
 800dea2:	f04f 0800 	mov.w	r8, #0
 800dea6:	f104 0919 	add.w	r9, r4, #25
 800deaa:	e7f4      	b.n	800de96 <_printf_float+0x43e>

0800deac <_printf_common>:
 800deac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800deb0:	4616      	mov	r6, r2
 800deb2:	4698      	mov	r8, r3
 800deb4:	688a      	ldr	r2, [r1, #8]
 800deb6:	690b      	ldr	r3, [r1, #16]
 800deb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800debc:	4293      	cmp	r3, r2
 800debe:	bfb8      	it	lt
 800dec0:	4613      	movlt	r3, r2
 800dec2:	6033      	str	r3, [r6, #0]
 800dec4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800dec8:	4607      	mov	r7, r0
 800deca:	460c      	mov	r4, r1
 800decc:	b10a      	cbz	r2, 800ded2 <_printf_common+0x26>
 800dece:	3301      	adds	r3, #1
 800ded0:	6033      	str	r3, [r6, #0]
 800ded2:	6823      	ldr	r3, [r4, #0]
 800ded4:	0699      	lsls	r1, r3, #26
 800ded6:	bf42      	ittt	mi
 800ded8:	6833      	ldrmi	r3, [r6, #0]
 800deda:	3302      	addmi	r3, #2
 800dedc:	6033      	strmi	r3, [r6, #0]
 800dede:	6825      	ldr	r5, [r4, #0]
 800dee0:	f015 0506 	ands.w	r5, r5, #6
 800dee4:	d106      	bne.n	800def4 <_printf_common+0x48>
 800dee6:	f104 0a19 	add.w	sl, r4, #25
 800deea:	68e3      	ldr	r3, [r4, #12]
 800deec:	6832      	ldr	r2, [r6, #0]
 800deee:	1a9b      	subs	r3, r3, r2
 800def0:	42ab      	cmp	r3, r5
 800def2:	dc26      	bgt.n	800df42 <_printf_common+0x96>
 800def4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800def8:	6822      	ldr	r2, [r4, #0]
 800defa:	3b00      	subs	r3, #0
 800defc:	bf18      	it	ne
 800defe:	2301      	movne	r3, #1
 800df00:	0692      	lsls	r2, r2, #26
 800df02:	d42b      	bmi.n	800df5c <_printf_common+0xb0>
 800df04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800df08:	4641      	mov	r1, r8
 800df0a:	4638      	mov	r0, r7
 800df0c:	47c8      	blx	r9
 800df0e:	3001      	adds	r0, #1
 800df10:	d01e      	beq.n	800df50 <_printf_common+0xa4>
 800df12:	6823      	ldr	r3, [r4, #0]
 800df14:	6922      	ldr	r2, [r4, #16]
 800df16:	f003 0306 	and.w	r3, r3, #6
 800df1a:	2b04      	cmp	r3, #4
 800df1c:	bf02      	ittt	eq
 800df1e:	68e5      	ldreq	r5, [r4, #12]
 800df20:	6833      	ldreq	r3, [r6, #0]
 800df22:	1aed      	subeq	r5, r5, r3
 800df24:	68a3      	ldr	r3, [r4, #8]
 800df26:	bf0c      	ite	eq
 800df28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800df2c:	2500      	movne	r5, #0
 800df2e:	4293      	cmp	r3, r2
 800df30:	bfc4      	itt	gt
 800df32:	1a9b      	subgt	r3, r3, r2
 800df34:	18ed      	addgt	r5, r5, r3
 800df36:	2600      	movs	r6, #0
 800df38:	341a      	adds	r4, #26
 800df3a:	42b5      	cmp	r5, r6
 800df3c:	d11a      	bne.n	800df74 <_printf_common+0xc8>
 800df3e:	2000      	movs	r0, #0
 800df40:	e008      	b.n	800df54 <_printf_common+0xa8>
 800df42:	2301      	movs	r3, #1
 800df44:	4652      	mov	r2, sl
 800df46:	4641      	mov	r1, r8
 800df48:	4638      	mov	r0, r7
 800df4a:	47c8      	blx	r9
 800df4c:	3001      	adds	r0, #1
 800df4e:	d103      	bne.n	800df58 <_printf_common+0xac>
 800df50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800df54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df58:	3501      	adds	r5, #1
 800df5a:	e7c6      	b.n	800deea <_printf_common+0x3e>
 800df5c:	18e1      	adds	r1, r4, r3
 800df5e:	1c5a      	adds	r2, r3, #1
 800df60:	2030      	movs	r0, #48	@ 0x30
 800df62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800df66:	4422      	add	r2, r4
 800df68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800df6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800df70:	3302      	adds	r3, #2
 800df72:	e7c7      	b.n	800df04 <_printf_common+0x58>
 800df74:	2301      	movs	r3, #1
 800df76:	4622      	mov	r2, r4
 800df78:	4641      	mov	r1, r8
 800df7a:	4638      	mov	r0, r7
 800df7c:	47c8      	blx	r9
 800df7e:	3001      	adds	r0, #1
 800df80:	d0e6      	beq.n	800df50 <_printf_common+0xa4>
 800df82:	3601      	adds	r6, #1
 800df84:	e7d9      	b.n	800df3a <_printf_common+0x8e>
	...

0800df88 <_printf_i>:
 800df88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800df8c:	7e0f      	ldrb	r7, [r1, #24]
 800df8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800df90:	2f78      	cmp	r7, #120	@ 0x78
 800df92:	4691      	mov	r9, r2
 800df94:	4680      	mov	r8, r0
 800df96:	460c      	mov	r4, r1
 800df98:	469a      	mov	sl, r3
 800df9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800df9e:	d807      	bhi.n	800dfb0 <_printf_i+0x28>
 800dfa0:	2f62      	cmp	r7, #98	@ 0x62
 800dfa2:	d80a      	bhi.n	800dfba <_printf_i+0x32>
 800dfa4:	2f00      	cmp	r7, #0
 800dfa6:	f000 80d2 	beq.w	800e14e <_printf_i+0x1c6>
 800dfaa:	2f58      	cmp	r7, #88	@ 0x58
 800dfac:	f000 80b9 	beq.w	800e122 <_printf_i+0x19a>
 800dfb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dfb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800dfb8:	e03a      	b.n	800e030 <_printf_i+0xa8>
 800dfba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800dfbe:	2b15      	cmp	r3, #21
 800dfc0:	d8f6      	bhi.n	800dfb0 <_printf_i+0x28>
 800dfc2:	a101      	add	r1, pc, #4	@ (adr r1, 800dfc8 <_printf_i+0x40>)
 800dfc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dfc8:	0800e021 	.word	0x0800e021
 800dfcc:	0800e035 	.word	0x0800e035
 800dfd0:	0800dfb1 	.word	0x0800dfb1
 800dfd4:	0800dfb1 	.word	0x0800dfb1
 800dfd8:	0800dfb1 	.word	0x0800dfb1
 800dfdc:	0800dfb1 	.word	0x0800dfb1
 800dfe0:	0800e035 	.word	0x0800e035
 800dfe4:	0800dfb1 	.word	0x0800dfb1
 800dfe8:	0800dfb1 	.word	0x0800dfb1
 800dfec:	0800dfb1 	.word	0x0800dfb1
 800dff0:	0800dfb1 	.word	0x0800dfb1
 800dff4:	0800e135 	.word	0x0800e135
 800dff8:	0800e05f 	.word	0x0800e05f
 800dffc:	0800e0ef 	.word	0x0800e0ef
 800e000:	0800dfb1 	.word	0x0800dfb1
 800e004:	0800dfb1 	.word	0x0800dfb1
 800e008:	0800e157 	.word	0x0800e157
 800e00c:	0800dfb1 	.word	0x0800dfb1
 800e010:	0800e05f 	.word	0x0800e05f
 800e014:	0800dfb1 	.word	0x0800dfb1
 800e018:	0800dfb1 	.word	0x0800dfb1
 800e01c:	0800e0f7 	.word	0x0800e0f7
 800e020:	6833      	ldr	r3, [r6, #0]
 800e022:	1d1a      	adds	r2, r3, #4
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	6032      	str	r2, [r6, #0]
 800e028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e02c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e030:	2301      	movs	r3, #1
 800e032:	e09d      	b.n	800e170 <_printf_i+0x1e8>
 800e034:	6833      	ldr	r3, [r6, #0]
 800e036:	6820      	ldr	r0, [r4, #0]
 800e038:	1d19      	adds	r1, r3, #4
 800e03a:	6031      	str	r1, [r6, #0]
 800e03c:	0606      	lsls	r6, r0, #24
 800e03e:	d501      	bpl.n	800e044 <_printf_i+0xbc>
 800e040:	681d      	ldr	r5, [r3, #0]
 800e042:	e003      	b.n	800e04c <_printf_i+0xc4>
 800e044:	0645      	lsls	r5, r0, #25
 800e046:	d5fb      	bpl.n	800e040 <_printf_i+0xb8>
 800e048:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e04c:	2d00      	cmp	r5, #0
 800e04e:	da03      	bge.n	800e058 <_printf_i+0xd0>
 800e050:	232d      	movs	r3, #45	@ 0x2d
 800e052:	426d      	negs	r5, r5
 800e054:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e058:	4859      	ldr	r0, [pc, #356]	@ (800e1c0 <_printf_i+0x238>)
 800e05a:	230a      	movs	r3, #10
 800e05c:	e011      	b.n	800e082 <_printf_i+0xfa>
 800e05e:	6821      	ldr	r1, [r4, #0]
 800e060:	6833      	ldr	r3, [r6, #0]
 800e062:	0608      	lsls	r0, r1, #24
 800e064:	f853 5b04 	ldr.w	r5, [r3], #4
 800e068:	d402      	bmi.n	800e070 <_printf_i+0xe8>
 800e06a:	0649      	lsls	r1, r1, #25
 800e06c:	bf48      	it	mi
 800e06e:	b2ad      	uxthmi	r5, r5
 800e070:	2f6f      	cmp	r7, #111	@ 0x6f
 800e072:	4853      	ldr	r0, [pc, #332]	@ (800e1c0 <_printf_i+0x238>)
 800e074:	6033      	str	r3, [r6, #0]
 800e076:	bf14      	ite	ne
 800e078:	230a      	movne	r3, #10
 800e07a:	2308      	moveq	r3, #8
 800e07c:	2100      	movs	r1, #0
 800e07e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e082:	6866      	ldr	r6, [r4, #4]
 800e084:	60a6      	str	r6, [r4, #8]
 800e086:	2e00      	cmp	r6, #0
 800e088:	bfa2      	ittt	ge
 800e08a:	6821      	ldrge	r1, [r4, #0]
 800e08c:	f021 0104 	bicge.w	r1, r1, #4
 800e090:	6021      	strge	r1, [r4, #0]
 800e092:	b90d      	cbnz	r5, 800e098 <_printf_i+0x110>
 800e094:	2e00      	cmp	r6, #0
 800e096:	d04b      	beq.n	800e130 <_printf_i+0x1a8>
 800e098:	4616      	mov	r6, r2
 800e09a:	fbb5 f1f3 	udiv	r1, r5, r3
 800e09e:	fb03 5711 	mls	r7, r3, r1, r5
 800e0a2:	5dc7      	ldrb	r7, [r0, r7]
 800e0a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e0a8:	462f      	mov	r7, r5
 800e0aa:	42bb      	cmp	r3, r7
 800e0ac:	460d      	mov	r5, r1
 800e0ae:	d9f4      	bls.n	800e09a <_printf_i+0x112>
 800e0b0:	2b08      	cmp	r3, #8
 800e0b2:	d10b      	bne.n	800e0cc <_printf_i+0x144>
 800e0b4:	6823      	ldr	r3, [r4, #0]
 800e0b6:	07df      	lsls	r7, r3, #31
 800e0b8:	d508      	bpl.n	800e0cc <_printf_i+0x144>
 800e0ba:	6923      	ldr	r3, [r4, #16]
 800e0bc:	6861      	ldr	r1, [r4, #4]
 800e0be:	4299      	cmp	r1, r3
 800e0c0:	bfde      	ittt	le
 800e0c2:	2330      	movle	r3, #48	@ 0x30
 800e0c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e0c8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800e0cc:	1b92      	subs	r2, r2, r6
 800e0ce:	6122      	str	r2, [r4, #16]
 800e0d0:	f8cd a000 	str.w	sl, [sp]
 800e0d4:	464b      	mov	r3, r9
 800e0d6:	aa03      	add	r2, sp, #12
 800e0d8:	4621      	mov	r1, r4
 800e0da:	4640      	mov	r0, r8
 800e0dc:	f7ff fee6 	bl	800deac <_printf_common>
 800e0e0:	3001      	adds	r0, #1
 800e0e2:	d14a      	bne.n	800e17a <_printf_i+0x1f2>
 800e0e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e0e8:	b004      	add	sp, #16
 800e0ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0ee:	6823      	ldr	r3, [r4, #0]
 800e0f0:	f043 0320 	orr.w	r3, r3, #32
 800e0f4:	6023      	str	r3, [r4, #0]
 800e0f6:	4833      	ldr	r0, [pc, #204]	@ (800e1c4 <_printf_i+0x23c>)
 800e0f8:	2778      	movs	r7, #120	@ 0x78
 800e0fa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e0fe:	6823      	ldr	r3, [r4, #0]
 800e100:	6831      	ldr	r1, [r6, #0]
 800e102:	061f      	lsls	r7, r3, #24
 800e104:	f851 5b04 	ldr.w	r5, [r1], #4
 800e108:	d402      	bmi.n	800e110 <_printf_i+0x188>
 800e10a:	065f      	lsls	r7, r3, #25
 800e10c:	bf48      	it	mi
 800e10e:	b2ad      	uxthmi	r5, r5
 800e110:	6031      	str	r1, [r6, #0]
 800e112:	07d9      	lsls	r1, r3, #31
 800e114:	bf44      	itt	mi
 800e116:	f043 0320 	orrmi.w	r3, r3, #32
 800e11a:	6023      	strmi	r3, [r4, #0]
 800e11c:	b11d      	cbz	r5, 800e126 <_printf_i+0x19e>
 800e11e:	2310      	movs	r3, #16
 800e120:	e7ac      	b.n	800e07c <_printf_i+0xf4>
 800e122:	4827      	ldr	r0, [pc, #156]	@ (800e1c0 <_printf_i+0x238>)
 800e124:	e7e9      	b.n	800e0fa <_printf_i+0x172>
 800e126:	6823      	ldr	r3, [r4, #0]
 800e128:	f023 0320 	bic.w	r3, r3, #32
 800e12c:	6023      	str	r3, [r4, #0]
 800e12e:	e7f6      	b.n	800e11e <_printf_i+0x196>
 800e130:	4616      	mov	r6, r2
 800e132:	e7bd      	b.n	800e0b0 <_printf_i+0x128>
 800e134:	6833      	ldr	r3, [r6, #0]
 800e136:	6825      	ldr	r5, [r4, #0]
 800e138:	6961      	ldr	r1, [r4, #20]
 800e13a:	1d18      	adds	r0, r3, #4
 800e13c:	6030      	str	r0, [r6, #0]
 800e13e:	062e      	lsls	r6, r5, #24
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	d501      	bpl.n	800e148 <_printf_i+0x1c0>
 800e144:	6019      	str	r1, [r3, #0]
 800e146:	e002      	b.n	800e14e <_printf_i+0x1c6>
 800e148:	0668      	lsls	r0, r5, #25
 800e14a:	d5fb      	bpl.n	800e144 <_printf_i+0x1bc>
 800e14c:	8019      	strh	r1, [r3, #0]
 800e14e:	2300      	movs	r3, #0
 800e150:	6123      	str	r3, [r4, #16]
 800e152:	4616      	mov	r6, r2
 800e154:	e7bc      	b.n	800e0d0 <_printf_i+0x148>
 800e156:	6833      	ldr	r3, [r6, #0]
 800e158:	1d1a      	adds	r2, r3, #4
 800e15a:	6032      	str	r2, [r6, #0]
 800e15c:	681e      	ldr	r6, [r3, #0]
 800e15e:	6862      	ldr	r2, [r4, #4]
 800e160:	2100      	movs	r1, #0
 800e162:	4630      	mov	r0, r6
 800e164:	f7f2 f834 	bl	80001d0 <memchr>
 800e168:	b108      	cbz	r0, 800e16e <_printf_i+0x1e6>
 800e16a:	1b80      	subs	r0, r0, r6
 800e16c:	6060      	str	r0, [r4, #4]
 800e16e:	6863      	ldr	r3, [r4, #4]
 800e170:	6123      	str	r3, [r4, #16]
 800e172:	2300      	movs	r3, #0
 800e174:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e178:	e7aa      	b.n	800e0d0 <_printf_i+0x148>
 800e17a:	6923      	ldr	r3, [r4, #16]
 800e17c:	4632      	mov	r2, r6
 800e17e:	4649      	mov	r1, r9
 800e180:	4640      	mov	r0, r8
 800e182:	47d0      	blx	sl
 800e184:	3001      	adds	r0, #1
 800e186:	d0ad      	beq.n	800e0e4 <_printf_i+0x15c>
 800e188:	6823      	ldr	r3, [r4, #0]
 800e18a:	079b      	lsls	r3, r3, #30
 800e18c:	d413      	bmi.n	800e1b6 <_printf_i+0x22e>
 800e18e:	68e0      	ldr	r0, [r4, #12]
 800e190:	9b03      	ldr	r3, [sp, #12]
 800e192:	4298      	cmp	r0, r3
 800e194:	bfb8      	it	lt
 800e196:	4618      	movlt	r0, r3
 800e198:	e7a6      	b.n	800e0e8 <_printf_i+0x160>
 800e19a:	2301      	movs	r3, #1
 800e19c:	4632      	mov	r2, r6
 800e19e:	4649      	mov	r1, r9
 800e1a0:	4640      	mov	r0, r8
 800e1a2:	47d0      	blx	sl
 800e1a4:	3001      	adds	r0, #1
 800e1a6:	d09d      	beq.n	800e0e4 <_printf_i+0x15c>
 800e1a8:	3501      	adds	r5, #1
 800e1aa:	68e3      	ldr	r3, [r4, #12]
 800e1ac:	9903      	ldr	r1, [sp, #12]
 800e1ae:	1a5b      	subs	r3, r3, r1
 800e1b0:	42ab      	cmp	r3, r5
 800e1b2:	dcf2      	bgt.n	800e19a <_printf_i+0x212>
 800e1b4:	e7eb      	b.n	800e18e <_printf_i+0x206>
 800e1b6:	2500      	movs	r5, #0
 800e1b8:	f104 0619 	add.w	r6, r4, #25
 800e1bc:	e7f5      	b.n	800e1aa <_printf_i+0x222>
 800e1be:	bf00      	nop
 800e1c0:	08010832 	.word	0x08010832
 800e1c4:	08010843 	.word	0x08010843

0800e1c8 <std>:
 800e1c8:	2300      	movs	r3, #0
 800e1ca:	b510      	push	{r4, lr}
 800e1cc:	4604      	mov	r4, r0
 800e1ce:	e9c0 3300 	strd	r3, r3, [r0]
 800e1d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e1d6:	6083      	str	r3, [r0, #8]
 800e1d8:	8181      	strh	r1, [r0, #12]
 800e1da:	6643      	str	r3, [r0, #100]	@ 0x64
 800e1dc:	81c2      	strh	r2, [r0, #14]
 800e1de:	6183      	str	r3, [r0, #24]
 800e1e0:	4619      	mov	r1, r3
 800e1e2:	2208      	movs	r2, #8
 800e1e4:	305c      	adds	r0, #92	@ 0x5c
 800e1e6:	f000 f8d1 	bl	800e38c <memset>
 800e1ea:	4b0d      	ldr	r3, [pc, #52]	@ (800e220 <std+0x58>)
 800e1ec:	6263      	str	r3, [r4, #36]	@ 0x24
 800e1ee:	4b0d      	ldr	r3, [pc, #52]	@ (800e224 <std+0x5c>)
 800e1f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e1f2:	4b0d      	ldr	r3, [pc, #52]	@ (800e228 <std+0x60>)
 800e1f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e1f6:	4b0d      	ldr	r3, [pc, #52]	@ (800e22c <std+0x64>)
 800e1f8:	6323      	str	r3, [r4, #48]	@ 0x30
 800e1fa:	4b0d      	ldr	r3, [pc, #52]	@ (800e230 <std+0x68>)
 800e1fc:	6224      	str	r4, [r4, #32]
 800e1fe:	429c      	cmp	r4, r3
 800e200:	d006      	beq.n	800e210 <std+0x48>
 800e202:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e206:	4294      	cmp	r4, r2
 800e208:	d002      	beq.n	800e210 <std+0x48>
 800e20a:	33d0      	adds	r3, #208	@ 0xd0
 800e20c:	429c      	cmp	r4, r3
 800e20e:	d105      	bne.n	800e21c <std+0x54>
 800e210:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e218:	f000 b944 	b.w	800e4a4 <__retarget_lock_init_recursive>
 800e21c:	bd10      	pop	{r4, pc}
 800e21e:	bf00      	nop
 800e220:	0800fe6d 	.word	0x0800fe6d
 800e224:	0800fe8f 	.word	0x0800fe8f
 800e228:	0800fec7 	.word	0x0800fec7
 800e22c:	0800feeb 	.word	0x0800feeb
 800e230:	200056f8 	.word	0x200056f8

0800e234 <stdio_exit_handler>:
 800e234:	4a02      	ldr	r2, [pc, #8]	@ (800e240 <stdio_exit_handler+0xc>)
 800e236:	4903      	ldr	r1, [pc, #12]	@ (800e244 <stdio_exit_handler+0x10>)
 800e238:	4803      	ldr	r0, [pc, #12]	@ (800e248 <stdio_exit_handler+0x14>)
 800e23a:	f000 b869 	b.w	800e310 <_fwalk_sglue>
 800e23e:	bf00      	nop
 800e240:	20000088 	.word	0x20000088
 800e244:	0800f701 	.word	0x0800f701
 800e248:	20000098 	.word	0x20000098

0800e24c <cleanup_stdio>:
 800e24c:	6841      	ldr	r1, [r0, #4]
 800e24e:	4b0c      	ldr	r3, [pc, #48]	@ (800e280 <cleanup_stdio+0x34>)
 800e250:	4299      	cmp	r1, r3
 800e252:	b510      	push	{r4, lr}
 800e254:	4604      	mov	r4, r0
 800e256:	d001      	beq.n	800e25c <cleanup_stdio+0x10>
 800e258:	f001 fa52 	bl	800f700 <_fflush_r>
 800e25c:	68a1      	ldr	r1, [r4, #8]
 800e25e:	4b09      	ldr	r3, [pc, #36]	@ (800e284 <cleanup_stdio+0x38>)
 800e260:	4299      	cmp	r1, r3
 800e262:	d002      	beq.n	800e26a <cleanup_stdio+0x1e>
 800e264:	4620      	mov	r0, r4
 800e266:	f001 fa4b 	bl	800f700 <_fflush_r>
 800e26a:	68e1      	ldr	r1, [r4, #12]
 800e26c:	4b06      	ldr	r3, [pc, #24]	@ (800e288 <cleanup_stdio+0x3c>)
 800e26e:	4299      	cmp	r1, r3
 800e270:	d004      	beq.n	800e27c <cleanup_stdio+0x30>
 800e272:	4620      	mov	r0, r4
 800e274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e278:	f001 ba42 	b.w	800f700 <_fflush_r>
 800e27c:	bd10      	pop	{r4, pc}
 800e27e:	bf00      	nop
 800e280:	200056f8 	.word	0x200056f8
 800e284:	20005760 	.word	0x20005760
 800e288:	200057c8 	.word	0x200057c8

0800e28c <global_stdio_init.part.0>:
 800e28c:	b510      	push	{r4, lr}
 800e28e:	4b0b      	ldr	r3, [pc, #44]	@ (800e2bc <global_stdio_init.part.0+0x30>)
 800e290:	4c0b      	ldr	r4, [pc, #44]	@ (800e2c0 <global_stdio_init.part.0+0x34>)
 800e292:	4a0c      	ldr	r2, [pc, #48]	@ (800e2c4 <global_stdio_init.part.0+0x38>)
 800e294:	601a      	str	r2, [r3, #0]
 800e296:	4620      	mov	r0, r4
 800e298:	2200      	movs	r2, #0
 800e29a:	2104      	movs	r1, #4
 800e29c:	f7ff ff94 	bl	800e1c8 <std>
 800e2a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e2a4:	2201      	movs	r2, #1
 800e2a6:	2109      	movs	r1, #9
 800e2a8:	f7ff ff8e 	bl	800e1c8 <std>
 800e2ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e2b0:	2202      	movs	r2, #2
 800e2b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e2b6:	2112      	movs	r1, #18
 800e2b8:	f7ff bf86 	b.w	800e1c8 <std>
 800e2bc:	20005830 	.word	0x20005830
 800e2c0:	200056f8 	.word	0x200056f8
 800e2c4:	0800e235 	.word	0x0800e235

0800e2c8 <__sfp_lock_acquire>:
 800e2c8:	4801      	ldr	r0, [pc, #4]	@ (800e2d0 <__sfp_lock_acquire+0x8>)
 800e2ca:	f000 b8ec 	b.w	800e4a6 <__retarget_lock_acquire_recursive>
 800e2ce:	bf00      	nop
 800e2d0:	20005839 	.word	0x20005839

0800e2d4 <__sfp_lock_release>:
 800e2d4:	4801      	ldr	r0, [pc, #4]	@ (800e2dc <__sfp_lock_release+0x8>)
 800e2d6:	f000 b8e7 	b.w	800e4a8 <__retarget_lock_release_recursive>
 800e2da:	bf00      	nop
 800e2dc:	20005839 	.word	0x20005839

0800e2e0 <__sinit>:
 800e2e0:	b510      	push	{r4, lr}
 800e2e2:	4604      	mov	r4, r0
 800e2e4:	f7ff fff0 	bl	800e2c8 <__sfp_lock_acquire>
 800e2e8:	6a23      	ldr	r3, [r4, #32]
 800e2ea:	b11b      	cbz	r3, 800e2f4 <__sinit+0x14>
 800e2ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e2f0:	f7ff bff0 	b.w	800e2d4 <__sfp_lock_release>
 800e2f4:	4b04      	ldr	r3, [pc, #16]	@ (800e308 <__sinit+0x28>)
 800e2f6:	6223      	str	r3, [r4, #32]
 800e2f8:	4b04      	ldr	r3, [pc, #16]	@ (800e30c <__sinit+0x2c>)
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d1f5      	bne.n	800e2ec <__sinit+0xc>
 800e300:	f7ff ffc4 	bl	800e28c <global_stdio_init.part.0>
 800e304:	e7f2      	b.n	800e2ec <__sinit+0xc>
 800e306:	bf00      	nop
 800e308:	0800e24d 	.word	0x0800e24d
 800e30c:	20005830 	.word	0x20005830

0800e310 <_fwalk_sglue>:
 800e310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e314:	4607      	mov	r7, r0
 800e316:	4688      	mov	r8, r1
 800e318:	4614      	mov	r4, r2
 800e31a:	2600      	movs	r6, #0
 800e31c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e320:	f1b9 0901 	subs.w	r9, r9, #1
 800e324:	d505      	bpl.n	800e332 <_fwalk_sglue+0x22>
 800e326:	6824      	ldr	r4, [r4, #0]
 800e328:	2c00      	cmp	r4, #0
 800e32a:	d1f7      	bne.n	800e31c <_fwalk_sglue+0xc>
 800e32c:	4630      	mov	r0, r6
 800e32e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e332:	89ab      	ldrh	r3, [r5, #12]
 800e334:	2b01      	cmp	r3, #1
 800e336:	d907      	bls.n	800e348 <_fwalk_sglue+0x38>
 800e338:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e33c:	3301      	adds	r3, #1
 800e33e:	d003      	beq.n	800e348 <_fwalk_sglue+0x38>
 800e340:	4629      	mov	r1, r5
 800e342:	4638      	mov	r0, r7
 800e344:	47c0      	blx	r8
 800e346:	4306      	orrs	r6, r0
 800e348:	3568      	adds	r5, #104	@ 0x68
 800e34a:	e7e9      	b.n	800e320 <_fwalk_sglue+0x10>

0800e34c <_vsiprintf_r>:
 800e34c:	b500      	push	{lr}
 800e34e:	b09b      	sub	sp, #108	@ 0x6c
 800e350:	9100      	str	r1, [sp, #0]
 800e352:	9104      	str	r1, [sp, #16]
 800e354:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e358:	9105      	str	r1, [sp, #20]
 800e35a:	9102      	str	r1, [sp, #8]
 800e35c:	4905      	ldr	r1, [pc, #20]	@ (800e374 <_vsiprintf_r+0x28>)
 800e35e:	9103      	str	r1, [sp, #12]
 800e360:	4669      	mov	r1, sp
 800e362:	f000 ffa3 	bl	800f2ac <_svfiprintf_r>
 800e366:	9b00      	ldr	r3, [sp, #0]
 800e368:	2200      	movs	r2, #0
 800e36a:	701a      	strb	r2, [r3, #0]
 800e36c:	b01b      	add	sp, #108	@ 0x6c
 800e36e:	f85d fb04 	ldr.w	pc, [sp], #4
 800e372:	bf00      	nop
 800e374:	ffff0208 	.word	0xffff0208

0800e378 <vsiprintf>:
 800e378:	4613      	mov	r3, r2
 800e37a:	460a      	mov	r2, r1
 800e37c:	4601      	mov	r1, r0
 800e37e:	4802      	ldr	r0, [pc, #8]	@ (800e388 <vsiprintf+0x10>)
 800e380:	6800      	ldr	r0, [r0, #0]
 800e382:	f7ff bfe3 	b.w	800e34c <_vsiprintf_r>
 800e386:	bf00      	nop
 800e388:	20000094 	.word	0x20000094

0800e38c <memset>:
 800e38c:	4402      	add	r2, r0
 800e38e:	4603      	mov	r3, r0
 800e390:	4293      	cmp	r3, r2
 800e392:	d100      	bne.n	800e396 <memset+0xa>
 800e394:	4770      	bx	lr
 800e396:	f803 1b01 	strb.w	r1, [r3], #1
 800e39a:	e7f9      	b.n	800e390 <memset+0x4>

0800e39c <_localeconv_r>:
 800e39c:	4800      	ldr	r0, [pc, #0]	@ (800e3a0 <_localeconv_r+0x4>)
 800e39e:	4770      	bx	lr
 800e3a0:	200001d4 	.word	0x200001d4

0800e3a4 <_reclaim_reent>:
 800e3a4:	4b29      	ldr	r3, [pc, #164]	@ (800e44c <_reclaim_reent+0xa8>)
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	4283      	cmp	r3, r0
 800e3aa:	b570      	push	{r4, r5, r6, lr}
 800e3ac:	4604      	mov	r4, r0
 800e3ae:	d04b      	beq.n	800e448 <_reclaim_reent+0xa4>
 800e3b0:	69c3      	ldr	r3, [r0, #28]
 800e3b2:	b1ab      	cbz	r3, 800e3e0 <_reclaim_reent+0x3c>
 800e3b4:	68db      	ldr	r3, [r3, #12]
 800e3b6:	b16b      	cbz	r3, 800e3d4 <_reclaim_reent+0x30>
 800e3b8:	2500      	movs	r5, #0
 800e3ba:	69e3      	ldr	r3, [r4, #28]
 800e3bc:	68db      	ldr	r3, [r3, #12]
 800e3be:	5959      	ldr	r1, [r3, r5]
 800e3c0:	2900      	cmp	r1, #0
 800e3c2:	d13b      	bne.n	800e43c <_reclaim_reent+0x98>
 800e3c4:	3504      	adds	r5, #4
 800e3c6:	2d80      	cmp	r5, #128	@ 0x80
 800e3c8:	d1f7      	bne.n	800e3ba <_reclaim_reent+0x16>
 800e3ca:	69e3      	ldr	r3, [r4, #28]
 800e3cc:	4620      	mov	r0, r4
 800e3ce:	68d9      	ldr	r1, [r3, #12]
 800e3d0:	f000 fec6 	bl	800f160 <_free_r>
 800e3d4:	69e3      	ldr	r3, [r4, #28]
 800e3d6:	6819      	ldr	r1, [r3, #0]
 800e3d8:	b111      	cbz	r1, 800e3e0 <_reclaim_reent+0x3c>
 800e3da:	4620      	mov	r0, r4
 800e3dc:	f000 fec0 	bl	800f160 <_free_r>
 800e3e0:	6961      	ldr	r1, [r4, #20]
 800e3e2:	b111      	cbz	r1, 800e3ea <_reclaim_reent+0x46>
 800e3e4:	4620      	mov	r0, r4
 800e3e6:	f000 febb 	bl	800f160 <_free_r>
 800e3ea:	69e1      	ldr	r1, [r4, #28]
 800e3ec:	b111      	cbz	r1, 800e3f4 <_reclaim_reent+0x50>
 800e3ee:	4620      	mov	r0, r4
 800e3f0:	f000 feb6 	bl	800f160 <_free_r>
 800e3f4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e3f6:	b111      	cbz	r1, 800e3fe <_reclaim_reent+0x5a>
 800e3f8:	4620      	mov	r0, r4
 800e3fa:	f000 feb1 	bl	800f160 <_free_r>
 800e3fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e400:	b111      	cbz	r1, 800e408 <_reclaim_reent+0x64>
 800e402:	4620      	mov	r0, r4
 800e404:	f000 feac 	bl	800f160 <_free_r>
 800e408:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e40a:	b111      	cbz	r1, 800e412 <_reclaim_reent+0x6e>
 800e40c:	4620      	mov	r0, r4
 800e40e:	f000 fea7 	bl	800f160 <_free_r>
 800e412:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e414:	b111      	cbz	r1, 800e41c <_reclaim_reent+0x78>
 800e416:	4620      	mov	r0, r4
 800e418:	f000 fea2 	bl	800f160 <_free_r>
 800e41c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e41e:	b111      	cbz	r1, 800e426 <_reclaim_reent+0x82>
 800e420:	4620      	mov	r0, r4
 800e422:	f000 fe9d 	bl	800f160 <_free_r>
 800e426:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e428:	b111      	cbz	r1, 800e430 <_reclaim_reent+0x8c>
 800e42a:	4620      	mov	r0, r4
 800e42c:	f000 fe98 	bl	800f160 <_free_r>
 800e430:	6a23      	ldr	r3, [r4, #32]
 800e432:	b14b      	cbz	r3, 800e448 <_reclaim_reent+0xa4>
 800e434:	4620      	mov	r0, r4
 800e436:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e43a:	4718      	bx	r3
 800e43c:	680e      	ldr	r6, [r1, #0]
 800e43e:	4620      	mov	r0, r4
 800e440:	f000 fe8e 	bl	800f160 <_free_r>
 800e444:	4631      	mov	r1, r6
 800e446:	e7bb      	b.n	800e3c0 <_reclaim_reent+0x1c>
 800e448:	bd70      	pop	{r4, r5, r6, pc}
 800e44a:	bf00      	nop
 800e44c:	20000094 	.word	0x20000094

0800e450 <__errno>:
 800e450:	4b01      	ldr	r3, [pc, #4]	@ (800e458 <__errno+0x8>)
 800e452:	6818      	ldr	r0, [r3, #0]
 800e454:	4770      	bx	lr
 800e456:	bf00      	nop
 800e458:	20000094 	.word	0x20000094

0800e45c <__libc_init_array>:
 800e45c:	b570      	push	{r4, r5, r6, lr}
 800e45e:	4d0d      	ldr	r5, [pc, #52]	@ (800e494 <__libc_init_array+0x38>)
 800e460:	4c0d      	ldr	r4, [pc, #52]	@ (800e498 <__libc_init_array+0x3c>)
 800e462:	1b64      	subs	r4, r4, r5
 800e464:	10a4      	asrs	r4, r4, #2
 800e466:	2600      	movs	r6, #0
 800e468:	42a6      	cmp	r6, r4
 800e46a:	d109      	bne.n	800e480 <__libc_init_array+0x24>
 800e46c:	4d0b      	ldr	r5, [pc, #44]	@ (800e49c <__libc_init_array+0x40>)
 800e46e:	4c0c      	ldr	r4, [pc, #48]	@ (800e4a0 <__libc_init_array+0x44>)
 800e470:	f002 f8ee 	bl	8010650 <_init>
 800e474:	1b64      	subs	r4, r4, r5
 800e476:	10a4      	asrs	r4, r4, #2
 800e478:	2600      	movs	r6, #0
 800e47a:	42a6      	cmp	r6, r4
 800e47c:	d105      	bne.n	800e48a <__libc_init_array+0x2e>
 800e47e:	bd70      	pop	{r4, r5, r6, pc}
 800e480:	f855 3b04 	ldr.w	r3, [r5], #4
 800e484:	4798      	blx	r3
 800e486:	3601      	adds	r6, #1
 800e488:	e7ee      	b.n	800e468 <__libc_init_array+0xc>
 800e48a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e48e:	4798      	blx	r3
 800e490:	3601      	adds	r6, #1
 800e492:	e7f2      	b.n	800e47a <__libc_init_array+0x1e>
 800e494:	08010b98 	.word	0x08010b98
 800e498:	08010b98 	.word	0x08010b98
 800e49c:	08010b98 	.word	0x08010b98
 800e4a0:	08010b9c 	.word	0x08010b9c

0800e4a4 <__retarget_lock_init_recursive>:
 800e4a4:	4770      	bx	lr

0800e4a6 <__retarget_lock_acquire_recursive>:
 800e4a6:	4770      	bx	lr

0800e4a8 <__retarget_lock_release_recursive>:
 800e4a8:	4770      	bx	lr

0800e4aa <memcpy>:
 800e4aa:	440a      	add	r2, r1
 800e4ac:	4291      	cmp	r1, r2
 800e4ae:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800e4b2:	d100      	bne.n	800e4b6 <memcpy+0xc>
 800e4b4:	4770      	bx	lr
 800e4b6:	b510      	push	{r4, lr}
 800e4b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e4bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e4c0:	4291      	cmp	r1, r2
 800e4c2:	d1f9      	bne.n	800e4b8 <memcpy+0xe>
 800e4c4:	bd10      	pop	{r4, pc}

0800e4c6 <quorem>:
 800e4c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4ca:	6903      	ldr	r3, [r0, #16]
 800e4cc:	690c      	ldr	r4, [r1, #16]
 800e4ce:	42a3      	cmp	r3, r4
 800e4d0:	4607      	mov	r7, r0
 800e4d2:	db7e      	blt.n	800e5d2 <quorem+0x10c>
 800e4d4:	3c01      	subs	r4, #1
 800e4d6:	f101 0814 	add.w	r8, r1, #20
 800e4da:	00a3      	lsls	r3, r4, #2
 800e4dc:	f100 0514 	add.w	r5, r0, #20
 800e4e0:	9300      	str	r3, [sp, #0]
 800e4e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e4e6:	9301      	str	r3, [sp, #4]
 800e4e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e4ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e4f0:	3301      	adds	r3, #1
 800e4f2:	429a      	cmp	r2, r3
 800e4f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e4f8:	fbb2 f6f3 	udiv	r6, r2, r3
 800e4fc:	d32e      	bcc.n	800e55c <quorem+0x96>
 800e4fe:	f04f 0a00 	mov.w	sl, #0
 800e502:	46c4      	mov	ip, r8
 800e504:	46ae      	mov	lr, r5
 800e506:	46d3      	mov	fp, sl
 800e508:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e50c:	b298      	uxth	r0, r3
 800e50e:	fb06 a000 	mla	r0, r6, r0, sl
 800e512:	0c02      	lsrs	r2, r0, #16
 800e514:	0c1b      	lsrs	r3, r3, #16
 800e516:	fb06 2303 	mla	r3, r6, r3, r2
 800e51a:	f8de 2000 	ldr.w	r2, [lr]
 800e51e:	b280      	uxth	r0, r0
 800e520:	b292      	uxth	r2, r2
 800e522:	1a12      	subs	r2, r2, r0
 800e524:	445a      	add	r2, fp
 800e526:	f8de 0000 	ldr.w	r0, [lr]
 800e52a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e52e:	b29b      	uxth	r3, r3
 800e530:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e534:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e538:	b292      	uxth	r2, r2
 800e53a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e53e:	45e1      	cmp	r9, ip
 800e540:	f84e 2b04 	str.w	r2, [lr], #4
 800e544:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e548:	d2de      	bcs.n	800e508 <quorem+0x42>
 800e54a:	9b00      	ldr	r3, [sp, #0]
 800e54c:	58eb      	ldr	r3, [r5, r3]
 800e54e:	b92b      	cbnz	r3, 800e55c <quorem+0x96>
 800e550:	9b01      	ldr	r3, [sp, #4]
 800e552:	3b04      	subs	r3, #4
 800e554:	429d      	cmp	r5, r3
 800e556:	461a      	mov	r2, r3
 800e558:	d32f      	bcc.n	800e5ba <quorem+0xf4>
 800e55a:	613c      	str	r4, [r7, #16]
 800e55c:	4638      	mov	r0, r7
 800e55e:	f001 fb7d 	bl	800fc5c <__mcmp>
 800e562:	2800      	cmp	r0, #0
 800e564:	db25      	blt.n	800e5b2 <quorem+0xec>
 800e566:	4629      	mov	r1, r5
 800e568:	2000      	movs	r0, #0
 800e56a:	f858 2b04 	ldr.w	r2, [r8], #4
 800e56e:	f8d1 c000 	ldr.w	ip, [r1]
 800e572:	fa1f fe82 	uxth.w	lr, r2
 800e576:	fa1f f38c 	uxth.w	r3, ip
 800e57a:	eba3 030e 	sub.w	r3, r3, lr
 800e57e:	4403      	add	r3, r0
 800e580:	0c12      	lsrs	r2, r2, #16
 800e582:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e586:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e58a:	b29b      	uxth	r3, r3
 800e58c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e590:	45c1      	cmp	r9, r8
 800e592:	f841 3b04 	str.w	r3, [r1], #4
 800e596:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e59a:	d2e6      	bcs.n	800e56a <quorem+0xa4>
 800e59c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e5a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e5a4:	b922      	cbnz	r2, 800e5b0 <quorem+0xea>
 800e5a6:	3b04      	subs	r3, #4
 800e5a8:	429d      	cmp	r5, r3
 800e5aa:	461a      	mov	r2, r3
 800e5ac:	d30b      	bcc.n	800e5c6 <quorem+0x100>
 800e5ae:	613c      	str	r4, [r7, #16]
 800e5b0:	3601      	adds	r6, #1
 800e5b2:	4630      	mov	r0, r6
 800e5b4:	b003      	add	sp, #12
 800e5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ba:	6812      	ldr	r2, [r2, #0]
 800e5bc:	3b04      	subs	r3, #4
 800e5be:	2a00      	cmp	r2, #0
 800e5c0:	d1cb      	bne.n	800e55a <quorem+0x94>
 800e5c2:	3c01      	subs	r4, #1
 800e5c4:	e7c6      	b.n	800e554 <quorem+0x8e>
 800e5c6:	6812      	ldr	r2, [r2, #0]
 800e5c8:	3b04      	subs	r3, #4
 800e5ca:	2a00      	cmp	r2, #0
 800e5cc:	d1ef      	bne.n	800e5ae <quorem+0xe8>
 800e5ce:	3c01      	subs	r4, #1
 800e5d0:	e7ea      	b.n	800e5a8 <quorem+0xe2>
 800e5d2:	2000      	movs	r0, #0
 800e5d4:	e7ee      	b.n	800e5b4 <quorem+0xee>
	...

0800e5d8 <_dtoa_r>:
 800e5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5dc:	69c7      	ldr	r7, [r0, #28]
 800e5de:	b099      	sub	sp, #100	@ 0x64
 800e5e0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e5e4:	ec55 4b10 	vmov	r4, r5, d0
 800e5e8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800e5ea:	9109      	str	r1, [sp, #36]	@ 0x24
 800e5ec:	4683      	mov	fp, r0
 800e5ee:	920e      	str	r2, [sp, #56]	@ 0x38
 800e5f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e5f2:	b97f      	cbnz	r7, 800e614 <_dtoa_r+0x3c>
 800e5f4:	2010      	movs	r0, #16
 800e5f6:	f000 ff55 	bl	800f4a4 <malloc>
 800e5fa:	4602      	mov	r2, r0
 800e5fc:	f8cb 001c 	str.w	r0, [fp, #28]
 800e600:	b920      	cbnz	r0, 800e60c <_dtoa_r+0x34>
 800e602:	4ba7      	ldr	r3, [pc, #668]	@ (800e8a0 <_dtoa_r+0x2c8>)
 800e604:	21ef      	movs	r1, #239	@ 0xef
 800e606:	48a7      	ldr	r0, [pc, #668]	@ (800e8a4 <_dtoa_r+0x2cc>)
 800e608:	f001 fd12 	bl	8010030 <__assert_func>
 800e60c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e610:	6007      	str	r7, [r0, #0]
 800e612:	60c7      	str	r7, [r0, #12]
 800e614:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e618:	6819      	ldr	r1, [r3, #0]
 800e61a:	b159      	cbz	r1, 800e634 <_dtoa_r+0x5c>
 800e61c:	685a      	ldr	r2, [r3, #4]
 800e61e:	604a      	str	r2, [r1, #4]
 800e620:	2301      	movs	r3, #1
 800e622:	4093      	lsls	r3, r2
 800e624:	608b      	str	r3, [r1, #8]
 800e626:	4658      	mov	r0, fp
 800e628:	f001 f8de 	bl	800f7e8 <_Bfree>
 800e62c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e630:	2200      	movs	r2, #0
 800e632:	601a      	str	r2, [r3, #0]
 800e634:	1e2b      	subs	r3, r5, #0
 800e636:	bfb9      	ittee	lt
 800e638:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e63c:	9303      	strlt	r3, [sp, #12]
 800e63e:	2300      	movge	r3, #0
 800e640:	6033      	strge	r3, [r6, #0]
 800e642:	9f03      	ldr	r7, [sp, #12]
 800e644:	4b98      	ldr	r3, [pc, #608]	@ (800e8a8 <_dtoa_r+0x2d0>)
 800e646:	bfbc      	itt	lt
 800e648:	2201      	movlt	r2, #1
 800e64a:	6032      	strlt	r2, [r6, #0]
 800e64c:	43bb      	bics	r3, r7
 800e64e:	d112      	bne.n	800e676 <_dtoa_r+0x9e>
 800e650:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e652:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e656:	6013      	str	r3, [r2, #0]
 800e658:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e65c:	4323      	orrs	r3, r4
 800e65e:	f000 854d 	beq.w	800f0fc <_dtoa_r+0xb24>
 800e662:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e664:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e8bc <_dtoa_r+0x2e4>
 800e668:	2b00      	cmp	r3, #0
 800e66a:	f000 854f 	beq.w	800f10c <_dtoa_r+0xb34>
 800e66e:	f10a 0303 	add.w	r3, sl, #3
 800e672:	f000 bd49 	b.w	800f108 <_dtoa_r+0xb30>
 800e676:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e67a:	2200      	movs	r2, #0
 800e67c:	ec51 0b17 	vmov	r0, r1, d7
 800e680:	2300      	movs	r3, #0
 800e682:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800e686:	f7f2 fa1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800e68a:	4680      	mov	r8, r0
 800e68c:	b158      	cbz	r0, 800e6a6 <_dtoa_r+0xce>
 800e68e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e690:	2301      	movs	r3, #1
 800e692:	6013      	str	r3, [r2, #0]
 800e694:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e696:	b113      	cbz	r3, 800e69e <_dtoa_r+0xc6>
 800e698:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e69a:	4b84      	ldr	r3, [pc, #528]	@ (800e8ac <_dtoa_r+0x2d4>)
 800e69c:	6013      	str	r3, [r2, #0]
 800e69e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800e8c0 <_dtoa_r+0x2e8>
 800e6a2:	f000 bd33 	b.w	800f10c <_dtoa_r+0xb34>
 800e6a6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e6aa:	aa16      	add	r2, sp, #88	@ 0x58
 800e6ac:	a917      	add	r1, sp, #92	@ 0x5c
 800e6ae:	4658      	mov	r0, fp
 800e6b0:	f001 fb84 	bl	800fdbc <__d2b>
 800e6b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e6b8:	4681      	mov	r9, r0
 800e6ba:	2e00      	cmp	r6, #0
 800e6bc:	d077      	beq.n	800e7ae <_dtoa_r+0x1d6>
 800e6be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e6c0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800e6c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e6c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e6cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e6d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e6d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e6d8:	4619      	mov	r1, r3
 800e6da:	2200      	movs	r2, #0
 800e6dc:	4b74      	ldr	r3, [pc, #464]	@ (800e8b0 <_dtoa_r+0x2d8>)
 800e6de:	f7f1 fdd3 	bl	8000288 <__aeabi_dsub>
 800e6e2:	a369      	add	r3, pc, #420	@ (adr r3, 800e888 <_dtoa_r+0x2b0>)
 800e6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6e8:	f7f1 ff86 	bl	80005f8 <__aeabi_dmul>
 800e6ec:	a368      	add	r3, pc, #416	@ (adr r3, 800e890 <_dtoa_r+0x2b8>)
 800e6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6f2:	f7f1 fdcb 	bl	800028c <__adddf3>
 800e6f6:	4604      	mov	r4, r0
 800e6f8:	4630      	mov	r0, r6
 800e6fa:	460d      	mov	r5, r1
 800e6fc:	f7f1 ff12 	bl	8000524 <__aeabi_i2d>
 800e700:	a365      	add	r3, pc, #404	@ (adr r3, 800e898 <_dtoa_r+0x2c0>)
 800e702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e706:	f7f1 ff77 	bl	80005f8 <__aeabi_dmul>
 800e70a:	4602      	mov	r2, r0
 800e70c:	460b      	mov	r3, r1
 800e70e:	4620      	mov	r0, r4
 800e710:	4629      	mov	r1, r5
 800e712:	f7f1 fdbb 	bl	800028c <__adddf3>
 800e716:	4604      	mov	r4, r0
 800e718:	460d      	mov	r5, r1
 800e71a:	f7f2 fa1d 	bl	8000b58 <__aeabi_d2iz>
 800e71e:	2200      	movs	r2, #0
 800e720:	4607      	mov	r7, r0
 800e722:	2300      	movs	r3, #0
 800e724:	4620      	mov	r0, r4
 800e726:	4629      	mov	r1, r5
 800e728:	f7f2 f9d8 	bl	8000adc <__aeabi_dcmplt>
 800e72c:	b140      	cbz	r0, 800e740 <_dtoa_r+0x168>
 800e72e:	4638      	mov	r0, r7
 800e730:	f7f1 fef8 	bl	8000524 <__aeabi_i2d>
 800e734:	4622      	mov	r2, r4
 800e736:	462b      	mov	r3, r5
 800e738:	f7f2 f9c6 	bl	8000ac8 <__aeabi_dcmpeq>
 800e73c:	b900      	cbnz	r0, 800e740 <_dtoa_r+0x168>
 800e73e:	3f01      	subs	r7, #1
 800e740:	2f16      	cmp	r7, #22
 800e742:	d851      	bhi.n	800e7e8 <_dtoa_r+0x210>
 800e744:	4b5b      	ldr	r3, [pc, #364]	@ (800e8b4 <_dtoa_r+0x2dc>)
 800e746:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e74e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e752:	f7f2 f9c3 	bl	8000adc <__aeabi_dcmplt>
 800e756:	2800      	cmp	r0, #0
 800e758:	d048      	beq.n	800e7ec <_dtoa_r+0x214>
 800e75a:	3f01      	subs	r7, #1
 800e75c:	2300      	movs	r3, #0
 800e75e:	9312      	str	r3, [sp, #72]	@ 0x48
 800e760:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e762:	1b9b      	subs	r3, r3, r6
 800e764:	1e5a      	subs	r2, r3, #1
 800e766:	bf44      	itt	mi
 800e768:	f1c3 0801 	rsbmi	r8, r3, #1
 800e76c:	2300      	movmi	r3, #0
 800e76e:	9208      	str	r2, [sp, #32]
 800e770:	bf54      	ite	pl
 800e772:	f04f 0800 	movpl.w	r8, #0
 800e776:	9308      	strmi	r3, [sp, #32]
 800e778:	2f00      	cmp	r7, #0
 800e77a:	db39      	blt.n	800e7f0 <_dtoa_r+0x218>
 800e77c:	9b08      	ldr	r3, [sp, #32]
 800e77e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800e780:	443b      	add	r3, r7
 800e782:	9308      	str	r3, [sp, #32]
 800e784:	2300      	movs	r3, #0
 800e786:	930a      	str	r3, [sp, #40]	@ 0x28
 800e788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e78a:	2b09      	cmp	r3, #9
 800e78c:	d864      	bhi.n	800e858 <_dtoa_r+0x280>
 800e78e:	2b05      	cmp	r3, #5
 800e790:	bfc4      	itt	gt
 800e792:	3b04      	subgt	r3, #4
 800e794:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800e796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e798:	f1a3 0302 	sub.w	r3, r3, #2
 800e79c:	bfcc      	ite	gt
 800e79e:	2400      	movgt	r4, #0
 800e7a0:	2401      	movle	r4, #1
 800e7a2:	2b03      	cmp	r3, #3
 800e7a4:	d863      	bhi.n	800e86e <_dtoa_r+0x296>
 800e7a6:	e8df f003 	tbb	[pc, r3]
 800e7aa:	372a      	.short	0x372a
 800e7ac:	5535      	.short	0x5535
 800e7ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800e7b2:	441e      	add	r6, r3
 800e7b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e7b8:	2b20      	cmp	r3, #32
 800e7ba:	bfc1      	itttt	gt
 800e7bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e7c0:	409f      	lslgt	r7, r3
 800e7c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e7c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e7ca:	bfd6      	itet	le
 800e7cc:	f1c3 0320 	rsble	r3, r3, #32
 800e7d0:	ea47 0003 	orrgt.w	r0, r7, r3
 800e7d4:	fa04 f003 	lslle.w	r0, r4, r3
 800e7d8:	f7f1 fe94 	bl	8000504 <__aeabi_ui2d>
 800e7dc:	2201      	movs	r2, #1
 800e7de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e7e2:	3e01      	subs	r6, #1
 800e7e4:	9214      	str	r2, [sp, #80]	@ 0x50
 800e7e6:	e777      	b.n	800e6d8 <_dtoa_r+0x100>
 800e7e8:	2301      	movs	r3, #1
 800e7ea:	e7b8      	b.n	800e75e <_dtoa_r+0x186>
 800e7ec:	9012      	str	r0, [sp, #72]	@ 0x48
 800e7ee:	e7b7      	b.n	800e760 <_dtoa_r+0x188>
 800e7f0:	427b      	negs	r3, r7
 800e7f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	eba8 0807 	sub.w	r8, r8, r7
 800e7fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e7fc:	e7c4      	b.n	800e788 <_dtoa_r+0x1b0>
 800e7fe:	2300      	movs	r3, #0
 800e800:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e802:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e804:	2b00      	cmp	r3, #0
 800e806:	dc35      	bgt.n	800e874 <_dtoa_r+0x29c>
 800e808:	2301      	movs	r3, #1
 800e80a:	9300      	str	r3, [sp, #0]
 800e80c:	9307      	str	r3, [sp, #28]
 800e80e:	461a      	mov	r2, r3
 800e810:	920e      	str	r2, [sp, #56]	@ 0x38
 800e812:	e00b      	b.n	800e82c <_dtoa_r+0x254>
 800e814:	2301      	movs	r3, #1
 800e816:	e7f3      	b.n	800e800 <_dtoa_r+0x228>
 800e818:	2300      	movs	r3, #0
 800e81a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e81c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e81e:	18fb      	adds	r3, r7, r3
 800e820:	9300      	str	r3, [sp, #0]
 800e822:	3301      	adds	r3, #1
 800e824:	2b01      	cmp	r3, #1
 800e826:	9307      	str	r3, [sp, #28]
 800e828:	bfb8      	it	lt
 800e82a:	2301      	movlt	r3, #1
 800e82c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800e830:	2100      	movs	r1, #0
 800e832:	2204      	movs	r2, #4
 800e834:	f102 0514 	add.w	r5, r2, #20
 800e838:	429d      	cmp	r5, r3
 800e83a:	d91f      	bls.n	800e87c <_dtoa_r+0x2a4>
 800e83c:	6041      	str	r1, [r0, #4]
 800e83e:	4658      	mov	r0, fp
 800e840:	f000 ff92 	bl	800f768 <_Balloc>
 800e844:	4682      	mov	sl, r0
 800e846:	2800      	cmp	r0, #0
 800e848:	d13c      	bne.n	800e8c4 <_dtoa_r+0x2ec>
 800e84a:	4b1b      	ldr	r3, [pc, #108]	@ (800e8b8 <_dtoa_r+0x2e0>)
 800e84c:	4602      	mov	r2, r0
 800e84e:	f240 11af 	movw	r1, #431	@ 0x1af
 800e852:	e6d8      	b.n	800e606 <_dtoa_r+0x2e>
 800e854:	2301      	movs	r3, #1
 800e856:	e7e0      	b.n	800e81a <_dtoa_r+0x242>
 800e858:	2401      	movs	r4, #1
 800e85a:	2300      	movs	r3, #0
 800e85c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e85e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e860:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e864:	9300      	str	r3, [sp, #0]
 800e866:	9307      	str	r3, [sp, #28]
 800e868:	2200      	movs	r2, #0
 800e86a:	2312      	movs	r3, #18
 800e86c:	e7d0      	b.n	800e810 <_dtoa_r+0x238>
 800e86e:	2301      	movs	r3, #1
 800e870:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e872:	e7f5      	b.n	800e860 <_dtoa_r+0x288>
 800e874:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e876:	9300      	str	r3, [sp, #0]
 800e878:	9307      	str	r3, [sp, #28]
 800e87a:	e7d7      	b.n	800e82c <_dtoa_r+0x254>
 800e87c:	3101      	adds	r1, #1
 800e87e:	0052      	lsls	r2, r2, #1
 800e880:	e7d8      	b.n	800e834 <_dtoa_r+0x25c>
 800e882:	bf00      	nop
 800e884:	f3af 8000 	nop.w
 800e888:	636f4361 	.word	0x636f4361
 800e88c:	3fd287a7 	.word	0x3fd287a7
 800e890:	8b60c8b3 	.word	0x8b60c8b3
 800e894:	3fc68a28 	.word	0x3fc68a28
 800e898:	509f79fb 	.word	0x509f79fb
 800e89c:	3fd34413 	.word	0x3fd34413
 800e8a0:	08010861 	.word	0x08010861
 800e8a4:	08010878 	.word	0x08010878
 800e8a8:	7ff00000 	.word	0x7ff00000
 800e8ac:	08010831 	.word	0x08010831
 800e8b0:	3ff80000 	.word	0x3ff80000
 800e8b4:	08010980 	.word	0x08010980
 800e8b8:	080108d0 	.word	0x080108d0
 800e8bc:	0801085d 	.word	0x0801085d
 800e8c0:	08010830 	.word	0x08010830
 800e8c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e8c8:	6018      	str	r0, [r3, #0]
 800e8ca:	9b07      	ldr	r3, [sp, #28]
 800e8cc:	2b0e      	cmp	r3, #14
 800e8ce:	f200 80a4 	bhi.w	800ea1a <_dtoa_r+0x442>
 800e8d2:	2c00      	cmp	r4, #0
 800e8d4:	f000 80a1 	beq.w	800ea1a <_dtoa_r+0x442>
 800e8d8:	2f00      	cmp	r7, #0
 800e8da:	dd33      	ble.n	800e944 <_dtoa_r+0x36c>
 800e8dc:	4bad      	ldr	r3, [pc, #692]	@ (800eb94 <_dtoa_r+0x5bc>)
 800e8de:	f007 020f 	and.w	r2, r7, #15
 800e8e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e8e6:	ed93 7b00 	vldr	d7, [r3]
 800e8ea:	05f8      	lsls	r0, r7, #23
 800e8ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e8f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e8f4:	d516      	bpl.n	800e924 <_dtoa_r+0x34c>
 800e8f6:	4ba8      	ldr	r3, [pc, #672]	@ (800eb98 <_dtoa_r+0x5c0>)
 800e8f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e8fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e900:	f7f1 ffa4 	bl	800084c <__aeabi_ddiv>
 800e904:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e908:	f004 040f 	and.w	r4, r4, #15
 800e90c:	2603      	movs	r6, #3
 800e90e:	4da2      	ldr	r5, [pc, #648]	@ (800eb98 <_dtoa_r+0x5c0>)
 800e910:	b954      	cbnz	r4, 800e928 <_dtoa_r+0x350>
 800e912:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e91a:	f7f1 ff97 	bl	800084c <__aeabi_ddiv>
 800e91e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e922:	e028      	b.n	800e976 <_dtoa_r+0x39e>
 800e924:	2602      	movs	r6, #2
 800e926:	e7f2      	b.n	800e90e <_dtoa_r+0x336>
 800e928:	07e1      	lsls	r1, r4, #31
 800e92a:	d508      	bpl.n	800e93e <_dtoa_r+0x366>
 800e92c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e930:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e934:	f7f1 fe60 	bl	80005f8 <__aeabi_dmul>
 800e938:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e93c:	3601      	adds	r6, #1
 800e93e:	1064      	asrs	r4, r4, #1
 800e940:	3508      	adds	r5, #8
 800e942:	e7e5      	b.n	800e910 <_dtoa_r+0x338>
 800e944:	f000 80d2 	beq.w	800eaec <_dtoa_r+0x514>
 800e948:	427c      	negs	r4, r7
 800e94a:	4b92      	ldr	r3, [pc, #584]	@ (800eb94 <_dtoa_r+0x5bc>)
 800e94c:	4d92      	ldr	r5, [pc, #584]	@ (800eb98 <_dtoa_r+0x5c0>)
 800e94e:	f004 020f 	and.w	r2, r4, #15
 800e952:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e95a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e95e:	f7f1 fe4b 	bl	80005f8 <__aeabi_dmul>
 800e962:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e966:	1124      	asrs	r4, r4, #4
 800e968:	2300      	movs	r3, #0
 800e96a:	2602      	movs	r6, #2
 800e96c:	2c00      	cmp	r4, #0
 800e96e:	f040 80b2 	bne.w	800ead6 <_dtoa_r+0x4fe>
 800e972:	2b00      	cmp	r3, #0
 800e974:	d1d3      	bne.n	800e91e <_dtoa_r+0x346>
 800e976:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e978:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	f000 80b7 	beq.w	800eaf0 <_dtoa_r+0x518>
 800e982:	4b86      	ldr	r3, [pc, #536]	@ (800eb9c <_dtoa_r+0x5c4>)
 800e984:	2200      	movs	r2, #0
 800e986:	4620      	mov	r0, r4
 800e988:	4629      	mov	r1, r5
 800e98a:	f7f2 f8a7 	bl	8000adc <__aeabi_dcmplt>
 800e98e:	2800      	cmp	r0, #0
 800e990:	f000 80ae 	beq.w	800eaf0 <_dtoa_r+0x518>
 800e994:	9b07      	ldr	r3, [sp, #28]
 800e996:	2b00      	cmp	r3, #0
 800e998:	f000 80aa 	beq.w	800eaf0 <_dtoa_r+0x518>
 800e99c:	9b00      	ldr	r3, [sp, #0]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	dd37      	ble.n	800ea12 <_dtoa_r+0x43a>
 800e9a2:	1e7b      	subs	r3, r7, #1
 800e9a4:	9304      	str	r3, [sp, #16]
 800e9a6:	4620      	mov	r0, r4
 800e9a8:	4b7d      	ldr	r3, [pc, #500]	@ (800eba0 <_dtoa_r+0x5c8>)
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	4629      	mov	r1, r5
 800e9ae:	f7f1 fe23 	bl	80005f8 <__aeabi_dmul>
 800e9b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e9b6:	9c00      	ldr	r4, [sp, #0]
 800e9b8:	3601      	adds	r6, #1
 800e9ba:	4630      	mov	r0, r6
 800e9bc:	f7f1 fdb2 	bl	8000524 <__aeabi_i2d>
 800e9c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e9c4:	f7f1 fe18 	bl	80005f8 <__aeabi_dmul>
 800e9c8:	4b76      	ldr	r3, [pc, #472]	@ (800eba4 <_dtoa_r+0x5cc>)
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	f7f1 fc5e 	bl	800028c <__adddf3>
 800e9d0:	4605      	mov	r5, r0
 800e9d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e9d6:	2c00      	cmp	r4, #0
 800e9d8:	f040 808d 	bne.w	800eaf6 <_dtoa_r+0x51e>
 800e9dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9e0:	4b71      	ldr	r3, [pc, #452]	@ (800eba8 <_dtoa_r+0x5d0>)
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	f7f1 fc50 	bl	8000288 <__aeabi_dsub>
 800e9e8:	4602      	mov	r2, r0
 800e9ea:	460b      	mov	r3, r1
 800e9ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e9f0:	462a      	mov	r2, r5
 800e9f2:	4633      	mov	r3, r6
 800e9f4:	f7f2 f890 	bl	8000b18 <__aeabi_dcmpgt>
 800e9f8:	2800      	cmp	r0, #0
 800e9fa:	f040 828b 	bne.w	800ef14 <_dtoa_r+0x93c>
 800e9fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea02:	462a      	mov	r2, r5
 800ea04:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ea08:	f7f2 f868 	bl	8000adc <__aeabi_dcmplt>
 800ea0c:	2800      	cmp	r0, #0
 800ea0e:	f040 8128 	bne.w	800ec62 <_dtoa_r+0x68a>
 800ea12:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ea16:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ea1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	f2c0 815a 	blt.w	800ecd6 <_dtoa_r+0x6fe>
 800ea22:	2f0e      	cmp	r7, #14
 800ea24:	f300 8157 	bgt.w	800ecd6 <_dtoa_r+0x6fe>
 800ea28:	4b5a      	ldr	r3, [pc, #360]	@ (800eb94 <_dtoa_r+0x5bc>)
 800ea2a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ea2e:	ed93 7b00 	vldr	d7, [r3]
 800ea32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	ed8d 7b00 	vstr	d7, [sp]
 800ea3a:	da03      	bge.n	800ea44 <_dtoa_r+0x46c>
 800ea3c:	9b07      	ldr	r3, [sp, #28]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	f340 8101 	ble.w	800ec46 <_dtoa_r+0x66e>
 800ea44:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ea48:	4656      	mov	r6, sl
 800ea4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea4e:	4620      	mov	r0, r4
 800ea50:	4629      	mov	r1, r5
 800ea52:	f7f1 fefb 	bl	800084c <__aeabi_ddiv>
 800ea56:	f7f2 f87f 	bl	8000b58 <__aeabi_d2iz>
 800ea5a:	4680      	mov	r8, r0
 800ea5c:	f7f1 fd62 	bl	8000524 <__aeabi_i2d>
 800ea60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea64:	f7f1 fdc8 	bl	80005f8 <__aeabi_dmul>
 800ea68:	4602      	mov	r2, r0
 800ea6a:	460b      	mov	r3, r1
 800ea6c:	4620      	mov	r0, r4
 800ea6e:	4629      	mov	r1, r5
 800ea70:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ea74:	f7f1 fc08 	bl	8000288 <__aeabi_dsub>
 800ea78:	f806 4b01 	strb.w	r4, [r6], #1
 800ea7c:	9d07      	ldr	r5, [sp, #28]
 800ea7e:	eba6 040a 	sub.w	r4, r6, sl
 800ea82:	42a5      	cmp	r5, r4
 800ea84:	4602      	mov	r2, r0
 800ea86:	460b      	mov	r3, r1
 800ea88:	f040 8117 	bne.w	800ecba <_dtoa_r+0x6e2>
 800ea8c:	f7f1 fbfe 	bl	800028c <__adddf3>
 800ea90:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea94:	4604      	mov	r4, r0
 800ea96:	460d      	mov	r5, r1
 800ea98:	f7f2 f83e 	bl	8000b18 <__aeabi_dcmpgt>
 800ea9c:	2800      	cmp	r0, #0
 800ea9e:	f040 80f9 	bne.w	800ec94 <_dtoa_r+0x6bc>
 800eaa2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eaa6:	4620      	mov	r0, r4
 800eaa8:	4629      	mov	r1, r5
 800eaaa:	f7f2 f80d 	bl	8000ac8 <__aeabi_dcmpeq>
 800eaae:	b118      	cbz	r0, 800eab8 <_dtoa_r+0x4e0>
 800eab0:	f018 0f01 	tst.w	r8, #1
 800eab4:	f040 80ee 	bne.w	800ec94 <_dtoa_r+0x6bc>
 800eab8:	4649      	mov	r1, r9
 800eaba:	4658      	mov	r0, fp
 800eabc:	f000 fe94 	bl	800f7e8 <_Bfree>
 800eac0:	2300      	movs	r3, #0
 800eac2:	7033      	strb	r3, [r6, #0]
 800eac4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800eac6:	3701      	adds	r7, #1
 800eac8:	601f      	str	r7, [r3, #0]
 800eaca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800eacc:	2b00      	cmp	r3, #0
 800eace:	f000 831d 	beq.w	800f10c <_dtoa_r+0xb34>
 800ead2:	601e      	str	r6, [r3, #0]
 800ead4:	e31a      	b.n	800f10c <_dtoa_r+0xb34>
 800ead6:	07e2      	lsls	r2, r4, #31
 800ead8:	d505      	bpl.n	800eae6 <_dtoa_r+0x50e>
 800eada:	e9d5 2300 	ldrd	r2, r3, [r5]
 800eade:	f7f1 fd8b 	bl	80005f8 <__aeabi_dmul>
 800eae2:	3601      	adds	r6, #1
 800eae4:	2301      	movs	r3, #1
 800eae6:	1064      	asrs	r4, r4, #1
 800eae8:	3508      	adds	r5, #8
 800eaea:	e73f      	b.n	800e96c <_dtoa_r+0x394>
 800eaec:	2602      	movs	r6, #2
 800eaee:	e742      	b.n	800e976 <_dtoa_r+0x39e>
 800eaf0:	9c07      	ldr	r4, [sp, #28]
 800eaf2:	9704      	str	r7, [sp, #16]
 800eaf4:	e761      	b.n	800e9ba <_dtoa_r+0x3e2>
 800eaf6:	4b27      	ldr	r3, [pc, #156]	@ (800eb94 <_dtoa_r+0x5bc>)
 800eaf8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800eafa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800eafe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800eb02:	4454      	add	r4, sl
 800eb04:	2900      	cmp	r1, #0
 800eb06:	d053      	beq.n	800ebb0 <_dtoa_r+0x5d8>
 800eb08:	4928      	ldr	r1, [pc, #160]	@ (800ebac <_dtoa_r+0x5d4>)
 800eb0a:	2000      	movs	r0, #0
 800eb0c:	f7f1 fe9e 	bl	800084c <__aeabi_ddiv>
 800eb10:	4633      	mov	r3, r6
 800eb12:	462a      	mov	r2, r5
 800eb14:	f7f1 fbb8 	bl	8000288 <__aeabi_dsub>
 800eb18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800eb1c:	4656      	mov	r6, sl
 800eb1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb22:	f7f2 f819 	bl	8000b58 <__aeabi_d2iz>
 800eb26:	4605      	mov	r5, r0
 800eb28:	f7f1 fcfc 	bl	8000524 <__aeabi_i2d>
 800eb2c:	4602      	mov	r2, r0
 800eb2e:	460b      	mov	r3, r1
 800eb30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb34:	f7f1 fba8 	bl	8000288 <__aeabi_dsub>
 800eb38:	3530      	adds	r5, #48	@ 0x30
 800eb3a:	4602      	mov	r2, r0
 800eb3c:	460b      	mov	r3, r1
 800eb3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800eb42:	f806 5b01 	strb.w	r5, [r6], #1
 800eb46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800eb4a:	f7f1 ffc7 	bl	8000adc <__aeabi_dcmplt>
 800eb4e:	2800      	cmp	r0, #0
 800eb50:	d171      	bne.n	800ec36 <_dtoa_r+0x65e>
 800eb52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eb56:	4911      	ldr	r1, [pc, #68]	@ (800eb9c <_dtoa_r+0x5c4>)
 800eb58:	2000      	movs	r0, #0
 800eb5a:	f7f1 fb95 	bl	8000288 <__aeabi_dsub>
 800eb5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800eb62:	f7f1 ffbb 	bl	8000adc <__aeabi_dcmplt>
 800eb66:	2800      	cmp	r0, #0
 800eb68:	f040 8095 	bne.w	800ec96 <_dtoa_r+0x6be>
 800eb6c:	42a6      	cmp	r6, r4
 800eb6e:	f43f af50 	beq.w	800ea12 <_dtoa_r+0x43a>
 800eb72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800eb76:	4b0a      	ldr	r3, [pc, #40]	@ (800eba0 <_dtoa_r+0x5c8>)
 800eb78:	2200      	movs	r2, #0
 800eb7a:	f7f1 fd3d 	bl	80005f8 <__aeabi_dmul>
 800eb7e:	4b08      	ldr	r3, [pc, #32]	@ (800eba0 <_dtoa_r+0x5c8>)
 800eb80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800eb84:	2200      	movs	r2, #0
 800eb86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb8a:	f7f1 fd35 	bl	80005f8 <__aeabi_dmul>
 800eb8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eb92:	e7c4      	b.n	800eb1e <_dtoa_r+0x546>
 800eb94:	08010980 	.word	0x08010980
 800eb98:	08010958 	.word	0x08010958
 800eb9c:	3ff00000 	.word	0x3ff00000
 800eba0:	40240000 	.word	0x40240000
 800eba4:	401c0000 	.word	0x401c0000
 800eba8:	40140000 	.word	0x40140000
 800ebac:	3fe00000 	.word	0x3fe00000
 800ebb0:	4631      	mov	r1, r6
 800ebb2:	4628      	mov	r0, r5
 800ebb4:	f7f1 fd20 	bl	80005f8 <__aeabi_dmul>
 800ebb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ebbc:	9415      	str	r4, [sp, #84]	@ 0x54
 800ebbe:	4656      	mov	r6, sl
 800ebc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebc4:	f7f1 ffc8 	bl	8000b58 <__aeabi_d2iz>
 800ebc8:	4605      	mov	r5, r0
 800ebca:	f7f1 fcab 	bl	8000524 <__aeabi_i2d>
 800ebce:	4602      	mov	r2, r0
 800ebd0:	460b      	mov	r3, r1
 800ebd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebd6:	f7f1 fb57 	bl	8000288 <__aeabi_dsub>
 800ebda:	3530      	adds	r5, #48	@ 0x30
 800ebdc:	f806 5b01 	strb.w	r5, [r6], #1
 800ebe0:	4602      	mov	r2, r0
 800ebe2:	460b      	mov	r3, r1
 800ebe4:	42a6      	cmp	r6, r4
 800ebe6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ebea:	f04f 0200 	mov.w	r2, #0
 800ebee:	d124      	bne.n	800ec3a <_dtoa_r+0x662>
 800ebf0:	4bac      	ldr	r3, [pc, #688]	@ (800eea4 <_dtoa_r+0x8cc>)
 800ebf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ebf6:	f7f1 fb49 	bl	800028c <__adddf3>
 800ebfa:	4602      	mov	r2, r0
 800ebfc:	460b      	mov	r3, r1
 800ebfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec02:	f7f1 ff89 	bl	8000b18 <__aeabi_dcmpgt>
 800ec06:	2800      	cmp	r0, #0
 800ec08:	d145      	bne.n	800ec96 <_dtoa_r+0x6be>
 800ec0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ec0e:	49a5      	ldr	r1, [pc, #660]	@ (800eea4 <_dtoa_r+0x8cc>)
 800ec10:	2000      	movs	r0, #0
 800ec12:	f7f1 fb39 	bl	8000288 <__aeabi_dsub>
 800ec16:	4602      	mov	r2, r0
 800ec18:	460b      	mov	r3, r1
 800ec1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec1e:	f7f1 ff5d 	bl	8000adc <__aeabi_dcmplt>
 800ec22:	2800      	cmp	r0, #0
 800ec24:	f43f aef5 	beq.w	800ea12 <_dtoa_r+0x43a>
 800ec28:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800ec2a:	1e73      	subs	r3, r6, #1
 800ec2c:	9315      	str	r3, [sp, #84]	@ 0x54
 800ec2e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ec32:	2b30      	cmp	r3, #48	@ 0x30
 800ec34:	d0f8      	beq.n	800ec28 <_dtoa_r+0x650>
 800ec36:	9f04      	ldr	r7, [sp, #16]
 800ec38:	e73e      	b.n	800eab8 <_dtoa_r+0x4e0>
 800ec3a:	4b9b      	ldr	r3, [pc, #620]	@ (800eea8 <_dtoa_r+0x8d0>)
 800ec3c:	f7f1 fcdc 	bl	80005f8 <__aeabi_dmul>
 800ec40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ec44:	e7bc      	b.n	800ebc0 <_dtoa_r+0x5e8>
 800ec46:	d10c      	bne.n	800ec62 <_dtoa_r+0x68a>
 800ec48:	4b98      	ldr	r3, [pc, #608]	@ (800eeac <_dtoa_r+0x8d4>)
 800ec4a:	2200      	movs	r2, #0
 800ec4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ec50:	f7f1 fcd2 	bl	80005f8 <__aeabi_dmul>
 800ec54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ec58:	f7f1 ff54 	bl	8000b04 <__aeabi_dcmpge>
 800ec5c:	2800      	cmp	r0, #0
 800ec5e:	f000 8157 	beq.w	800ef10 <_dtoa_r+0x938>
 800ec62:	2400      	movs	r4, #0
 800ec64:	4625      	mov	r5, r4
 800ec66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec68:	43db      	mvns	r3, r3
 800ec6a:	9304      	str	r3, [sp, #16]
 800ec6c:	4656      	mov	r6, sl
 800ec6e:	2700      	movs	r7, #0
 800ec70:	4621      	mov	r1, r4
 800ec72:	4658      	mov	r0, fp
 800ec74:	f000 fdb8 	bl	800f7e8 <_Bfree>
 800ec78:	2d00      	cmp	r5, #0
 800ec7a:	d0dc      	beq.n	800ec36 <_dtoa_r+0x65e>
 800ec7c:	b12f      	cbz	r7, 800ec8a <_dtoa_r+0x6b2>
 800ec7e:	42af      	cmp	r7, r5
 800ec80:	d003      	beq.n	800ec8a <_dtoa_r+0x6b2>
 800ec82:	4639      	mov	r1, r7
 800ec84:	4658      	mov	r0, fp
 800ec86:	f000 fdaf 	bl	800f7e8 <_Bfree>
 800ec8a:	4629      	mov	r1, r5
 800ec8c:	4658      	mov	r0, fp
 800ec8e:	f000 fdab 	bl	800f7e8 <_Bfree>
 800ec92:	e7d0      	b.n	800ec36 <_dtoa_r+0x65e>
 800ec94:	9704      	str	r7, [sp, #16]
 800ec96:	4633      	mov	r3, r6
 800ec98:	461e      	mov	r6, r3
 800ec9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ec9e:	2a39      	cmp	r2, #57	@ 0x39
 800eca0:	d107      	bne.n	800ecb2 <_dtoa_r+0x6da>
 800eca2:	459a      	cmp	sl, r3
 800eca4:	d1f8      	bne.n	800ec98 <_dtoa_r+0x6c0>
 800eca6:	9a04      	ldr	r2, [sp, #16]
 800eca8:	3201      	adds	r2, #1
 800ecaa:	9204      	str	r2, [sp, #16]
 800ecac:	2230      	movs	r2, #48	@ 0x30
 800ecae:	f88a 2000 	strb.w	r2, [sl]
 800ecb2:	781a      	ldrb	r2, [r3, #0]
 800ecb4:	3201      	adds	r2, #1
 800ecb6:	701a      	strb	r2, [r3, #0]
 800ecb8:	e7bd      	b.n	800ec36 <_dtoa_r+0x65e>
 800ecba:	4b7b      	ldr	r3, [pc, #492]	@ (800eea8 <_dtoa_r+0x8d0>)
 800ecbc:	2200      	movs	r2, #0
 800ecbe:	f7f1 fc9b 	bl	80005f8 <__aeabi_dmul>
 800ecc2:	2200      	movs	r2, #0
 800ecc4:	2300      	movs	r3, #0
 800ecc6:	4604      	mov	r4, r0
 800ecc8:	460d      	mov	r5, r1
 800ecca:	f7f1 fefd 	bl	8000ac8 <__aeabi_dcmpeq>
 800ecce:	2800      	cmp	r0, #0
 800ecd0:	f43f aebb 	beq.w	800ea4a <_dtoa_r+0x472>
 800ecd4:	e6f0      	b.n	800eab8 <_dtoa_r+0x4e0>
 800ecd6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ecd8:	2a00      	cmp	r2, #0
 800ecda:	f000 80db 	beq.w	800ee94 <_dtoa_r+0x8bc>
 800ecde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ece0:	2a01      	cmp	r2, #1
 800ece2:	f300 80bf 	bgt.w	800ee64 <_dtoa_r+0x88c>
 800ece6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ece8:	2a00      	cmp	r2, #0
 800ecea:	f000 80b7 	beq.w	800ee5c <_dtoa_r+0x884>
 800ecee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ecf2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ecf4:	4646      	mov	r6, r8
 800ecf6:	9a08      	ldr	r2, [sp, #32]
 800ecf8:	2101      	movs	r1, #1
 800ecfa:	441a      	add	r2, r3
 800ecfc:	4658      	mov	r0, fp
 800ecfe:	4498      	add	r8, r3
 800ed00:	9208      	str	r2, [sp, #32]
 800ed02:	f000 fe25 	bl	800f950 <__i2b>
 800ed06:	4605      	mov	r5, r0
 800ed08:	b15e      	cbz	r6, 800ed22 <_dtoa_r+0x74a>
 800ed0a:	9b08      	ldr	r3, [sp, #32]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	dd08      	ble.n	800ed22 <_dtoa_r+0x74a>
 800ed10:	42b3      	cmp	r3, r6
 800ed12:	9a08      	ldr	r2, [sp, #32]
 800ed14:	bfa8      	it	ge
 800ed16:	4633      	movge	r3, r6
 800ed18:	eba8 0803 	sub.w	r8, r8, r3
 800ed1c:	1af6      	subs	r6, r6, r3
 800ed1e:	1ad3      	subs	r3, r2, r3
 800ed20:	9308      	str	r3, [sp, #32]
 800ed22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed24:	b1f3      	cbz	r3, 800ed64 <_dtoa_r+0x78c>
 800ed26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	f000 80b7 	beq.w	800ee9c <_dtoa_r+0x8c4>
 800ed2e:	b18c      	cbz	r4, 800ed54 <_dtoa_r+0x77c>
 800ed30:	4629      	mov	r1, r5
 800ed32:	4622      	mov	r2, r4
 800ed34:	4658      	mov	r0, fp
 800ed36:	f000 fecb 	bl	800fad0 <__pow5mult>
 800ed3a:	464a      	mov	r2, r9
 800ed3c:	4601      	mov	r1, r0
 800ed3e:	4605      	mov	r5, r0
 800ed40:	4658      	mov	r0, fp
 800ed42:	f000 fe1b 	bl	800f97c <__multiply>
 800ed46:	4649      	mov	r1, r9
 800ed48:	9004      	str	r0, [sp, #16]
 800ed4a:	4658      	mov	r0, fp
 800ed4c:	f000 fd4c 	bl	800f7e8 <_Bfree>
 800ed50:	9b04      	ldr	r3, [sp, #16]
 800ed52:	4699      	mov	r9, r3
 800ed54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed56:	1b1a      	subs	r2, r3, r4
 800ed58:	d004      	beq.n	800ed64 <_dtoa_r+0x78c>
 800ed5a:	4649      	mov	r1, r9
 800ed5c:	4658      	mov	r0, fp
 800ed5e:	f000 feb7 	bl	800fad0 <__pow5mult>
 800ed62:	4681      	mov	r9, r0
 800ed64:	2101      	movs	r1, #1
 800ed66:	4658      	mov	r0, fp
 800ed68:	f000 fdf2 	bl	800f950 <__i2b>
 800ed6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed6e:	4604      	mov	r4, r0
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	f000 81cf 	beq.w	800f114 <_dtoa_r+0xb3c>
 800ed76:	461a      	mov	r2, r3
 800ed78:	4601      	mov	r1, r0
 800ed7a:	4658      	mov	r0, fp
 800ed7c:	f000 fea8 	bl	800fad0 <__pow5mult>
 800ed80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed82:	2b01      	cmp	r3, #1
 800ed84:	4604      	mov	r4, r0
 800ed86:	f300 8095 	bgt.w	800eeb4 <_dtoa_r+0x8dc>
 800ed8a:	9b02      	ldr	r3, [sp, #8]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	f040 8087 	bne.w	800eea0 <_dtoa_r+0x8c8>
 800ed92:	9b03      	ldr	r3, [sp, #12]
 800ed94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	f040 8089 	bne.w	800eeb0 <_dtoa_r+0x8d8>
 800ed9e:	9b03      	ldr	r3, [sp, #12]
 800eda0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eda4:	0d1b      	lsrs	r3, r3, #20
 800eda6:	051b      	lsls	r3, r3, #20
 800eda8:	b12b      	cbz	r3, 800edb6 <_dtoa_r+0x7de>
 800edaa:	9b08      	ldr	r3, [sp, #32]
 800edac:	3301      	adds	r3, #1
 800edae:	9308      	str	r3, [sp, #32]
 800edb0:	f108 0801 	add.w	r8, r8, #1
 800edb4:	2301      	movs	r3, #1
 800edb6:	930a      	str	r3, [sp, #40]	@ 0x28
 800edb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800edba:	2b00      	cmp	r3, #0
 800edbc:	f000 81b0 	beq.w	800f120 <_dtoa_r+0xb48>
 800edc0:	6923      	ldr	r3, [r4, #16]
 800edc2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800edc6:	6918      	ldr	r0, [r3, #16]
 800edc8:	f000 fd76 	bl	800f8b8 <__hi0bits>
 800edcc:	f1c0 0020 	rsb	r0, r0, #32
 800edd0:	9b08      	ldr	r3, [sp, #32]
 800edd2:	4418      	add	r0, r3
 800edd4:	f010 001f 	ands.w	r0, r0, #31
 800edd8:	d077      	beq.n	800eeca <_dtoa_r+0x8f2>
 800edda:	f1c0 0320 	rsb	r3, r0, #32
 800edde:	2b04      	cmp	r3, #4
 800ede0:	dd6b      	ble.n	800eeba <_dtoa_r+0x8e2>
 800ede2:	9b08      	ldr	r3, [sp, #32]
 800ede4:	f1c0 001c 	rsb	r0, r0, #28
 800ede8:	4403      	add	r3, r0
 800edea:	4480      	add	r8, r0
 800edec:	4406      	add	r6, r0
 800edee:	9308      	str	r3, [sp, #32]
 800edf0:	f1b8 0f00 	cmp.w	r8, #0
 800edf4:	dd05      	ble.n	800ee02 <_dtoa_r+0x82a>
 800edf6:	4649      	mov	r1, r9
 800edf8:	4642      	mov	r2, r8
 800edfa:	4658      	mov	r0, fp
 800edfc:	f000 fec2 	bl	800fb84 <__lshift>
 800ee00:	4681      	mov	r9, r0
 800ee02:	9b08      	ldr	r3, [sp, #32]
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	dd05      	ble.n	800ee14 <_dtoa_r+0x83c>
 800ee08:	4621      	mov	r1, r4
 800ee0a:	461a      	mov	r2, r3
 800ee0c:	4658      	mov	r0, fp
 800ee0e:	f000 feb9 	bl	800fb84 <__lshift>
 800ee12:	4604      	mov	r4, r0
 800ee14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d059      	beq.n	800eece <_dtoa_r+0x8f6>
 800ee1a:	4621      	mov	r1, r4
 800ee1c:	4648      	mov	r0, r9
 800ee1e:	f000 ff1d 	bl	800fc5c <__mcmp>
 800ee22:	2800      	cmp	r0, #0
 800ee24:	da53      	bge.n	800eece <_dtoa_r+0x8f6>
 800ee26:	1e7b      	subs	r3, r7, #1
 800ee28:	9304      	str	r3, [sp, #16]
 800ee2a:	4649      	mov	r1, r9
 800ee2c:	2300      	movs	r3, #0
 800ee2e:	220a      	movs	r2, #10
 800ee30:	4658      	mov	r0, fp
 800ee32:	f000 fcfb 	bl	800f82c <__multadd>
 800ee36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee38:	4681      	mov	r9, r0
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	f000 8172 	beq.w	800f124 <_dtoa_r+0xb4c>
 800ee40:	2300      	movs	r3, #0
 800ee42:	4629      	mov	r1, r5
 800ee44:	220a      	movs	r2, #10
 800ee46:	4658      	mov	r0, fp
 800ee48:	f000 fcf0 	bl	800f82c <__multadd>
 800ee4c:	9b00      	ldr	r3, [sp, #0]
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	4605      	mov	r5, r0
 800ee52:	dc67      	bgt.n	800ef24 <_dtoa_r+0x94c>
 800ee54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee56:	2b02      	cmp	r3, #2
 800ee58:	dc41      	bgt.n	800eede <_dtoa_r+0x906>
 800ee5a:	e063      	b.n	800ef24 <_dtoa_r+0x94c>
 800ee5c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ee5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ee62:	e746      	b.n	800ecf2 <_dtoa_r+0x71a>
 800ee64:	9b07      	ldr	r3, [sp, #28]
 800ee66:	1e5c      	subs	r4, r3, #1
 800ee68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee6a:	42a3      	cmp	r3, r4
 800ee6c:	bfbf      	itttt	lt
 800ee6e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ee70:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800ee72:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ee74:	1ae3      	sublt	r3, r4, r3
 800ee76:	bfb4      	ite	lt
 800ee78:	18d2      	addlt	r2, r2, r3
 800ee7a:	1b1c      	subge	r4, r3, r4
 800ee7c:	9b07      	ldr	r3, [sp, #28]
 800ee7e:	bfbc      	itt	lt
 800ee80:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ee82:	2400      	movlt	r4, #0
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	bfb5      	itete	lt
 800ee88:	eba8 0603 	sublt.w	r6, r8, r3
 800ee8c:	9b07      	ldrge	r3, [sp, #28]
 800ee8e:	2300      	movlt	r3, #0
 800ee90:	4646      	movge	r6, r8
 800ee92:	e730      	b.n	800ecf6 <_dtoa_r+0x71e>
 800ee94:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ee96:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ee98:	4646      	mov	r6, r8
 800ee9a:	e735      	b.n	800ed08 <_dtoa_r+0x730>
 800ee9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ee9e:	e75c      	b.n	800ed5a <_dtoa_r+0x782>
 800eea0:	2300      	movs	r3, #0
 800eea2:	e788      	b.n	800edb6 <_dtoa_r+0x7de>
 800eea4:	3fe00000 	.word	0x3fe00000
 800eea8:	40240000 	.word	0x40240000
 800eeac:	40140000 	.word	0x40140000
 800eeb0:	9b02      	ldr	r3, [sp, #8]
 800eeb2:	e780      	b.n	800edb6 <_dtoa_r+0x7de>
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	930a      	str	r3, [sp, #40]	@ 0x28
 800eeb8:	e782      	b.n	800edc0 <_dtoa_r+0x7e8>
 800eeba:	d099      	beq.n	800edf0 <_dtoa_r+0x818>
 800eebc:	9a08      	ldr	r2, [sp, #32]
 800eebe:	331c      	adds	r3, #28
 800eec0:	441a      	add	r2, r3
 800eec2:	4498      	add	r8, r3
 800eec4:	441e      	add	r6, r3
 800eec6:	9208      	str	r2, [sp, #32]
 800eec8:	e792      	b.n	800edf0 <_dtoa_r+0x818>
 800eeca:	4603      	mov	r3, r0
 800eecc:	e7f6      	b.n	800eebc <_dtoa_r+0x8e4>
 800eece:	9b07      	ldr	r3, [sp, #28]
 800eed0:	9704      	str	r7, [sp, #16]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	dc20      	bgt.n	800ef18 <_dtoa_r+0x940>
 800eed6:	9300      	str	r3, [sp, #0]
 800eed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eeda:	2b02      	cmp	r3, #2
 800eedc:	dd1e      	ble.n	800ef1c <_dtoa_r+0x944>
 800eede:	9b00      	ldr	r3, [sp, #0]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	f47f aec0 	bne.w	800ec66 <_dtoa_r+0x68e>
 800eee6:	4621      	mov	r1, r4
 800eee8:	2205      	movs	r2, #5
 800eeea:	4658      	mov	r0, fp
 800eeec:	f000 fc9e 	bl	800f82c <__multadd>
 800eef0:	4601      	mov	r1, r0
 800eef2:	4604      	mov	r4, r0
 800eef4:	4648      	mov	r0, r9
 800eef6:	f000 feb1 	bl	800fc5c <__mcmp>
 800eefa:	2800      	cmp	r0, #0
 800eefc:	f77f aeb3 	ble.w	800ec66 <_dtoa_r+0x68e>
 800ef00:	4656      	mov	r6, sl
 800ef02:	2331      	movs	r3, #49	@ 0x31
 800ef04:	f806 3b01 	strb.w	r3, [r6], #1
 800ef08:	9b04      	ldr	r3, [sp, #16]
 800ef0a:	3301      	adds	r3, #1
 800ef0c:	9304      	str	r3, [sp, #16]
 800ef0e:	e6ae      	b.n	800ec6e <_dtoa_r+0x696>
 800ef10:	9c07      	ldr	r4, [sp, #28]
 800ef12:	9704      	str	r7, [sp, #16]
 800ef14:	4625      	mov	r5, r4
 800ef16:	e7f3      	b.n	800ef00 <_dtoa_r+0x928>
 800ef18:	9b07      	ldr	r3, [sp, #28]
 800ef1a:	9300      	str	r3, [sp, #0]
 800ef1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	f000 8104 	beq.w	800f12c <_dtoa_r+0xb54>
 800ef24:	2e00      	cmp	r6, #0
 800ef26:	dd05      	ble.n	800ef34 <_dtoa_r+0x95c>
 800ef28:	4629      	mov	r1, r5
 800ef2a:	4632      	mov	r2, r6
 800ef2c:	4658      	mov	r0, fp
 800ef2e:	f000 fe29 	bl	800fb84 <__lshift>
 800ef32:	4605      	mov	r5, r0
 800ef34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d05a      	beq.n	800eff0 <_dtoa_r+0xa18>
 800ef3a:	6869      	ldr	r1, [r5, #4]
 800ef3c:	4658      	mov	r0, fp
 800ef3e:	f000 fc13 	bl	800f768 <_Balloc>
 800ef42:	4606      	mov	r6, r0
 800ef44:	b928      	cbnz	r0, 800ef52 <_dtoa_r+0x97a>
 800ef46:	4b84      	ldr	r3, [pc, #528]	@ (800f158 <_dtoa_r+0xb80>)
 800ef48:	4602      	mov	r2, r0
 800ef4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ef4e:	f7ff bb5a 	b.w	800e606 <_dtoa_r+0x2e>
 800ef52:	692a      	ldr	r2, [r5, #16]
 800ef54:	3202      	adds	r2, #2
 800ef56:	0092      	lsls	r2, r2, #2
 800ef58:	f105 010c 	add.w	r1, r5, #12
 800ef5c:	300c      	adds	r0, #12
 800ef5e:	f7ff faa4 	bl	800e4aa <memcpy>
 800ef62:	2201      	movs	r2, #1
 800ef64:	4631      	mov	r1, r6
 800ef66:	4658      	mov	r0, fp
 800ef68:	f000 fe0c 	bl	800fb84 <__lshift>
 800ef6c:	f10a 0301 	add.w	r3, sl, #1
 800ef70:	9307      	str	r3, [sp, #28]
 800ef72:	9b00      	ldr	r3, [sp, #0]
 800ef74:	4453      	add	r3, sl
 800ef76:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ef78:	9b02      	ldr	r3, [sp, #8]
 800ef7a:	f003 0301 	and.w	r3, r3, #1
 800ef7e:	462f      	mov	r7, r5
 800ef80:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef82:	4605      	mov	r5, r0
 800ef84:	9b07      	ldr	r3, [sp, #28]
 800ef86:	4621      	mov	r1, r4
 800ef88:	3b01      	subs	r3, #1
 800ef8a:	4648      	mov	r0, r9
 800ef8c:	9300      	str	r3, [sp, #0]
 800ef8e:	f7ff fa9a 	bl	800e4c6 <quorem>
 800ef92:	4639      	mov	r1, r7
 800ef94:	9002      	str	r0, [sp, #8]
 800ef96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ef9a:	4648      	mov	r0, r9
 800ef9c:	f000 fe5e 	bl	800fc5c <__mcmp>
 800efa0:	462a      	mov	r2, r5
 800efa2:	9008      	str	r0, [sp, #32]
 800efa4:	4621      	mov	r1, r4
 800efa6:	4658      	mov	r0, fp
 800efa8:	f000 fe74 	bl	800fc94 <__mdiff>
 800efac:	68c2      	ldr	r2, [r0, #12]
 800efae:	4606      	mov	r6, r0
 800efb0:	bb02      	cbnz	r2, 800eff4 <_dtoa_r+0xa1c>
 800efb2:	4601      	mov	r1, r0
 800efb4:	4648      	mov	r0, r9
 800efb6:	f000 fe51 	bl	800fc5c <__mcmp>
 800efba:	4602      	mov	r2, r0
 800efbc:	4631      	mov	r1, r6
 800efbe:	4658      	mov	r0, fp
 800efc0:	920e      	str	r2, [sp, #56]	@ 0x38
 800efc2:	f000 fc11 	bl	800f7e8 <_Bfree>
 800efc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800efca:	9e07      	ldr	r6, [sp, #28]
 800efcc:	ea43 0102 	orr.w	r1, r3, r2
 800efd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800efd2:	4319      	orrs	r1, r3
 800efd4:	d110      	bne.n	800eff8 <_dtoa_r+0xa20>
 800efd6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800efda:	d029      	beq.n	800f030 <_dtoa_r+0xa58>
 800efdc:	9b08      	ldr	r3, [sp, #32]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	dd02      	ble.n	800efe8 <_dtoa_r+0xa10>
 800efe2:	9b02      	ldr	r3, [sp, #8]
 800efe4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800efe8:	9b00      	ldr	r3, [sp, #0]
 800efea:	f883 8000 	strb.w	r8, [r3]
 800efee:	e63f      	b.n	800ec70 <_dtoa_r+0x698>
 800eff0:	4628      	mov	r0, r5
 800eff2:	e7bb      	b.n	800ef6c <_dtoa_r+0x994>
 800eff4:	2201      	movs	r2, #1
 800eff6:	e7e1      	b.n	800efbc <_dtoa_r+0x9e4>
 800eff8:	9b08      	ldr	r3, [sp, #32]
 800effa:	2b00      	cmp	r3, #0
 800effc:	db04      	blt.n	800f008 <_dtoa_r+0xa30>
 800effe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f000:	430b      	orrs	r3, r1
 800f002:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f004:	430b      	orrs	r3, r1
 800f006:	d120      	bne.n	800f04a <_dtoa_r+0xa72>
 800f008:	2a00      	cmp	r2, #0
 800f00a:	dded      	ble.n	800efe8 <_dtoa_r+0xa10>
 800f00c:	4649      	mov	r1, r9
 800f00e:	2201      	movs	r2, #1
 800f010:	4658      	mov	r0, fp
 800f012:	f000 fdb7 	bl	800fb84 <__lshift>
 800f016:	4621      	mov	r1, r4
 800f018:	4681      	mov	r9, r0
 800f01a:	f000 fe1f 	bl	800fc5c <__mcmp>
 800f01e:	2800      	cmp	r0, #0
 800f020:	dc03      	bgt.n	800f02a <_dtoa_r+0xa52>
 800f022:	d1e1      	bne.n	800efe8 <_dtoa_r+0xa10>
 800f024:	f018 0f01 	tst.w	r8, #1
 800f028:	d0de      	beq.n	800efe8 <_dtoa_r+0xa10>
 800f02a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f02e:	d1d8      	bne.n	800efe2 <_dtoa_r+0xa0a>
 800f030:	9a00      	ldr	r2, [sp, #0]
 800f032:	2339      	movs	r3, #57	@ 0x39
 800f034:	7013      	strb	r3, [r2, #0]
 800f036:	4633      	mov	r3, r6
 800f038:	461e      	mov	r6, r3
 800f03a:	3b01      	subs	r3, #1
 800f03c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f040:	2a39      	cmp	r2, #57	@ 0x39
 800f042:	d052      	beq.n	800f0ea <_dtoa_r+0xb12>
 800f044:	3201      	adds	r2, #1
 800f046:	701a      	strb	r2, [r3, #0]
 800f048:	e612      	b.n	800ec70 <_dtoa_r+0x698>
 800f04a:	2a00      	cmp	r2, #0
 800f04c:	dd07      	ble.n	800f05e <_dtoa_r+0xa86>
 800f04e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f052:	d0ed      	beq.n	800f030 <_dtoa_r+0xa58>
 800f054:	9a00      	ldr	r2, [sp, #0]
 800f056:	f108 0301 	add.w	r3, r8, #1
 800f05a:	7013      	strb	r3, [r2, #0]
 800f05c:	e608      	b.n	800ec70 <_dtoa_r+0x698>
 800f05e:	9b07      	ldr	r3, [sp, #28]
 800f060:	9a07      	ldr	r2, [sp, #28]
 800f062:	f803 8c01 	strb.w	r8, [r3, #-1]
 800f066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f068:	4293      	cmp	r3, r2
 800f06a:	d028      	beq.n	800f0be <_dtoa_r+0xae6>
 800f06c:	4649      	mov	r1, r9
 800f06e:	2300      	movs	r3, #0
 800f070:	220a      	movs	r2, #10
 800f072:	4658      	mov	r0, fp
 800f074:	f000 fbda 	bl	800f82c <__multadd>
 800f078:	42af      	cmp	r7, r5
 800f07a:	4681      	mov	r9, r0
 800f07c:	f04f 0300 	mov.w	r3, #0
 800f080:	f04f 020a 	mov.w	r2, #10
 800f084:	4639      	mov	r1, r7
 800f086:	4658      	mov	r0, fp
 800f088:	d107      	bne.n	800f09a <_dtoa_r+0xac2>
 800f08a:	f000 fbcf 	bl	800f82c <__multadd>
 800f08e:	4607      	mov	r7, r0
 800f090:	4605      	mov	r5, r0
 800f092:	9b07      	ldr	r3, [sp, #28]
 800f094:	3301      	adds	r3, #1
 800f096:	9307      	str	r3, [sp, #28]
 800f098:	e774      	b.n	800ef84 <_dtoa_r+0x9ac>
 800f09a:	f000 fbc7 	bl	800f82c <__multadd>
 800f09e:	4629      	mov	r1, r5
 800f0a0:	4607      	mov	r7, r0
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	220a      	movs	r2, #10
 800f0a6:	4658      	mov	r0, fp
 800f0a8:	f000 fbc0 	bl	800f82c <__multadd>
 800f0ac:	4605      	mov	r5, r0
 800f0ae:	e7f0      	b.n	800f092 <_dtoa_r+0xaba>
 800f0b0:	9b00      	ldr	r3, [sp, #0]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	bfcc      	ite	gt
 800f0b6:	461e      	movgt	r6, r3
 800f0b8:	2601      	movle	r6, #1
 800f0ba:	4456      	add	r6, sl
 800f0bc:	2700      	movs	r7, #0
 800f0be:	4649      	mov	r1, r9
 800f0c0:	2201      	movs	r2, #1
 800f0c2:	4658      	mov	r0, fp
 800f0c4:	f000 fd5e 	bl	800fb84 <__lshift>
 800f0c8:	4621      	mov	r1, r4
 800f0ca:	4681      	mov	r9, r0
 800f0cc:	f000 fdc6 	bl	800fc5c <__mcmp>
 800f0d0:	2800      	cmp	r0, #0
 800f0d2:	dcb0      	bgt.n	800f036 <_dtoa_r+0xa5e>
 800f0d4:	d102      	bne.n	800f0dc <_dtoa_r+0xb04>
 800f0d6:	f018 0f01 	tst.w	r8, #1
 800f0da:	d1ac      	bne.n	800f036 <_dtoa_r+0xa5e>
 800f0dc:	4633      	mov	r3, r6
 800f0de:	461e      	mov	r6, r3
 800f0e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f0e4:	2a30      	cmp	r2, #48	@ 0x30
 800f0e6:	d0fa      	beq.n	800f0de <_dtoa_r+0xb06>
 800f0e8:	e5c2      	b.n	800ec70 <_dtoa_r+0x698>
 800f0ea:	459a      	cmp	sl, r3
 800f0ec:	d1a4      	bne.n	800f038 <_dtoa_r+0xa60>
 800f0ee:	9b04      	ldr	r3, [sp, #16]
 800f0f0:	3301      	adds	r3, #1
 800f0f2:	9304      	str	r3, [sp, #16]
 800f0f4:	2331      	movs	r3, #49	@ 0x31
 800f0f6:	f88a 3000 	strb.w	r3, [sl]
 800f0fa:	e5b9      	b.n	800ec70 <_dtoa_r+0x698>
 800f0fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f0fe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800f15c <_dtoa_r+0xb84>
 800f102:	b11b      	cbz	r3, 800f10c <_dtoa_r+0xb34>
 800f104:	f10a 0308 	add.w	r3, sl, #8
 800f108:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800f10a:	6013      	str	r3, [r2, #0]
 800f10c:	4650      	mov	r0, sl
 800f10e:	b019      	add	sp, #100	@ 0x64
 800f110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f116:	2b01      	cmp	r3, #1
 800f118:	f77f ae37 	ble.w	800ed8a <_dtoa_r+0x7b2>
 800f11c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f11e:	930a      	str	r3, [sp, #40]	@ 0x28
 800f120:	2001      	movs	r0, #1
 800f122:	e655      	b.n	800edd0 <_dtoa_r+0x7f8>
 800f124:	9b00      	ldr	r3, [sp, #0]
 800f126:	2b00      	cmp	r3, #0
 800f128:	f77f aed6 	ble.w	800eed8 <_dtoa_r+0x900>
 800f12c:	4656      	mov	r6, sl
 800f12e:	4621      	mov	r1, r4
 800f130:	4648      	mov	r0, r9
 800f132:	f7ff f9c8 	bl	800e4c6 <quorem>
 800f136:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f13a:	f806 8b01 	strb.w	r8, [r6], #1
 800f13e:	9b00      	ldr	r3, [sp, #0]
 800f140:	eba6 020a 	sub.w	r2, r6, sl
 800f144:	4293      	cmp	r3, r2
 800f146:	ddb3      	ble.n	800f0b0 <_dtoa_r+0xad8>
 800f148:	4649      	mov	r1, r9
 800f14a:	2300      	movs	r3, #0
 800f14c:	220a      	movs	r2, #10
 800f14e:	4658      	mov	r0, fp
 800f150:	f000 fb6c 	bl	800f82c <__multadd>
 800f154:	4681      	mov	r9, r0
 800f156:	e7ea      	b.n	800f12e <_dtoa_r+0xb56>
 800f158:	080108d0 	.word	0x080108d0
 800f15c:	08010854 	.word	0x08010854

0800f160 <_free_r>:
 800f160:	b538      	push	{r3, r4, r5, lr}
 800f162:	4605      	mov	r5, r0
 800f164:	2900      	cmp	r1, #0
 800f166:	d041      	beq.n	800f1ec <_free_r+0x8c>
 800f168:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f16c:	1f0c      	subs	r4, r1, #4
 800f16e:	2b00      	cmp	r3, #0
 800f170:	bfb8      	it	lt
 800f172:	18e4      	addlt	r4, r4, r3
 800f174:	f000 faec 	bl	800f750 <__malloc_lock>
 800f178:	4a1d      	ldr	r2, [pc, #116]	@ (800f1f0 <_free_r+0x90>)
 800f17a:	6813      	ldr	r3, [r2, #0]
 800f17c:	b933      	cbnz	r3, 800f18c <_free_r+0x2c>
 800f17e:	6063      	str	r3, [r4, #4]
 800f180:	6014      	str	r4, [r2, #0]
 800f182:	4628      	mov	r0, r5
 800f184:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f188:	f000 bae8 	b.w	800f75c <__malloc_unlock>
 800f18c:	42a3      	cmp	r3, r4
 800f18e:	d908      	bls.n	800f1a2 <_free_r+0x42>
 800f190:	6820      	ldr	r0, [r4, #0]
 800f192:	1821      	adds	r1, r4, r0
 800f194:	428b      	cmp	r3, r1
 800f196:	bf01      	itttt	eq
 800f198:	6819      	ldreq	r1, [r3, #0]
 800f19a:	685b      	ldreq	r3, [r3, #4]
 800f19c:	1809      	addeq	r1, r1, r0
 800f19e:	6021      	streq	r1, [r4, #0]
 800f1a0:	e7ed      	b.n	800f17e <_free_r+0x1e>
 800f1a2:	461a      	mov	r2, r3
 800f1a4:	685b      	ldr	r3, [r3, #4]
 800f1a6:	b10b      	cbz	r3, 800f1ac <_free_r+0x4c>
 800f1a8:	42a3      	cmp	r3, r4
 800f1aa:	d9fa      	bls.n	800f1a2 <_free_r+0x42>
 800f1ac:	6811      	ldr	r1, [r2, #0]
 800f1ae:	1850      	adds	r0, r2, r1
 800f1b0:	42a0      	cmp	r0, r4
 800f1b2:	d10b      	bne.n	800f1cc <_free_r+0x6c>
 800f1b4:	6820      	ldr	r0, [r4, #0]
 800f1b6:	4401      	add	r1, r0
 800f1b8:	1850      	adds	r0, r2, r1
 800f1ba:	4283      	cmp	r3, r0
 800f1bc:	6011      	str	r1, [r2, #0]
 800f1be:	d1e0      	bne.n	800f182 <_free_r+0x22>
 800f1c0:	6818      	ldr	r0, [r3, #0]
 800f1c2:	685b      	ldr	r3, [r3, #4]
 800f1c4:	6053      	str	r3, [r2, #4]
 800f1c6:	4408      	add	r0, r1
 800f1c8:	6010      	str	r0, [r2, #0]
 800f1ca:	e7da      	b.n	800f182 <_free_r+0x22>
 800f1cc:	d902      	bls.n	800f1d4 <_free_r+0x74>
 800f1ce:	230c      	movs	r3, #12
 800f1d0:	602b      	str	r3, [r5, #0]
 800f1d2:	e7d6      	b.n	800f182 <_free_r+0x22>
 800f1d4:	6820      	ldr	r0, [r4, #0]
 800f1d6:	1821      	adds	r1, r4, r0
 800f1d8:	428b      	cmp	r3, r1
 800f1da:	bf04      	itt	eq
 800f1dc:	6819      	ldreq	r1, [r3, #0]
 800f1de:	685b      	ldreq	r3, [r3, #4]
 800f1e0:	6063      	str	r3, [r4, #4]
 800f1e2:	bf04      	itt	eq
 800f1e4:	1809      	addeq	r1, r1, r0
 800f1e6:	6021      	streq	r1, [r4, #0]
 800f1e8:	6054      	str	r4, [r2, #4]
 800f1ea:	e7ca      	b.n	800f182 <_free_r+0x22>
 800f1ec:	bd38      	pop	{r3, r4, r5, pc}
 800f1ee:	bf00      	nop
 800f1f0:	20005840 	.word	0x20005840

0800f1f4 <__ssputs_r>:
 800f1f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f1f8:	688e      	ldr	r6, [r1, #8]
 800f1fa:	461f      	mov	r7, r3
 800f1fc:	42be      	cmp	r6, r7
 800f1fe:	680b      	ldr	r3, [r1, #0]
 800f200:	4682      	mov	sl, r0
 800f202:	460c      	mov	r4, r1
 800f204:	4690      	mov	r8, r2
 800f206:	d82d      	bhi.n	800f264 <__ssputs_r+0x70>
 800f208:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f20c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f210:	d026      	beq.n	800f260 <__ssputs_r+0x6c>
 800f212:	6965      	ldr	r5, [r4, #20]
 800f214:	6909      	ldr	r1, [r1, #16]
 800f216:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f21a:	eba3 0901 	sub.w	r9, r3, r1
 800f21e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f222:	1c7b      	adds	r3, r7, #1
 800f224:	444b      	add	r3, r9
 800f226:	106d      	asrs	r5, r5, #1
 800f228:	429d      	cmp	r5, r3
 800f22a:	bf38      	it	cc
 800f22c:	461d      	movcc	r5, r3
 800f22e:	0553      	lsls	r3, r2, #21
 800f230:	d527      	bpl.n	800f282 <__ssputs_r+0x8e>
 800f232:	4629      	mov	r1, r5
 800f234:	f000 f960 	bl	800f4f8 <_malloc_r>
 800f238:	4606      	mov	r6, r0
 800f23a:	b360      	cbz	r0, 800f296 <__ssputs_r+0xa2>
 800f23c:	6921      	ldr	r1, [r4, #16]
 800f23e:	464a      	mov	r2, r9
 800f240:	f7ff f933 	bl	800e4aa <memcpy>
 800f244:	89a3      	ldrh	r3, [r4, #12]
 800f246:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f24a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f24e:	81a3      	strh	r3, [r4, #12]
 800f250:	6126      	str	r6, [r4, #16]
 800f252:	6165      	str	r5, [r4, #20]
 800f254:	444e      	add	r6, r9
 800f256:	eba5 0509 	sub.w	r5, r5, r9
 800f25a:	6026      	str	r6, [r4, #0]
 800f25c:	60a5      	str	r5, [r4, #8]
 800f25e:	463e      	mov	r6, r7
 800f260:	42be      	cmp	r6, r7
 800f262:	d900      	bls.n	800f266 <__ssputs_r+0x72>
 800f264:	463e      	mov	r6, r7
 800f266:	6820      	ldr	r0, [r4, #0]
 800f268:	4632      	mov	r2, r6
 800f26a:	4641      	mov	r1, r8
 800f26c:	f000 fe6f 	bl	800ff4e <memmove>
 800f270:	68a3      	ldr	r3, [r4, #8]
 800f272:	1b9b      	subs	r3, r3, r6
 800f274:	60a3      	str	r3, [r4, #8]
 800f276:	6823      	ldr	r3, [r4, #0]
 800f278:	4433      	add	r3, r6
 800f27a:	6023      	str	r3, [r4, #0]
 800f27c:	2000      	movs	r0, #0
 800f27e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f282:	462a      	mov	r2, r5
 800f284:	f000 fe35 	bl	800fef2 <_realloc_r>
 800f288:	4606      	mov	r6, r0
 800f28a:	2800      	cmp	r0, #0
 800f28c:	d1e0      	bne.n	800f250 <__ssputs_r+0x5c>
 800f28e:	6921      	ldr	r1, [r4, #16]
 800f290:	4650      	mov	r0, sl
 800f292:	f7ff ff65 	bl	800f160 <_free_r>
 800f296:	230c      	movs	r3, #12
 800f298:	f8ca 3000 	str.w	r3, [sl]
 800f29c:	89a3      	ldrh	r3, [r4, #12]
 800f29e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f2a2:	81a3      	strh	r3, [r4, #12]
 800f2a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f2a8:	e7e9      	b.n	800f27e <__ssputs_r+0x8a>
	...

0800f2ac <_svfiprintf_r>:
 800f2ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2b0:	4698      	mov	r8, r3
 800f2b2:	898b      	ldrh	r3, [r1, #12]
 800f2b4:	061b      	lsls	r3, r3, #24
 800f2b6:	b09d      	sub	sp, #116	@ 0x74
 800f2b8:	4607      	mov	r7, r0
 800f2ba:	460d      	mov	r5, r1
 800f2bc:	4614      	mov	r4, r2
 800f2be:	d510      	bpl.n	800f2e2 <_svfiprintf_r+0x36>
 800f2c0:	690b      	ldr	r3, [r1, #16]
 800f2c2:	b973      	cbnz	r3, 800f2e2 <_svfiprintf_r+0x36>
 800f2c4:	2140      	movs	r1, #64	@ 0x40
 800f2c6:	f000 f917 	bl	800f4f8 <_malloc_r>
 800f2ca:	6028      	str	r0, [r5, #0]
 800f2cc:	6128      	str	r0, [r5, #16]
 800f2ce:	b930      	cbnz	r0, 800f2de <_svfiprintf_r+0x32>
 800f2d0:	230c      	movs	r3, #12
 800f2d2:	603b      	str	r3, [r7, #0]
 800f2d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f2d8:	b01d      	add	sp, #116	@ 0x74
 800f2da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2de:	2340      	movs	r3, #64	@ 0x40
 800f2e0:	616b      	str	r3, [r5, #20]
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f2e6:	2320      	movs	r3, #32
 800f2e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f2ec:	f8cd 800c 	str.w	r8, [sp, #12]
 800f2f0:	2330      	movs	r3, #48	@ 0x30
 800f2f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f490 <_svfiprintf_r+0x1e4>
 800f2f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f2fa:	f04f 0901 	mov.w	r9, #1
 800f2fe:	4623      	mov	r3, r4
 800f300:	469a      	mov	sl, r3
 800f302:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f306:	b10a      	cbz	r2, 800f30c <_svfiprintf_r+0x60>
 800f308:	2a25      	cmp	r2, #37	@ 0x25
 800f30a:	d1f9      	bne.n	800f300 <_svfiprintf_r+0x54>
 800f30c:	ebba 0b04 	subs.w	fp, sl, r4
 800f310:	d00b      	beq.n	800f32a <_svfiprintf_r+0x7e>
 800f312:	465b      	mov	r3, fp
 800f314:	4622      	mov	r2, r4
 800f316:	4629      	mov	r1, r5
 800f318:	4638      	mov	r0, r7
 800f31a:	f7ff ff6b 	bl	800f1f4 <__ssputs_r>
 800f31e:	3001      	adds	r0, #1
 800f320:	f000 80a7 	beq.w	800f472 <_svfiprintf_r+0x1c6>
 800f324:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f326:	445a      	add	r2, fp
 800f328:	9209      	str	r2, [sp, #36]	@ 0x24
 800f32a:	f89a 3000 	ldrb.w	r3, [sl]
 800f32e:	2b00      	cmp	r3, #0
 800f330:	f000 809f 	beq.w	800f472 <_svfiprintf_r+0x1c6>
 800f334:	2300      	movs	r3, #0
 800f336:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f33a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f33e:	f10a 0a01 	add.w	sl, sl, #1
 800f342:	9304      	str	r3, [sp, #16]
 800f344:	9307      	str	r3, [sp, #28]
 800f346:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f34a:	931a      	str	r3, [sp, #104]	@ 0x68
 800f34c:	4654      	mov	r4, sl
 800f34e:	2205      	movs	r2, #5
 800f350:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f354:	484e      	ldr	r0, [pc, #312]	@ (800f490 <_svfiprintf_r+0x1e4>)
 800f356:	f7f0 ff3b 	bl	80001d0 <memchr>
 800f35a:	9a04      	ldr	r2, [sp, #16]
 800f35c:	b9d8      	cbnz	r0, 800f396 <_svfiprintf_r+0xea>
 800f35e:	06d0      	lsls	r0, r2, #27
 800f360:	bf44      	itt	mi
 800f362:	2320      	movmi	r3, #32
 800f364:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f368:	0711      	lsls	r1, r2, #28
 800f36a:	bf44      	itt	mi
 800f36c:	232b      	movmi	r3, #43	@ 0x2b
 800f36e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f372:	f89a 3000 	ldrb.w	r3, [sl]
 800f376:	2b2a      	cmp	r3, #42	@ 0x2a
 800f378:	d015      	beq.n	800f3a6 <_svfiprintf_r+0xfa>
 800f37a:	9a07      	ldr	r2, [sp, #28]
 800f37c:	4654      	mov	r4, sl
 800f37e:	2000      	movs	r0, #0
 800f380:	f04f 0c0a 	mov.w	ip, #10
 800f384:	4621      	mov	r1, r4
 800f386:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f38a:	3b30      	subs	r3, #48	@ 0x30
 800f38c:	2b09      	cmp	r3, #9
 800f38e:	d94b      	bls.n	800f428 <_svfiprintf_r+0x17c>
 800f390:	b1b0      	cbz	r0, 800f3c0 <_svfiprintf_r+0x114>
 800f392:	9207      	str	r2, [sp, #28]
 800f394:	e014      	b.n	800f3c0 <_svfiprintf_r+0x114>
 800f396:	eba0 0308 	sub.w	r3, r0, r8
 800f39a:	fa09 f303 	lsl.w	r3, r9, r3
 800f39e:	4313      	orrs	r3, r2
 800f3a0:	9304      	str	r3, [sp, #16]
 800f3a2:	46a2      	mov	sl, r4
 800f3a4:	e7d2      	b.n	800f34c <_svfiprintf_r+0xa0>
 800f3a6:	9b03      	ldr	r3, [sp, #12]
 800f3a8:	1d19      	adds	r1, r3, #4
 800f3aa:	681b      	ldr	r3, [r3, #0]
 800f3ac:	9103      	str	r1, [sp, #12]
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	bfbb      	ittet	lt
 800f3b2:	425b      	neglt	r3, r3
 800f3b4:	f042 0202 	orrlt.w	r2, r2, #2
 800f3b8:	9307      	strge	r3, [sp, #28]
 800f3ba:	9307      	strlt	r3, [sp, #28]
 800f3bc:	bfb8      	it	lt
 800f3be:	9204      	strlt	r2, [sp, #16]
 800f3c0:	7823      	ldrb	r3, [r4, #0]
 800f3c2:	2b2e      	cmp	r3, #46	@ 0x2e
 800f3c4:	d10a      	bne.n	800f3dc <_svfiprintf_r+0x130>
 800f3c6:	7863      	ldrb	r3, [r4, #1]
 800f3c8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f3ca:	d132      	bne.n	800f432 <_svfiprintf_r+0x186>
 800f3cc:	9b03      	ldr	r3, [sp, #12]
 800f3ce:	1d1a      	adds	r2, r3, #4
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	9203      	str	r2, [sp, #12]
 800f3d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f3d8:	3402      	adds	r4, #2
 800f3da:	9305      	str	r3, [sp, #20]
 800f3dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f4a0 <_svfiprintf_r+0x1f4>
 800f3e0:	7821      	ldrb	r1, [r4, #0]
 800f3e2:	2203      	movs	r2, #3
 800f3e4:	4650      	mov	r0, sl
 800f3e6:	f7f0 fef3 	bl	80001d0 <memchr>
 800f3ea:	b138      	cbz	r0, 800f3fc <_svfiprintf_r+0x150>
 800f3ec:	9b04      	ldr	r3, [sp, #16]
 800f3ee:	eba0 000a 	sub.w	r0, r0, sl
 800f3f2:	2240      	movs	r2, #64	@ 0x40
 800f3f4:	4082      	lsls	r2, r0
 800f3f6:	4313      	orrs	r3, r2
 800f3f8:	3401      	adds	r4, #1
 800f3fa:	9304      	str	r3, [sp, #16]
 800f3fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f400:	4824      	ldr	r0, [pc, #144]	@ (800f494 <_svfiprintf_r+0x1e8>)
 800f402:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f406:	2206      	movs	r2, #6
 800f408:	f7f0 fee2 	bl	80001d0 <memchr>
 800f40c:	2800      	cmp	r0, #0
 800f40e:	d036      	beq.n	800f47e <_svfiprintf_r+0x1d2>
 800f410:	4b21      	ldr	r3, [pc, #132]	@ (800f498 <_svfiprintf_r+0x1ec>)
 800f412:	bb1b      	cbnz	r3, 800f45c <_svfiprintf_r+0x1b0>
 800f414:	9b03      	ldr	r3, [sp, #12]
 800f416:	3307      	adds	r3, #7
 800f418:	f023 0307 	bic.w	r3, r3, #7
 800f41c:	3308      	adds	r3, #8
 800f41e:	9303      	str	r3, [sp, #12]
 800f420:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f422:	4433      	add	r3, r6
 800f424:	9309      	str	r3, [sp, #36]	@ 0x24
 800f426:	e76a      	b.n	800f2fe <_svfiprintf_r+0x52>
 800f428:	fb0c 3202 	mla	r2, ip, r2, r3
 800f42c:	460c      	mov	r4, r1
 800f42e:	2001      	movs	r0, #1
 800f430:	e7a8      	b.n	800f384 <_svfiprintf_r+0xd8>
 800f432:	2300      	movs	r3, #0
 800f434:	3401      	adds	r4, #1
 800f436:	9305      	str	r3, [sp, #20]
 800f438:	4619      	mov	r1, r3
 800f43a:	f04f 0c0a 	mov.w	ip, #10
 800f43e:	4620      	mov	r0, r4
 800f440:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f444:	3a30      	subs	r2, #48	@ 0x30
 800f446:	2a09      	cmp	r2, #9
 800f448:	d903      	bls.n	800f452 <_svfiprintf_r+0x1a6>
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d0c6      	beq.n	800f3dc <_svfiprintf_r+0x130>
 800f44e:	9105      	str	r1, [sp, #20]
 800f450:	e7c4      	b.n	800f3dc <_svfiprintf_r+0x130>
 800f452:	fb0c 2101 	mla	r1, ip, r1, r2
 800f456:	4604      	mov	r4, r0
 800f458:	2301      	movs	r3, #1
 800f45a:	e7f0      	b.n	800f43e <_svfiprintf_r+0x192>
 800f45c:	ab03      	add	r3, sp, #12
 800f45e:	9300      	str	r3, [sp, #0]
 800f460:	462a      	mov	r2, r5
 800f462:	4b0e      	ldr	r3, [pc, #56]	@ (800f49c <_svfiprintf_r+0x1f0>)
 800f464:	a904      	add	r1, sp, #16
 800f466:	4638      	mov	r0, r7
 800f468:	f7fe faf6 	bl	800da58 <_printf_float>
 800f46c:	1c42      	adds	r2, r0, #1
 800f46e:	4606      	mov	r6, r0
 800f470:	d1d6      	bne.n	800f420 <_svfiprintf_r+0x174>
 800f472:	89ab      	ldrh	r3, [r5, #12]
 800f474:	065b      	lsls	r3, r3, #25
 800f476:	f53f af2d 	bmi.w	800f2d4 <_svfiprintf_r+0x28>
 800f47a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f47c:	e72c      	b.n	800f2d8 <_svfiprintf_r+0x2c>
 800f47e:	ab03      	add	r3, sp, #12
 800f480:	9300      	str	r3, [sp, #0]
 800f482:	462a      	mov	r2, r5
 800f484:	4b05      	ldr	r3, [pc, #20]	@ (800f49c <_svfiprintf_r+0x1f0>)
 800f486:	a904      	add	r1, sp, #16
 800f488:	4638      	mov	r0, r7
 800f48a:	f7fe fd7d 	bl	800df88 <_printf_i>
 800f48e:	e7ed      	b.n	800f46c <_svfiprintf_r+0x1c0>
 800f490:	080108e1 	.word	0x080108e1
 800f494:	080108eb 	.word	0x080108eb
 800f498:	0800da59 	.word	0x0800da59
 800f49c:	0800f1f5 	.word	0x0800f1f5
 800f4a0:	080108e7 	.word	0x080108e7

0800f4a4 <malloc>:
 800f4a4:	4b02      	ldr	r3, [pc, #8]	@ (800f4b0 <malloc+0xc>)
 800f4a6:	4601      	mov	r1, r0
 800f4a8:	6818      	ldr	r0, [r3, #0]
 800f4aa:	f000 b825 	b.w	800f4f8 <_malloc_r>
 800f4ae:	bf00      	nop
 800f4b0:	20000094 	.word	0x20000094

0800f4b4 <sbrk_aligned>:
 800f4b4:	b570      	push	{r4, r5, r6, lr}
 800f4b6:	4e0f      	ldr	r6, [pc, #60]	@ (800f4f4 <sbrk_aligned+0x40>)
 800f4b8:	460c      	mov	r4, r1
 800f4ba:	6831      	ldr	r1, [r6, #0]
 800f4bc:	4605      	mov	r5, r0
 800f4be:	b911      	cbnz	r1, 800f4c6 <sbrk_aligned+0x12>
 800f4c0:	f000 fd94 	bl	800ffec <_sbrk_r>
 800f4c4:	6030      	str	r0, [r6, #0]
 800f4c6:	4621      	mov	r1, r4
 800f4c8:	4628      	mov	r0, r5
 800f4ca:	f000 fd8f 	bl	800ffec <_sbrk_r>
 800f4ce:	1c43      	adds	r3, r0, #1
 800f4d0:	d103      	bne.n	800f4da <sbrk_aligned+0x26>
 800f4d2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800f4d6:	4620      	mov	r0, r4
 800f4d8:	bd70      	pop	{r4, r5, r6, pc}
 800f4da:	1cc4      	adds	r4, r0, #3
 800f4dc:	f024 0403 	bic.w	r4, r4, #3
 800f4e0:	42a0      	cmp	r0, r4
 800f4e2:	d0f8      	beq.n	800f4d6 <sbrk_aligned+0x22>
 800f4e4:	1a21      	subs	r1, r4, r0
 800f4e6:	4628      	mov	r0, r5
 800f4e8:	f000 fd80 	bl	800ffec <_sbrk_r>
 800f4ec:	3001      	adds	r0, #1
 800f4ee:	d1f2      	bne.n	800f4d6 <sbrk_aligned+0x22>
 800f4f0:	e7ef      	b.n	800f4d2 <sbrk_aligned+0x1e>
 800f4f2:	bf00      	nop
 800f4f4:	2000583c 	.word	0x2000583c

0800f4f8 <_malloc_r>:
 800f4f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f4fc:	1ccd      	adds	r5, r1, #3
 800f4fe:	f025 0503 	bic.w	r5, r5, #3
 800f502:	3508      	adds	r5, #8
 800f504:	2d0c      	cmp	r5, #12
 800f506:	bf38      	it	cc
 800f508:	250c      	movcc	r5, #12
 800f50a:	2d00      	cmp	r5, #0
 800f50c:	4606      	mov	r6, r0
 800f50e:	db01      	blt.n	800f514 <_malloc_r+0x1c>
 800f510:	42a9      	cmp	r1, r5
 800f512:	d904      	bls.n	800f51e <_malloc_r+0x26>
 800f514:	230c      	movs	r3, #12
 800f516:	6033      	str	r3, [r6, #0]
 800f518:	2000      	movs	r0, #0
 800f51a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f51e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f5f4 <_malloc_r+0xfc>
 800f522:	f000 f915 	bl	800f750 <__malloc_lock>
 800f526:	f8d8 3000 	ldr.w	r3, [r8]
 800f52a:	461c      	mov	r4, r3
 800f52c:	bb44      	cbnz	r4, 800f580 <_malloc_r+0x88>
 800f52e:	4629      	mov	r1, r5
 800f530:	4630      	mov	r0, r6
 800f532:	f7ff ffbf 	bl	800f4b4 <sbrk_aligned>
 800f536:	1c43      	adds	r3, r0, #1
 800f538:	4604      	mov	r4, r0
 800f53a:	d158      	bne.n	800f5ee <_malloc_r+0xf6>
 800f53c:	f8d8 4000 	ldr.w	r4, [r8]
 800f540:	4627      	mov	r7, r4
 800f542:	2f00      	cmp	r7, #0
 800f544:	d143      	bne.n	800f5ce <_malloc_r+0xd6>
 800f546:	2c00      	cmp	r4, #0
 800f548:	d04b      	beq.n	800f5e2 <_malloc_r+0xea>
 800f54a:	6823      	ldr	r3, [r4, #0]
 800f54c:	4639      	mov	r1, r7
 800f54e:	4630      	mov	r0, r6
 800f550:	eb04 0903 	add.w	r9, r4, r3
 800f554:	f000 fd4a 	bl	800ffec <_sbrk_r>
 800f558:	4581      	cmp	r9, r0
 800f55a:	d142      	bne.n	800f5e2 <_malloc_r+0xea>
 800f55c:	6821      	ldr	r1, [r4, #0]
 800f55e:	1a6d      	subs	r5, r5, r1
 800f560:	4629      	mov	r1, r5
 800f562:	4630      	mov	r0, r6
 800f564:	f7ff ffa6 	bl	800f4b4 <sbrk_aligned>
 800f568:	3001      	adds	r0, #1
 800f56a:	d03a      	beq.n	800f5e2 <_malloc_r+0xea>
 800f56c:	6823      	ldr	r3, [r4, #0]
 800f56e:	442b      	add	r3, r5
 800f570:	6023      	str	r3, [r4, #0]
 800f572:	f8d8 3000 	ldr.w	r3, [r8]
 800f576:	685a      	ldr	r2, [r3, #4]
 800f578:	bb62      	cbnz	r2, 800f5d4 <_malloc_r+0xdc>
 800f57a:	f8c8 7000 	str.w	r7, [r8]
 800f57e:	e00f      	b.n	800f5a0 <_malloc_r+0xa8>
 800f580:	6822      	ldr	r2, [r4, #0]
 800f582:	1b52      	subs	r2, r2, r5
 800f584:	d420      	bmi.n	800f5c8 <_malloc_r+0xd0>
 800f586:	2a0b      	cmp	r2, #11
 800f588:	d917      	bls.n	800f5ba <_malloc_r+0xc2>
 800f58a:	1961      	adds	r1, r4, r5
 800f58c:	42a3      	cmp	r3, r4
 800f58e:	6025      	str	r5, [r4, #0]
 800f590:	bf18      	it	ne
 800f592:	6059      	strne	r1, [r3, #4]
 800f594:	6863      	ldr	r3, [r4, #4]
 800f596:	bf08      	it	eq
 800f598:	f8c8 1000 	streq.w	r1, [r8]
 800f59c:	5162      	str	r2, [r4, r5]
 800f59e:	604b      	str	r3, [r1, #4]
 800f5a0:	4630      	mov	r0, r6
 800f5a2:	f000 f8db 	bl	800f75c <__malloc_unlock>
 800f5a6:	f104 000b 	add.w	r0, r4, #11
 800f5aa:	1d23      	adds	r3, r4, #4
 800f5ac:	f020 0007 	bic.w	r0, r0, #7
 800f5b0:	1ac2      	subs	r2, r0, r3
 800f5b2:	bf1c      	itt	ne
 800f5b4:	1a1b      	subne	r3, r3, r0
 800f5b6:	50a3      	strne	r3, [r4, r2]
 800f5b8:	e7af      	b.n	800f51a <_malloc_r+0x22>
 800f5ba:	6862      	ldr	r2, [r4, #4]
 800f5bc:	42a3      	cmp	r3, r4
 800f5be:	bf0c      	ite	eq
 800f5c0:	f8c8 2000 	streq.w	r2, [r8]
 800f5c4:	605a      	strne	r2, [r3, #4]
 800f5c6:	e7eb      	b.n	800f5a0 <_malloc_r+0xa8>
 800f5c8:	4623      	mov	r3, r4
 800f5ca:	6864      	ldr	r4, [r4, #4]
 800f5cc:	e7ae      	b.n	800f52c <_malloc_r+0x34>
 800f5ce:	463c      	mov	r4, r7
 800f5d0:	687f      	ldr	r7, [r7, #4]
 800f5d2:	e7b6      	b.n	800f542 <_malloc_r+0x4a>
 800f5d4:	461a      	mov	r2, r3
 800f5d6:	685b      	ldr	r3, [r3, #4]
 800f5d8:	42a3      	cmp	r3, r4
 800f5da:	d1fb      	bne.n	800f5d4 <_malloc_r+0xdc>
 800f5dc:	2300      	movs	r3, #0
 800f5de:	6053      	str	r3, [r2, #4]
 800f5e0:	e7de      	b.n	800f5a0 <_malloc_r+0xa8>
 800f5e2:	230c      	movs	r3, #12
 800f5e4:	6033      	str	r3, [r6, #0]
 800f5e6:	4630      	mov	r0, r6
 800f5e8:	f000 f8b8 	bl	800f75c <__malloc_unlock>
 800f5ec:	e794      	b.n	800f518 <_malloc_r+0x20>
 800f5ee:	6005      	str	r5, [r0, #0]
 800f5f0:	e7d6      	b.n	800f5a0 <_malloc_r+0xa8>
 800f5f2:	bf00      	nop
 800f5f4:	20005840 	.word	0x20005840

0800f5f8 <__sflush_r>:
 800f5f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f5fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f600:	0716      	lsls	r6, r2, #28
 800f602:	4605      	mov	r5, r0
 800f604:	460c      	mov	r4, r1
 800f606:	d454      	bmi.n	800f6b2 <__sflush_r+0xba>
 800f608:	684b      	ldr	r3, [r1, #4]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	dc02      	bgt.n	800f614 <__sflush_r+0x1c>
 800f60e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f610:	2b00      	cmp	r3, #0
 800f612:	dd48      	ble.n	800f6a6 <__sflush_r+0xae>
 800f614:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f616:	2e00      	cmp	r6, #0
 800f618:	d045      	beq.n	800f6a6 <__sflush_r+0xae>
 800f61a:	2300      	movs	r3, #0
 800f61c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f620:	682f      	ldr	r7, [r5, #0]
 800f622:	6a21      	ldr	r1, [r4, #32]
 800f624:	602b      	str	r3, [r5, #0]
 800f626:	d030      	beq.n	800f68a <__sflush_r+0x92>
 800f628:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f62a:	89a3      	ldrh	r3, [r4, #12]
 800f62c:	0759      	lsls	r1, r3, #29
 800f62e:	d505      	bpl.n	800f63c <__sflush_r+0x44>
 800f630:	6863      	ldr	r3, [r4, #4]
 800f632:	1ad2      	subs	r2, r2, r3
 800f634:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f636:	b10b      	cbz	r3, 800f63c <__sflush_r+0x44>
 800f638:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f63a:	1ad2      	subs	r2, r2, r3
 800f63c:	2300      	movs	r3, #0
 800f63e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f640:	6a21      	ldr	r1, [r4, #32]
 800f642:	4628      	mov	r0, r5
 800f644:	47b0      	blx	r6
 800f646:	1c43      	adds	r3, r0, #1
 800f648:	89a3      	ldrh	r3, [r4, #12]
 800f64a:	d106      	bne.n	800f65a <__sflush_r+0x62>
 800f64c:	6829      	ldr	r1, [r5, #0]
 800f64e:	291d      	cmp	r1, #29
 800f650:	d82b      	bhi.n	800f6aa <__sflush_r+0xb2>
 800f652:	4a2a      	ldr	r2, [pc, #168]	@ (800f6fc <__sflush_r+0x104>)
 800f654:	410a      	asrs	r2, r1
 800f656:	07d6      	lsls	r6, r2, #31
 800f658:	d427      	bmi.n	800f6aa <__sflush_r+0xb2>
 800f65a:	2200      	movs	r2, #0
 800f65c:	6062      	str	r2, [r4, #4]
 800f65e:	04d9      	lsls	r1, r3, #19
 800f660:	6922      	ldr	r2, [r4, #16]
 800f662:	6022      	str	r2, [r4, #0]
 800f664:	d504      	bpl.n	800f670 <__sflush_r+0x78>
 800f666:	1c42      	adds	r2, r0, #1
 800f668:	d101      	bne.n	800f66e <__sflush_r+0x76>
 800f66a:	682b      	ldr	r3, [r5, #0]
 800f66c:	b903      	cbnz	r3, 800f670 <__sflush_r+0x78>
 800f66e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f670:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f672:	602f      	str	r7, [r5, #0]
 800f674:	b1b9      	cbz	r1, 800f6a6 <__sflush_r+0xae>
 800f676:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f67a:	4299      	cmp	r1, r3
 800f67c:	d002      	beq.n	800f684 <__sflush_r+0x8c>
 800f67e:	4628      	mov	r0, r5
 800f680:	f7ff fd6e 	bl	800f160 <_free_r>
 800f684:	2300      	movs	r3, #0
 800f686:	6363      	str	r3, [r4, #52]	@ 0x34
 800f688:	e00d      	b.n	800f6a6 <__sflush_r+0xae>
 800f68a:	2301      	movs	r3, #1
 800f68c:	4628      	mov	r0, r5
 800f68e:	47b0      	blx	r6
 800f690:	4602      	mov	r2, r0
 800f692:	1c50      	adds	r0, r2, #1
 800f694:	d1c9      	bne.n	800f62a <__sflush_r+0x32>
 800f696:	682b      	ldr	r3, [r5, #0]
 800f698:	2b00      	cmp	r3, #0
 800f69a:	d0c6      	beq.n	800f62a <__sflush_r+0x32>
 800f69c:	2b1d      	cmp	r3, #29
 800f69e:	d001      	beq.n	800f6a4 <__sflush_r+0xac>
 800f6a0:	2b16      	cmp	r3, #22
 800f6a2:	d11e      	bne.n	800f6e2 <__sflush_r+0xea>
 800f6a4:	602f      	str	r7, [r5, #0]
 800f6a6:	2000      	movs	r0, #0
 800f6a8:	e022      	b.n	800f6f0 <__sflush_r+0xf8>
 800f6aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f6ae:	b21b      	sxth	r3, r3
 800f6b0:	e01b      	b.n	800f6ea <__sflush_r+0xf2>
 800f6b2:	690f      	ldr	r7, [r1, #16]
 800f6b4:	2f00      	cmp	r7, #0
 800f6b6:	d0f6      	beq.n	800f6a6 <__sflush_r+0xae>
 800f6b8:	0793      	lsls	r3, r2, #30
 800f6ba:	680e      	ldr	r6, [r1, #0]
 800f6bc:	bf08      	it	eq
 800f6be:	694b      	ldreq	r3, [r1, #20]
 800f6c0:	600f      	str	r7, [r1, #0]
 800f6c2:	bf18      	it	ne
 800f6c4:	2300      	movne	r3, #0
 800f6c6:	eba6 0807 	sub.w	r8, r6, r7
 800f6ca:	608b      	str	r3, [r1, #8]
 800f6cc:	f1b8 0f00 	cmp.w	r8, #0
 800f6d0:	dde9      	ble.n	800f6a6 <__sflush_r+0xae>
 800f6d2:	6a21      	ldr	r1, [r4, #32]
 800f6d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f6d6:	4643      	mov	r3, r8
 800f6d8:	463a      	mov	r2, r7
 800f6da:	4628      	mov	r0, r5
 800f6dc:	47b0      	blx	r6
 800f6de:	2800      	cmp	r0, #0
 800f6e0:	dc08      	bgt.n	800f6f4 <__sflush_r+0xfc>
 800f6e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f6ea:	81a3      	strh	r3, [r4, #12]
 800f6ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f6f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6f4:	4407      	add	r7, r0
 800f6f6:	eba8 0800 	sub.w	r8, r8, r0
 800f6fa:	e7e7      	b.n	800f6cc <__sflush_r+0xd4>
 800f6fc:	dfbffffe 	.word	0xdfbffffe

0800f700 <_fflush_r>:
 800f700:	b538      	push	{r3, r4, r5, lr}
 800f702:	690b      	ldr	r3, [r1, #16]
 800f704:	4605      	mov	r5, r0
 800f706:	460c      	mov	r4, r1
 800f708:	b913      	cbnz	r3, 800f710 <_fflush_r+0x10>
 800f70a:	2500      	movs	r5, #0
 800f70c:	4628      	mov	r0, r5
 800f70e:	bd38      	pop	{r3, r4, r5, pc}
 800f710:	b118      	cbz	r0, 800f71a <_fflush_r+0x1a>
 800f712:	6a03      	ldr	r3, [r0, #32]
 800f714:	b90b      	cbnz	r3, 800f71a <_fflush_r+0x1a>
 800f716:	f7fe fde3 	bl	800e2e0 <__sinit>
 800f71a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d0f3      	beq.n	800f70a <_fflush_r+0xa>
 800f722:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f724:	07d0      	lsls	r0, r2, #31
 800f726:	d404      	bmi.n	800f732 <_fflush_r+0x32>
 800f728:	0599      	lsls	r1, r3, #22
 800f72a:	d402      	bmi.n	800f732 <_fflush_r+0x32>
 800f72c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f72e:	f7fe feba 	bl	800e4a6 <__retarget_lock_acquire_recursive>
 800f732:	4628      	mov	r0, r5
 800f734:	4621      	mov	r1, r4
 800f736:	f7ff ff5f 	bl	800f5f8 <__sflush_r>
 800f73a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f73c:	07da      	lsls	r2, r3, #31
 800f73e:	4605      	mov	r5, r0
 800f740:	d4e4      	bmi.n	800f70c <_fflush_r+0xc>
 800f742:	89a3      	ldrh	r3, [r4, #12]
 800f744:	059b      	lsls	r3, r3, #22
 800f746:	d4e1      	bmi.n	800f70c <_fflush_r+0xc>
 800f748:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f74a:	f7fe fead 	bl	800e4a8 <__retarget_lock_release_recursive>
 800f74e:	e7dd      	b.n	800f70c <_fflush_r+0xc>

0800f750 <__malloc_lock>:
 800f750:	4801      	ldr	r0, [pc, #4]	@ (800f758 <__malloc_lock+0x8>)
 800f752:	f7fe bea8 	b.w	800e4a6 <__retarget_lock_acquire_recursive>
 800f756:	bf00      	nop
 800f758:	20005838 	.word	0x20005838

0800f75c <__malloc_unlock>:
 800f75c:	4801      	ldr	r0, [pc, #4]	@ (800f764 <__malloc_unlock+0x8>)
 800f75e:	f7fe bea3 	b.w	800e4a8 <__retarget_lock_release_recursive>
 800f762:	bf00      	nop
 800f764:	20005838 	.word	0x20005838

0800f768 <_Balloc>:
 800f768:	b570      	push	{r4, r5, r6, lr}
 800f76a:	69c6      	ldr	r6, [r0, #28]
 800f76c:	4604      	mov	r4, r0
 800f76e:	460d      	mov	r5, r1
 800f770:	b976      	cbnz	r6, 800f790 <_Balloc+0x28>
 800f772:	2010      	movs	r0, #16
 800f774:	f7ff fe96 	bl	800f4a4 <malloc>
 800f778:	4602      	mov	r2, r0
 800f77a:	61e0      	str	r0, [r4, #28]
 800f77c:	b920      	cbnz	r0, 800f788 <_Balloc+0x20>
 800f77e:	4b18      	ldr	r3, [pc, #96]	@ (800f7e0 <_Balloc+0x78>)
 800f780:	4818      	ldr	r0, [pc, #96]	@ (800f7e4 <_Balloc+0x7c>)
 800f782:	216b      	movs	r1, #107	@ 0x6b
 800f784:	f000 fc54 	bl	8010030 <__assert_func>
 800f788:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f78c:	6006      	str	r6, [r0, #0]
 800f78e:	60c6      	str	r6, [r0, #12]
 800f790:	69e6      	ldr	r6, [r4, #28]
 800f792:	68f3      	ldr	r3, [r6, #12]
 800f794:	b183      	cbz	r3, 800f7b8 <_Balloc+0x50>
 800f796:	69e3      	ldr	r3, [r4, #28]
 800f798:	68db      	ldr	r3, [r3, #12]
 800f79a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f79e:	b9b8      	cbnz	r0, 800f7d0 <_Balloc+0x68>
 800f7a0:	2101      	movs	r1, #1
 800f7a2:	fa01 f605 	lsl.w	r6, r1, r5
 800f7a6:	1d72      	adds	r2, r6, #5
 800f7a8:	0092      	lsls	r2, r2, #2
 800f7aa:	4620      	mov	r0, r4
 800f7ac:	f000 fc5e 	bl	801006c <_calloc_r>
 800f7b0:	b160      	cbz	r0, 800f7cc <_Balloc+0x64>
 800f7b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f7b6:	e00e      	b.n	800f7d6 <_Balloc+0x6e>
 800f7b8:	2221      	movs	r2, #33	@ 0x21
 800f7ba:	2104      	movs	r1, #4
 800f7bc:	4620      	mov	r0, r4
 800f7be:	f000 fc55 	bl	801006c <_calloc_r>
 800f7c2:	69e3      	ldr	r3, [r4, #28]
 800f7c4:	60f0      	str	r0, [r6, #12]
 800f7c6:	68db      	ldr	r3, [r3, #12]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d1e4      	bne.n	800f796 <_Balloc+0x2e>
 800f7cc:	2000      	movs	r0, #0
 800f7ce:	bd70      	pop	{r4, r5, r6, pc}
 800f7d0:	6802      	ldr	r2, [r0, #0]
 800f7d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f7dc:	e7f7      	b.n	800f7ce <_Balloc+0x66>
 800f7de:	bf00      	nop
 800f7e0:	08010861 	.word	0x08010861
 800f7e4:	080108f2 	.word	0x080108f2

0800f7e8 <_Bfree>:
 800f7e8:	b570      	push	{r4, r5, r6, lr}
 800f7ea:	69c6      	ldr	r6, [r0, #28]
 800f7ec:	4605      	mov	r5, r0
 800f7ee:	460c      	mov	r4, r1
 800f7f0:	b976      	cbnz	r6, 800f810 <_Bfree+0x28>
 800f7f2:	2010      	movs	r0, #16
 800f7f4:	f7ff fe56 	bl	800f4a4 <malloc>
 800f7f8:	4602      	mov	r2, r0
 800f7fa:	61e8      	str	r0, [r5, #28]
 800f7fc:	b920      	cbnz	r0, 800f808 <_Bfree+0x20>
 800f7fe:	4b09      	ldr	r3, [pc, #36]	@ (800f824 <_Bfree+0x3c>)
 800f800:	4809      	ldr	r0, [pc, #36]	@ (800f828 <_Bfree+0x40>)
 800f802:	218f      	movs	r1, #143	@ 0x8f
 800f804:	f000 fc14 	bl	8010030 <__assert_func>
 800f808:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f80c:	6006      	str	r6, [r0, #0]
 800f80e:	60c6      	str	r6, [r0, #12]
 800f810:	b13c      	cbz	r4, 800f822 <_Bfree+0x3a>
 800f812:	69eb      	ldr	r3, [r5, #28]
 800f814:	6862      	ldr	r2, [r4, #4]
 800f816:	68db      	ldr	r3, [r3, #12]
 800f818:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f81c:	6021      	str	r1, [r4, #0]
 800f81e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f822:	bd70      	pop	{r4, r5, r6, pc}
 800f824:	08010861 	.word	0x08010861
 800f828:	080108f2 	.word	0x080108f2

0800f82c <__multadd>:
 800f82c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f830:	690d      	ldr	r5, [r1, #16]
 800f832:	4607      	mov	r7, r0
 800f834:	460c      	mov	r4, r1
 800f836:	461e      	mov	r6, r3
 800f838:	f101 0c14 	add.w	ip, r1, #20
 800f83c:	2000      	movs	r0, #0
 800f83e:	f8dc 3000 	ldr.w	r3, [ip]
 800f842:	b299      	uxth	r1, r3
 800f844:	fb02 6101 	mla	r1, r2, r1, r6
 800f848:	0c1e      	lsrs	r6, r3, #16
 800f84a:	0c0b      	lsrs	r3, r1, #16
 800f84c:	fb02 3306 	mla	r3, r2, r6, r3
 800f850:	b289      	uxth	r1, r1
 800f852:	3001      	adds	r0, #1
 800f854:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f858:	4285      	cmp	r5, r0
 800f85a:	f84c 1b04 	str.w	r1, [ip], #4
 800f85e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f862:	dcec      	bgt.n	800f83e <__multadd+0x12>
 800f864:	b30e      	cbz	r6, 800f8aa <__multadd+0x7e>
 800f866:	68a3      	ldr	r3, [r4, #8]
 800f868:	42ab      	cmp	r3, r5
 800f86a:	dc19      	bgt.n	800f8a0 <__multadd+0x74>
 800f86c:	6861      	ldr	r1, [r4, #4]
 800f86e:	4638      	mov	r0, r7
 800f870:	3101      	adds	r1, #1
 800f872:	f7ff ff79 	bl	800f768 <_Balloc>
 800f876:	4680      	mov	r8, r0
 800f878:	b928      	cbnz	r0, 800f886 <__multadd+0x5a>
 800f87a:	4602      	mov	r2, r0
 800f87c:	4b0c      	ldr	r3, [pc, #48]	@ (800f8b0 <__multadd+0x84>)
 800f87e:	480d      	ldr	r0, [pc, #52]	@ (800f8b4 <__multadd+0x88>)
 800f880:	21ba      	movs	r1, #186	@ 0xba
 800f882:	f000 fbd5 	bl	8010030 <__assert_func>
 800f886:	6922      	ldr	r2, [r4, #16]
 800f888:	3202      	adds	r2, #2
 800f88a:	f104 010c 	add.w	r1, r4, #12
 800f88e:	0092      	lsls	r2, r2, #2
 800f890:	300c      	adds	r0, #12
 800f892:	f7fe fe0a 	bl	800e4aa <memcpy>
 800f896:	4621      	mov	r1, r4
 800f898:	4638      	mov	r0, r7
 800f89a:	f7ff ffa5 	bl	800f7e8 <_Bfree>
 800f89e:	4644      	mov	r4, r8
 800f8a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f8a4:	3501      	adds	r5, #1
 800f8a6:	615e      	str	r6, [r3, #20]
 800f8a8:	6125      	str	r5, [r4, #16]
 800f8aa:	4620      	mov	r0, r4
 800f8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8b0:	080108d0 	.word	0x080108d0
 800f8b4:	080108f2 	.word	0x080108f2

0800f8b8 <__hi0bits>:
 800f8b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f8bc:	4603      	mov	r3, r0
 800f8be:	bf36      	itet	cc
 800f8c0:	0403      	lslcc	r3, r0, #16
 800f8c2:	2000      	movcs	r0, #0
 800f8c4:	2010      	movcc	r0, #16
 800f8c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f8ca:	bf3c      	itt	cc
 800f8cc:	021b      	lslcc	r3, r3, #8
 800f8ce:	3008      	addcc	r0, #8
 800f8d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f8d4:	bf3c      	itt	cc
 800f8d6:	011b      	lslcc	r3, r3, #4
 800f8d8:	3004      	addcc	r0, #4
 800f8da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f8de:	bf3c      	itt	cc
 800f8e0:	009b      	lslcc	r3, r3, #2
 800f8e2:	3002      	addcc	r0, #2
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	db05      	blt.n	800f8f4 <__hi0bits+0x3c>
 800f8e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f8ec:	f100 0001 	add.w	r0, r0, #1
 800f8f0:	bf08      	it	eq
 800f8f2:	2020      	moveq	r0, #32
 800f8f4:	4770      	bx	lr

0800f8f6 <__lo0bits>:
 800f8f6:	6803      	ldr	r3, [r0, #0]
 800f8f8:	4602      	mov	r2, r0
 800f8fa:	f013 0007 	ands.w	r0, r3, #7
 800f8fe:	d00b      	beq.n	800f918 <__lo0bits+0x22>
 800f900:	07d9      	lsls	r1, r3, #31
 800f902:	d421      	bmi.n	800f948 <__lo0bits+0x52>
 800f904:	0798      	lsls	r0, r3, #30
 800f906:	bf49      	itett	mi
 800f908:	085b      	lsrmi	r3, r3, #1
 800f90a:	089b      	lsrpl	r3, r3, #2
 800f90c:	2001      	movmi	r0, #1
 800f90e:	6013      	strmi	r3, [r2, #0]
 800f910:	bf5c      	itt	pl
 800f912:	6013      	strpl	r3, [r2, #0]
 800f914:	2002      	movpl	r0, #2
 800f916:	4770      	bx	lr
 800f918:	b299      	uxth	r1, r3
 800f91a:	b909      	cbnz	r1, 800f920 <__lo0bits+0x2a>
 800f91c:	0c1b      	lsrs	r3, r3, #16
 800f91e:	2010      	movs	r0, #16
 800f920:	b2d9      	uxtb	r1, r3
 800f922:	b909      	cbnz	r1, 800f928 <__lo0bits+0x32>
 800f924:	3008      	adds	r0, #8
 800f926:	0a1b      	lsrs	r3, r3, #8
 800f928:	0719      	lsls	r1, r3, #28
 800f92a:	bf04      	itt	eq
 800f92c:	091b      	lsreq	r3, r3, #4
 800f92e:	3004      	addeq	r0, #4
 800f930:	0799      	lsls	r1, r3, #30
 800f932:	bf04      	itt	eq
 800f934:	089b      	lsreq	r3, r3, #2
 800f936:	3002      	addeq	r0, #2
 800f938:	07d9      	lsls	r1, r3, #31
 800f93a:	d403      	bmi.n	800f944 <__lo0bits+0x4e>
 800f93c:	085b      	lsrs	r3, r3, #1
 800f93e:	f100 0001 	add.w	r0, r0, #1
 800f942:	d003      	beq.n	800f94c <__lo0bits+0x56>
 800f944:	6013      	str	r3, [r2, #0]
 800f946:	4770      	bx	lr
 800f948:	2000      	movs	r0, #0
 800f94a:	4770      	bx	lr
 800f94c:	2020      	movs	r0, #32
 800f94e:	4770      	bx	lr

0800f950 <__i2b>:
 800f950:	b510      	push	{r4, lr}
 800f952:	460c      	mov	r4, r1
 800f954:	2101      	movs	r1, #1
 800f956:	f7ff ff07 	bl	800f768 <_Balloc>
 800f95a:	4602      	mov	r2, r0
 800f95c:	b928      	cbnz	r0, 800f96a <__i2b+0x1a>
 800f95e:	4b05      	ldr	r3, [pc, #20]	@ (800f974 <__i2b+0x24>)
 800f960:	4805      	ldr	r0, [pc, #20]	@ (800f978 <__i2b+0x28>)
 800f962:	f240 1145 	movw	r1, #325	@ 0x145
 800f966:	f000 fb63 	bl	8010030 <__assert_func>
 800f96a:	2301      	movs	r3, #1
 800f96c:	6144      	str	r4, [r0, #20]
 800f96e:	6103      	str	r3, [r0, #16]
 800f970:	bd10      	pop	{r4, pc}
 800f972:	bf00      	nop
 800f974:	080108d0 	.word	0x080108d0
 800f978:	080108f2 	.word	0x080108f2

0800f97c <__multiply>:
 800f97c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f980:	4614      	mov	r4, r2
 800f982:	690a      	ldr	r2, [r1, #16]
 800f984:	6923      	ldr	r3, [r4, #16]
 800f986:	429a      	cmp	r2, r3
 800f988:	bfa8      	it	ge
 800f98a:	4623      	movge	r3, r4
 800f98c:	460f      	mov	r7, r1
 800f98e:	bfa4      	itt	ge
 800f990:	460c      	movge	r4, r1
 800f992:	461f      	movge	r7, r3
 800f994:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800f998:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800f99c:	68a3      	ldr	r3, [r4, #8]
 800f99e:	6861      	ldr	r1, [r4, #4]
 800f9a0:	eb0a 0609 	add.w	r6, sl, r9
 800f9a4:	42b3      	cmp	r3, r6
 800f9a6:	b085      	sub	sp, #20
 800f9a8:	bfb8      	it	lt
 800f9aa:	3101      	addlt	r1, #1
 800f9ac:	f7ff fedc 	bl	800f768 <_Balloc>
 800f9b0:	b930      	cbnz	r0, 800f9c0 <__multiply+0x44>
 800f9b2:	4602      	mov	r2, r0
 800f9b4:	4b44      	ldr	r3, [pc, #272]	@ (800fac8 <__multiply+0x14c>)
 800f9b6:	4845      	ldr	r0, [pc, #276]	@ (800facc <__multiply+0x150>)
 800f9b8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f9bc:	f000 fb38 	bl	8010030 <__assert_func>
 800f9c0:	f100 0514 	add.w	r5, r0, #20
 800f9c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f9c8:	462b      	mov	r3, r5
 800f9ca:	2200      	movs	r2, #0
 800f9cc:	4543      	cmp	r3, r8
 800f9ce:	d321      	bcc.n	800fa14 <__multiply+0x98>
 800f9d0:	f107 0114 	add.w	r1, r7, #20
 800f9d4:	f104 0214 	add.w	r2, r4, #20
 800f9d8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800f9dc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800f9e0:	9302      	str	r3, [sp, #8]
 800f9e2:	1b13      	subs	r3, r2, r4
 800f9e4:	3b15      	subs	r3, #21
 800f9e6:	f023 0303 	bic.w	r3, r3, #3
 800f9ea:	3304      	adds	r3, #4
 800f9ec:	f104 0715 	add.w	r7, r4, #21
 800f9f0:	42ba      	cmp	r2, r7
 800f9f2:	bf38      	it	cc
 800f9f4:	2304      	movcc	r3, #4
 800f9f6:	9301      	str	r3, [sp, #4]
 800f9f8:	9b02      	ldr	r3, [sp, #8]
 800f9fa:	9103      	str	r1, [sp, #12]
 800f9fc:	428b      	cmp	r3, r1
 800f9fe:	d80c      	bhi.n	800fa1a <__multiply+0x9e>
 800fa00:	2e00      	cmp	r6, #0
 800fa02:	dd03      	ble.n	800fa0c <__multiply+0x90>
 800fa04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fa08:	2b00      	cmp	r3, #0
 800fa0a:	d05b      	beq.n	800fac4 <__multiply+0x148>
 800fa0c:	6106      	str	r6, [r0, #16]
 800fa0e:	b005      	add	sp, #20
 800fa10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa14:	f843 2b04 	str.w	r2, [r3], #4
 800fa18:	e7d8      	b.n	800f9cc <__multiply+0x50>
 800fa1a:	f8b1 a000 	ldrh.w	sl, [r1]
 800fa1e:	f1ba 0f00 	cmp.w	sl, #0
 800fa22:	d024      	beq.n	800fa6e <__multiply+0xf2>
 800fa24:	f104 0e14 	add.w	lr, r4, #20
 800fa28:	46a9      	mov	r9, r5
 800fa2a:	f04f 0c00 	mov.w	ip, #0
 800fa2e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fa32:	f8d9 3000 	ldr.w	r3, [r9]
 800fa36:	fa1f fb87 	uxth.w	fp, r7
 800fa3a:	b29b      	uxth	r3, r3
 800fa3c:	fb0a 330b 	mla	r3, sl, fp, r3
 800fa40:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800fa44:	f8d9 7000 	ldr.w	r7, [r9]
 800fa48:	4463      	add	r3, ip
 800fa4a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800fa4e:	fb0a c70b 	mla	r7, sl, fp, ip
 800fa52:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800fa56:	b29b      	uxth	r3, r3
 800fa58:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800fa5c:	4572      	cmp	r2, lr
 800fa5e:	f849 3b04 	str.w	r3, [r9], #4
 800fa62:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800fa66:	d8e2      	bhi.n	800fa2e <__multiply+0xb2>
 800fa68:	9b01      	ldr	r3, [sp, #4]
 800fa6a:	f845 c003 	str.w	ip, [r5, r3]
 800fa6e:	9b03      	ldr	r3, [sp, #12]
 800fa70:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fa74:	3104      	adds	r1, #4
 800fa76:	f1b9 0f00 	cmp.w	r9, #0
 800fa7a:	d021      	beq.n	800fac0 <__multiply+0x144>
 800fa7c:	682b      	ldr	r3, [r5, #0]
 800fa7e:	f104 0c14 	add.w	ip, r4, #20
 800fa82:	46ae      	mov	lr, r5
 800fa84:	f04f 0a00 	mov.w	sl, #0
 800fa88:	f8bc b000 	ldrh.w	fp, [ip]
 800fa8c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800fa90:	fb09 770b 	mla	r7, r9, fp, r7
 800fa94:	4457      	add	r7, sl
 800fa96:	b29b      	uxth	r3, r3
 800fa98:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800fa9c:	f84e 3b04 	str.w	r3, [lr], #4
 800faa0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800faa4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800faa8:	f8be 3000 	ldrh.w	r3, [lr]
 800faac:	fb09 330a 	mla	r3, r9, sl, r3
 800fab0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800fab4:	4562      	cmp	r2, ip
 800fab6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800faba:	d8e5      	bhi.n	800fa88 <__multiply+0x10c>
 800fabc:	9f01      	ldr	r7, [sp, #4]
 800fabe:	51eb      	str	r3, [r5, r7]
 800fac0:	3504      	adds	r5, #4
 800fac2:	e799      	b.n	800f9f8 <__multiply+0x7c>
 800fac4:	3e01      	subs	r6, #1
 800fac6:	e79b      	b.n	800fa00 <__multiply+0x84>
 800fac8:	080108d0 	.word	0x080108d0
 800facc:	080108f2 	.word	0x080108f2

0800fad0 <__pow5mult>:
 800fad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fad4:	4615      	mov	r5, r2
 800fad6:	f012 0203 	ands.w	r2, r2, #3
 800fada:	4607      	mov	r7, r0
 800fadc:	460e      	mov	r6, r1
 800fade:	d007      	beq.n	800faf0 <__pow5mult+0x20>
 800fae0:	4c25      	ldr	r4, [pc, #148]	@ (800fb78 <__pow5mult+0xa8>)
 800fae2:	3a01      	subs	r2, #1
 800fae4:	2300      	movs	r3, #0
 800fae6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800faea:	f7ff fe9f 	bl	800f82c <__multadd>
 800faee:	4606      	mov	r6, r0
 800faf0:	10ad      	asrs	r5, r5, #2
 800faf2:	d03d      	beq.n	800fb70 <__pow5mult+0xa0>
 800faf4:	69fc      	ldr	r4, [r7, #28]
 800faf6:	b97c      	cbnz	r4, 800fb18 <__pow5mult+0x48>
 800faf8:	2010      	movs	r0, #16
 800fafa:	f7ff fcd3 	bl	800f4a4 <malloc>
 800fafe:	4602      	mov	r2, r0
 800fb00:	61f8      	str	r0, [r7, #28]
 800fb02:	b928      	cbnz	r0, 800fb10 <__pow5mult+0x40>
 800fb04:	4b1d      	ldr	r3, [pc, #116]	@ (800fb7c <__pow5mult+0xac>)
 800fb06:	481e      	ldr	r0, [pc, #120]	@ (800fb80 <__pow5mult+0xb0>)
 800fb08:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fb0c:	f000 fa90 	bl	8010030 <__assert_func>
 800fb10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fb14:	6004      	str	r4, [r0, #0]
 800fb16:	60c4      	str	r4, [r0, #12]
 800fb18:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fb1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fb20:	b94c      	cbnz	r4, 800fb36 <__pow5mult+0x66>
 800fb22:	f240 2171 	movw	r1, #625	@ 0x271
 800fb26:	4638      	mov	r0, r7
 800fb28:	f7ff ff12 	bl	800f950 <__i2b>
 800fb2c:	2300      	movs	r3, #0
 800fb2e:	f8c8 0008 	str.w	r0, [r8, #8]
 800fb32:	4604      	mov	r4, r0
 800fb34:	6003      	str	r3, [r0, #0]
 800fb36:	f04f 0900 	mov.w	r9, #0
 800fb3a:	07eb      	lsls	r3, r5, #31
 800fb3c:	d50a      	bpl.n	800fb54 <__pow5mult+0x84>
 800fb3e:	4631      	mov	r1, r6
 800fb40:	4622      	mov	r2, r4
 800fb42:	4638      	mov	r0, r7
 800fb44:	f7ff ff1a 	bl	800f97c <__multiply>
 800fb48:	4631      	mov	r1, r6
 800fb4a:	4680      	mov	r8, r0
 800fb4c:	4638      	mov	r0, r7
 800fb4e:	f7ff fe4b 	bl	800f7e8 <_Bfree>
 800fb52:	4646      	mov	r6, r8
 800fb54:	106d      	asrs	r5, r5, #1
 800fb56:	d00b      	beq.n	800fb70 <__pow5mult+0xa0>
 800fb58:	6820      	ldr	r0, [r4, #0]
 800fb5a:	b938      	cbnz	r0, 800fb6c <__pow5mult+0x9c>
 800fb5c:	4622      	mov	r2, r4
 800fb5e:	4621      	mov	r1, r4
 800fb60:	4638      	mov	r0, r7
 800fb62:	f7ff ff0b 	bl	800f97c <__multiply>
 800fb66:	6020      	str	r0, [r4, #0]
 800fb68:	f8c0 9000 	str.w	r9, [r0]
 800fb6c:	4604      	mov	r4, r0
 800fb6e:	e7e4      	b.n	800fb3a <__pow5mult+0x6a>
 800fb70:	4630      	mov	r0, r6
 800fb72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb76:	bf00      	nop
 800fb78:	0801094c 	.word	0x0801094c
 800fb7c:	08010861 	.word	0x08010861
 800fb80:	080108f2 	.word	0x080108f2

0800fb84 <__lshift>:
 800fb84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb88:	460c      	mov	r4, r1
 800fb8a:	6849      	ldr	r1, [r1, #4]
 800fb8c:	6923      	ldr	r3, [r4, #16]
 800fb8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fb92:	68a3      	ldr	r3, [r4, #8]
 800fb94:	4607      	mov	r7, r0
 800fb96:	4691      	mov	r9, r2
 800fb98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fb9c:	f108 0601 	add.w	r6, r8, #1
 800fba0:	42b3      	cmp	r3, r6
 800fba2:	db0b      	blt.n	800fbbc <__lshift+0x38>
 800fba4:	4638      	mov	r0, r7
 800fba6:	f7ff fddf 	bl	800f768 <_Balloc>
 800fbaa:	4605      	mov	r5, r0
 800fbac:	b948      	cbnz	r0, 800fbc2 <__lshift+0x3e>
 800fbae:	4602      	mov	r2, r0
 800fbb0:	4b28      	ldr	r3, [pc, #160]	@ (800fc54 <__lshift+0xd0>)
 800fbb2:	4829      	ldr	r0, [pc, #164]	@ (800fc58 <__lshift+0xd4>)
 800fbb4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fbb8:	f000 fa3a 	bl	8010030 <__assert_func>
 800fbbc:	3101      	adds	r1, #1
 800fbbe:	005b      	lsls	r3, r3, #1
 800fbc0:	e7ee      	b.n	800fba0 <__lshift+0x1c>
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	f100 0114 	add.w	r1, r0, #20
 800fbc8:	f100 0210 	add.w	r2, r0, #16
 800fbcc:	4618      	mov	r0, r3
 800fbce:	4553      	cmp	r3, sl
 800fbd0:	db33      	blt.n	800fc3a <__lshift+0xb6>
 800fbd2:	6920      	ldr	r0, [r4, #16]
 800fbd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fbd8:	f104 0314 	add.w	r3, r4, #20
 800fbdc:	f019 091f 	ands.w	r9, r9, #31
 800fbe0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fbe4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fbe8:	d02b      	beq.n	800fc42 <__lshift+0xbe>
 800fbea:	f1c9 0e20 	rsb	lr, r9, #32
 800fbee:	468a      	mov	sl, r1
 800fbf0:	2200      	movs	r2, #0
 800fbf2:	6818      	ldr	r0, [r3, #0]
 800fbf4:	fa00 f009 	lsl.w	r0, r0, r9
 800fbf8:	4310      	orrs	r0, r2
 800fbfa:	f84a 0b04 	str.w	r0, [sl], #4
 800fbfe:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc02:	459c      	cmp	ip, r3
 800fc04:	fa22 f20e 	lsr.w	r2, r2, lr
 800fc08:	d8f3      	bhi.n	800fbf2 <__lshift+0x6e>
 800fc0a:	ebac 0304 	sub.w	r3, ip, r4
 800fc0e:	3b15      	subs	r3, #21
 800fc10:	f023 0303 	bic.w	r3, r3, #3
 800fc14:	3304      	adds	r3, #4
 800fc16:	f104 0015 	add.w	r0, r4, #21
 800fc1a:	4584      	cmp	ip, r0
 800fc1c:	bf38      	it	cc
 800fc1e:	2304      	movcc	r3, #4
 800fc20:	50ca      	str	r2, [r1, r3]
 800fc22:	b10a      	cbz	r2, 800fc28 <__lshift+0xa4>
 800fc24:	f108 0602 	add.w	r6, r8, #2
 800fc28:	3e01      	subs	r6, #1
 800fc2a:	4638      	mov	r0, r7
 800fc2c:	612e      	str	r6, [r5, #16]
 800fc2e:	4621      	mov	r1, r4
 800fc30:	f7ff fdda 	bl	800f7e8 <_Bfree>
 800fc34:	4628      	mov	r0, r5
 800fc36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc3a:	f842 0f04 	str.w	r0, [r2, #4]!
 800fc3e:	3301      	adds	r3, #1
 800fc40:	e7c5      	b.n	800fbce <__lshift+0x4a>
 800fc42:	3904      	subs	r1, #4
 800fc44:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc48:	f841 2f04 	str.w	r2, [r1, #4]!
 800fc4c:	459c      	cmp	ip, r3
 800fc4e:	d8f9      	bhi.n	800fc44 <__lshift+0xc0>
 800fc50:	e7ea      	b.n	800fc28 <__lshift+0xa4>
 800fc52:	bf00      	nop
 800fc54:	080108d0 	.word	0x080108d0
 800fc58:	080108f2 	.word	0x080108f2

0800fc5c <__mcmp>:
 800fc5c:	690a      	ldr	r2, [r1, #16]
 800fc5e:	4603      	mov	r3, r0
 800fc60:	6900      	ldr	r0, [r0, #16]
 800fc62:	1a80      	subs	r0, r0, r2
 800fc64:	b530      	push	{r4, r5, lr}
 800fc66:	d10e      	bne.n	800fc86 <__mcmp+0x2a>
 800fc68:	3314      	adds	r3, #20
 800fc6a:	3114      	adds	r1, #20
 800fc6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fc70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fc74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fc78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fc7c:	4295      	cmp	r5, r2
 800fc7e:	d003      	beq.n	800fc88 <__mcmp+0x2c>
 800fc80:	d205      	bcs.n	800fc8e <__mcmp+0x32>
 800fc82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fc86:	bd30      	pop	{r4, r5, pc}
 800fc88:	42a3      	cmp	r3, r4
 800fc8a:	d3f3      	bcc.n	800fc74 <__mcmp+0x18>
 800fc8c:	e7fb      	b.n	800fc86 <__mcmp+0x2a>
 800fc8e:	2001      	movs	r0, #1
 800fc90:	e7f9      	b.n	800fc86 <__mcmp+0x2a>
	...

0800fc94 <__mdiff>:
 800fc94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc98:	4689      	mov	r9, r1
 800fc9a:	4606      	mov	r6, r0
 800fc9c:	4611      	mov	r1, r2
 800fc9e:	4648      	mov	r0, r9
 800fca0:	4614      	mov	r4, r2
 800fca2:	f7ff ffdb 	bl	800fc5c <__mcmp>
 800fca6:	1e05      	subs	r5, r0, #0
 800fca8:	d112      	bne.n	800fcd0 <__mdiff+0x3c>
 800fcaa:	4629      	mov	r1, r5
 800fcac:	4630      	mov	r0, r6
 800fcae:	f7ff fd5b 	bl	800f768 <_Balloc>
 800fcb2:	4602      	mov	r2, r0
 800fcb4:	b928      	cbnz	r0, 800fcc2 <__mdiff+0x2e>
 800fcb6:	4b3f      	ldr	r3, [pc, #252]	@ (800fdb4 <__mdiff+0x120>)
 800fcb8:	f240 2137 	movw	r1, #567	@ 0x237
 800fcbc:	483e      	ldr	r0, [pc, #248]	@ (800fdb8 <__mdiff+0x124>)
 800fcbe:	f000 f9b7 	bl	8010030 <__assert_func>
 800fcc2:	2301      	movs	r3, #1
 800fcc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fcc8:	4610      	mov	r0, r2
 800fcca:	b003      	add	sp, #12
 800fccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcd0:	bfbc      	itt	lt
 800fcd2:	464b      	movlt	r3, r9
 800fcd4:	46a1      	movlt	r9, r4
 800fcd6:	4630      	mov	r0, r6
 800fcd8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fcdc:	bfba      	itte	lt
 800fcde:	461c      	movlt	r4, r3
 800fce0:	2501      	movlt	r5, #1
 800fce2:	2500      	movge	r5, #0
 800fce4:	f7ff fd40 	bl	800f768 <_Balloc>
 800fce8:	4602      	mov	r2, r0
 800fcea:	b918      	cbnz	r0, 800fcf4 <__mdiff+0x60>
 800fcec:	4b31      	ldr	r3, [pc, #196]	@ (800fdb4 <__mdiff+0x120>)
 800fcee:	f240 2145 	movw	r1, #581	@ 0x245
 800fcf2:	e7e3      	b.n	800fcbc <__mdiff+0x28>
 800fcf4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fcf8:	6926      	ldr	r6, [r4, #16]
 800fcfa:	60c5      	str	r5, [r0, #12]
 800fcfc:	f109 0310 	add.w	r3, r9, #16
 800fd00:	f109 0514 	add.w	r5, r9, #20
 800fd04:	f104 0e14 	add.w	lr, r4, #20
 800fd08:	f100 0b14 	add.w	fp, r0, #20
 800fd0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fd10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fd14:	9301      	str	r3, [sp, #4]
 800fd16:	46d9      	mov	r9, fp
 800fd18:	f04f 0c00 	mov.w	ip, #0
 800fd1c:	9b01      	ldr	r3, [sp, #4]
 800fd1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fd22:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fd26:	9301      	str	r3, [sp, #4]
 800fd28:	fa1f f38a 	uxth.w	r3, sl
 800fd2c:	4619      	mov	r1, r3
 800fd2e:	b283      	uxth	r3, r0
 800fd30:	1acb      	subs	r3, r1, r3
 800fd32:	0c00      	lsrs	r0, r0, #16
 800fd34:	4463      	add	r3, ip
 800fd36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fd3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fd3e:	b29b      	uxth	r3, r3
 800fd40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fd44:	4576      	cmp	r6, lr
 800fd46:	f849 3b04 	str.w	r3, [r9], #4
 800fd4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fd4e:	d8e5      	bhi.n	800fd1c <__mdiff+0x88>
 800fd50:	1b33      	subs	r3, r6, r4
 800fd52:	3b15      	subs	r3, #21
 800fd54:	f023 0303 	bic.w	r3, r3, #3
 800fd58:	3415      	adds	r4, #21
 800fd5a:	3304      	adds	r3, #4
 800fd5c:	42a6      	cmp	r6, r4
 800fd5e:	bf38      	it	cc
 800fd60:	2304      	movcc	r3, #4
 800fd62:	441d      	add	r5, r3
 800fd64:	445b      	add	r3, fp
 800fd66:	461e      	mov	r6, r3
 800fd68:	462c      	mov	r4, r5
 800fd6a:	4544      	cmp	r4, r8
 800fd6c:	d30e      	bcc.n	800fd8c <__mdiff+0xf8>
 800fd6e:	f108 0103 	add.w	r1, r8, #3
 800fd72:	1b49      	subs	r1, r1, r5
 800fd74:	f021 0103 	bic.w	r1, r1, #3
 800fd78:	3d03      	subs	r5, #3
 800fd7a:	45a8      	cmp	r8, r5
 800fd7c:	bf38      	it	cc
 800fd7e:	2100      	movcc	r1, #0
 800fd80:	440b      	add	r3, r1
 800fd82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fd86:	b191      	cbz	r1, 800fdae <__mdiff+0x11a>
 800fd88:	6117      	str	r7, [r2, #16]
 800fd8a:	e79d      	b.n	800fcc8 <__mdiff+0x34>
 800fd8c:	f854 1b04 	ldr.w	r1, [r4], #4
 800fd90:	46e6      	mov	lr, ip
 800fd92:	0c08      	lsrs	r0, r1, #16
 800fd94:	fa1c fc81 	uxtah	ip, ip, r1
 800fd98:	4471      	add	r1, lr
 800fd9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fd9e:	b289      	uxth	r1, r1
 800fda0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fda4:	f846 1b04 	str.w	r1, [r6], #4
 800fda8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fdac:	e7dd      	b.n	800fd6a <__mdiff+0xd6>
 800fdae:	3f01      	subs	r7, #1
 800fdb0:	e7e7      	b.n	800fd82 <__mdiff+0xee>
 800fdb2:	bf00      	nop
 800fdb4:	080108d0 	.word	0x080108d0
 800fdb8:	080108f2 	.word	0x080108f2

0800fdbc <__d2b>:
 800fdbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fdc0:	460f      	mov	r7, r1
 800fdc2:	2101      	movs	r1, #1
 800fdc4:	ec59 8b10 	vmov	r8, r9, d0
 800fdc8:	4616      	mov	r6, r2
 800fdca:	f7ff fccd 	bl	800f768 <_Balloc>
 800fdce:	4604      	mov	r4, r0
 800fdd0:	b930      	cbnz	r0, 800fde0 <__d2b+0x24>
 800fdd2:	4602      	mov	r2, r0
 800fdd4:	4b23      	ldr	r3, [pc, #140]	@ (800fe64 <__d2b+0xa8>)
 800fdd6:	4824      	ldr	r0, [pc, #144]	@ (800fe68 <__d2b+0xac>)
 800fdd8:	f240 310f 	movw	r1, #783	@ 0x30f
 800fddc:	f000 f928 	bl	8010030 <__assert_func>
 800fde0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fde4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fde8:	b10d      	cbz	r5, 800fdee <__d2b+0x32>
 800fdea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fdee:	9301      	str	r3, [sp, #4]
 800fdf0:	f1b8 0300 	subs.w	r3, r8, #0
 800fdf4:	d023      	beq.n	800fe3e <__d2b+0x82>
 800fdf6:	4668      	mov	r0, sp
 800fdf8:	9300      	str	r3, [sp, #0]
 800fdfa:	f7ff fd7c 	bl	800f8f6 <__lo0bits>
 800fdfe:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fe02:	b1d0      	cbz	r0, 800fe3a <__d2b+0x7e>
 800fe04:	f1c0 0320 	rsb	r3, r0, #32
 800fe08:	fa02 f303 	lsl.w	r3, r2, r3
 800fe0c:	430b      	orrs	r3, r1
 800fe0e:	40c2      	lsrs	r2, r0
 800fe10:	6163      	str	r3, [r4, #20]
 800fe12:	9201      	str	r2, [sp, #4]
 800fe14:	9b01      	ldr	r3, [sp, #4]
 800fe16:	61a3      	str	r3, [r4, #24]
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	bf0c      	ite	eq
 800fe1c:	2201      	moveq	r2, #1
 800fe1e:	2202      	movne	r2, #2
 800fe20:	6122      	str	r2, [r4, #16]
 800fe22:	b1a5      	cbz	r5, 800fe4e <__d2b+0x92>
 800fe24:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fe28:	4405      	add	r5, r0
 800fe2a:	603d      	str	r5, [r7, #0]
 800fe2c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fe30:	6030      	str	r0, [r6, #0]
 800fe32:	4620      	mov	r0, r4
 800fe34:	b003      	add	sp, #12
 800fe36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fe3a:	6161      	str	r1, [r4, #20]
 800fe3c:	e7ea      	b.n	800fe14 <__d2b+0x58>
 800fe3e:	a801      	add	r0, sp, #4
 800fe40:	f7ff fd59 	bl	800f8f6 <__lo0bits>
 800fe44:	9b01      	ldr	r3, [sp, #4]
 800fe46:	6163      	str	r3, [r4, #20]
 800fe48:	3020      	adds	r0, #32
 800fe4a:	2201      	movs	r2, #1
 800fe4c:	e7e8      	b.n	800fe20 <__d2b+0x64>
 800fe4e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fe52:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fe56:	6038      	str	r0, [r7, #0]
 800fe58:	6918      	ldr	r0, [r3, #16]
 800fe5a:	f7ff fd2d 	bl	800f8b8 <__hi0bits>
 800fe5e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fe62:	e7e5      	b.n	800fe30 <__d2b+0x74>
 800fe64:	080108d0 	.word	0x080108d0
 800fe68:	080108f2 	.word	0x080108f2

0800fe6c <__sread>:
 800fe6c:	b510      	push	{r4, lr}
 800fe6e:	460c      	mov	r4, r1
 800fe70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe74:	f000 f8a8 	bl	800ffc8 <_read_r>
 800fe78:	2800      	cmp	r0, #0
 800fe7a:	bfab      	itete	ge
 800fe7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fe7e:	89a3      	ldrhlt	r3, [r4, #12]
 800fe80:	181b      	addge	r3, r3, r0
 800fe82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fe86:	bfac      	ite	ge
 800fe88:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fe8a:	81a3      	strhlt	r3, [r4, #12]
 800fe8c:	bd10      	pop	{r4, pc}

0800fe8e <__swrite>:
 800fe8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe92:	461f      	mov	r7, r3
 800fe94:	898b      	ldrh	r3, [r1, #12]
 800fe96:	05db      	lsls	r3, r3, #23
 800fe98:	4605      	mov	r5, r0
 800fe9a:	460c      	mov	r4, r1
 800fe9c:	4616      	mov	r6, r2
 800fe9e:	d505      	bpl.n	800feac <__swrite+0x1e>
 800fea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fea4:	2302      	movs	r3, #2
 800fea6:	2200      	movs	r2, #0
 800fea8:	f000 f87c 	bl	800ffa4 <_lseek_r>
 800feac:	89a3      	ldrh	r3, [r4, #12]
 800feae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800feb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800feb6:	81a3      	strh	r3, [r4, #12]
 800feb8:	4632      	mov	r2, r6
 800feba:	463b      	mov	r3, r7
 800febc:	4628      	mov	r0, r5
 800febe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fec2:	f000 b8a3 	b.w	801000c <_write_r>

0800fec6 <__sseek>:
 800fec6:	b510      	push	{r4, lr}
 800fec8:	460c      	mov	r4, r1
 800feca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fece:	f000 f869 	bl	800ffa4 <_lseek_r>
 800fed2:	1c43      	adds	r3, r0, #1
 800fed4:	89a3      	ldrh	r3, [r4, #12]
 800fed6:	bf15      	itete	ne
 800fed8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800feda:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fede:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fee2:	81a3      	strheq	r3, [r4, #12]
 800fee4:	bf18      	it	ne
 800fee6:	81a3      	strhne	r3, [r4, #12]
 800fee8:	bd10      	pop	{r4, pc}

0800feea <__sclose>:
 800feea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800feee:	f000 b849 	b.w	800ff84 <_close_r>

0800fef2 <_realloc_r>:
 800fef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fef6:	4680      	mov	r8, r0
 800fef8:	4615      	mov	r5, r2
 800fefa:	460c      	mov	r4, r1
 800fefc:	b921      	cbnz	r1, 800ff08 <_realloc_r+0x16>
 800fefe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ff02:	4611      	mov	r1, r2
 800ff04:	f7ff baf8 	b.w	800f4f8 <_malloc_r>
 800ff08:	b92a      	cbnz	r2, 800ff16 <_realloc_r+0x24>
 800ff0a:	f7ff f929 	bl	800f160 <_free_r>
 800ff0e:	2400      	movs	r4, #0
 800ff10:	4620      	mov	r0, r4
 800ff12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff16:	f000 f8cf 	bl	80100b8 <_malloc_usable_size_r>
 800ff1a:	4285      	cmp	r5, r0
 800ff1c:	4606      	mov	r6, r0
 800ff1e:	d802      	bhi.n	800ff26 <_realloc_r+0x34>
 800ff20:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ff24:	d8f4      	bhi.n	800ff10 <_realloc_r+0x1e>
 800ff26:	4629      	mov	r1, r5
 800ff28:	4640      	mov	r0, r8
 800ff2a:	f7ff fae5 	bl	800f4f8 <_malloc_r>
 800ff2e:	4607      	mov	r7, r0
 800ff30:	2800      	cmp	r0, #0
 800ff32:	d0ec      	beq.n	800ff0e <_realloc_r+0x1c>
 800ff34:	42b5      	cmp	r5, r6
 800ff36:	462a      	mov	r2, r5
 800ff38:	4621      	mov	r1, r4
 800ff3a:	bf28      	it	cs
 800ff3c:	4632      	movcs	r2, r6
 800ff3e:	f7fe fab4 	bl	800e4aa <memcpy>
 800ff42:	4621      	mov	r1, r4
 800ff44:	4640      	mov	r0, r8
 800ff46:	f7ff f90b 	bl	800f160 <_free_r>
 800ff4a:	463c      	mov	r4, r7
 800ff4c:	e7e0      	b.n	800ff10 <_realloc_r+0x1e>

0800ff4e <memmove>:
 800ff4e:	4288      	cmp	r0, r1
 800ff50:	b510      	push	{r4, lr}
 800ff52:	eb01 0402 	add.w	r4, r1, r2
 800ff56:	d902      	bls.n	800ff5e <memmove+0x10>
 800ff58:	4284      	cmp	r4, r0
 800ff5a:	4623      	mov	r3, r4
 800ff5c:	d807      	bhi.n	800ff6e <memmove+0x20>
 800ff5e:	1e43      	subs	r3, r0, #1
 800ff60:	42a1      	cmp	r1, r4
 800ff62:	d008      	beq.n	800ff76 <memmove+0x28>
 800ff64:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ff68:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ff6c:	e7f8      	b.n	800ff60 <memmove+0x12>
 800ff6e:	4402      	add	r2, r0
 800ff70:	4601      	mov	r1, r0
 800ff72:	428a      	cmp	r2, r1
 800ff74:	d100      	bne.n	800ff78 <memmove+0x2a>
 800ff76:	bd10      	pop	{r4, pc}
 800ff78:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ff7c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ff80:	e7f7      	b.n	800ff72 <memmove+0x24>
	...

0800ff84 <_close_r>:
 800ff84:	b538      	push	{r3, r4, r5, lr}
 800ff86:	4d06      	ldr	r5, [pc, #24]	@ (800ffa0 <_close_r+0x1c>)
 800ff88:	2300      	movs	r3, #0
 800ff8a:	4604      	mov	r4, r0
 800ff8c:	4608      	mov	r0, r1
 800ff8e:	602b      	str	r3, [r5, #0]
 800ff90:	f7f4 fd8a 	bl	8004aa8 <_close>
 800ff94:	1c43      	adds	r3, r0, #1
 800ff96:	d102      	bne.n	800ff9e <_close_r+0x1a>
 800ff98:	682b      	ldr	r3, [r5, #0]
 800ff9a:	b103      	cbz	r3, 800ff9e <_close_r+0x1a>
 800ff9c:	6023      	str	r3, [r4, #0]
 800ff9e:	bd38      	pop	{r3, r4, r5, pc}
 800ffa0:	20005834 	.word	0x20005834

0800ffa4 <_lseek_r>:
 800ffa4:	b538      	push	{r3, r4, r5, lr}
 800ffa6:	4d07      	ldr	r5, [pc, #28]	@ (800ffc4 <_lseek_r+0x20>)
 800ffa8:	4604      	mov	r4, r0
 800ffaa:	4608      	mov	r0, r1
 800ffac:	4611      	mov	r1, r2
 800ffae:	2200      	movs	r2, #0
 800ffb0:	602a      	str	r2, [r5, #0]
 800ffb2:	461a      	mov	r2, r3
 800ffb4:	f7f4 fd9f 	bl	8004af6 <_lseek>
 800ffb8:	1c43      	adds	r3, r0, #1
 800ffba:	d102      	bne.n	800ffc2 <_lseek_r+0x1e>
 800ffbc:	682b      	ldr	r3, [r5, #0]
 800ffbe:	b103      	cbz	r3, 800ffc2 <_lseek_r+0x1e>
 800ffc0:	6023      	str	r3, [r4, #0]
 800ffc2:	bd38      	pop	{r3, r4, r5, pc}
 800ffc4:	20005834 	.word	0x20005834

0800ffc8 <_read_r>:
 800ffc8:	b538      	push	{r3, r4, r5, lr}
 800ffca:	4d07      	ldr	r5, [pc, #28]	@ (800ffe8 <_read_r+0x20>)
 800ffcc:	4604      	mov	r4, r0
 800ffce:	4608      	mov	r0, r1
 800ffd0:	4611      	mov	r1, r2
 800ffd2:	2200      	movs	r2, #0
 800ffd4:	602a      	str	r2, [r5, #0]
 800ffd6:	461a      	mov	r2, r3
 800ffd8:	f7f4 fd2d 	bl	8004a36 <_read>
 800ffdc:	1c43      	adds	r3, r0, #1
 800ffde:	d102      	bne.n	800ffe6 <_read_r+0x1e>
 800ffe0:	682b      	ldr	r3, [r5, #0]
 800ffe2:	b103      	cbz	r3, 800ffe6 <_read_r+0x1e>
 800ffe4:	6023      	str	r3, [r4, #0]
 800ffe6:	bd38      	pop	{r3, r4, r5, pc}
 800ffe8:	20005834 	.word	0x20005834

0800ffec <_sbrk_r>:
 800ffec:	b538      	push	{r3, r4, r5, lr}
 800ffee:	4d06      	ldr	r5, [pc, #24]	@ (8010008 <_sbrk_r+0x1c>)
 800fff0:	2300      	movs	r3, #0
 800fff2:	4604      	mov	r4, r0
 800fff4:	4608      	mov	r0, r1
 800fff6:	602b      	str	r3, [r5, #0]
 800fff8:	f7f4 fd8a 	bl	8004b10 <_sbrk>
 800fffc:	1c43      	adds	r3, r0, #1
 800fffe:	d102      	bne.n	8010006 <_sbrk_r+0x1a>
 8010000:	682b      	ldr	r3, [r5, #0]
 8010002:	b103      	cbz	r3, 8010006 <_sbrk_r+0x1a>
 8010004:	6023      	str	r3, [r4, #0]
 8010006:	bd38      	pop	{r3, r4, r5, pc}
 8010008:	20005834 	.word	0x20005834

0801000c <_write_r>:
 801000c:	b538      	push	{r3, r4, r5, lr}
 801000e:	4d07      	ldr	r5, [pc, #28]	@ (801002c <_write_r+0x20>)
 8010010:	4604      	mov	r4, r0
 8010012:	4608      	mov	r0, r1
 8010014:	4611      	mov	r1, r2
 8010016:	2200      	movs	r2, #0
 8010018:	602a      	str	r2, [r5, #0]
 801001a:	461a      	mov	r2, r3
 801001c:	f7f4 fd28 	bl	8004a70 <_write>
 8010020:	1c43      	adds	r3, r0, #1
 8010022:	d102      	bne.n	801002a <_write_r+0x1e>
 8010024:	682b      	ldr	r3, [r5, #0]
 8010026:	b103      	cbz	r3, 801002a <_write_r+0x1e>
 8010028:	6023      	str	r3, [r4, #0]
 801002a:	bd38      	pop	{r3, r4, r5, pc}
 801002c:	20005834 	.word	0x20005834

08010030 <__assert_func>:
 8010030:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010032:	4614      	mov	r4, r2
 8010034:	461a      	mov	r2, r3
 8010036:	4b09      	ldr	r3, [pc, #36]	@ (801005c <__assert_func+0x2c>)
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	4605      	mov	r5, r0
 801003c:	68d8      	ldr	r0, [r3, #12]
 801003e:	b954      	cbnz	r4, 8010056 <__assert_func+0x26>
 8010040:	4b07      	ldr	r3, [pc, #28]	@ (8010060 <__assert_func+0x30>)
 8010042:	461c      	mov	r4, r3
 8010044:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010048:	9100      	str	r1, [sp, #0]
 801004a:	462b      	mov	r3, r5
 801004c:	4905      	ldr	r1, [pc, #20]	@ (8010064 <__assert_func+0x34>)
 801004e:	f000 f83b 	bl	80100c8 <fiprintf>
 8010052:	f000 f858 	bl	8010106 <abort>
 8010056:	4b04      	ldr	r3, [pc, #16]	@ (8010068 <__assert_func+0x38>)
 8010058:	e7f4      	b.n	8010044 <__assert_func+0x14>
 801005a:	bf00      	nop
 801005c:	20000094 	.word	0x20000094
 8010060:	08010b8e 	.word	0x08010b8e
 8010064:	08010b60 	.word	0x08010b60
 8010068:	08010b53 	.word	0x08010b53

0801006c <_calloc_r>:
 801006c:	b570      	push	{r4, r5, r6, lr}
 801006e:	fba1 5402 	umull	r5, r4, r1, r2
 8010072:	b93c      	cbnz	r4, 8010084 <_calloc_r+0x18>
 8010074:	4629      	mov	r1, r5
 8010076:	f7ff fa3f 	bl	800f4f8 <_malloc_r>
 801007a:	4606      	mov	r6, r0
 801007c:	b928      	cbnz	r0, 801008a <_calloc_r+0x1e>
 801007e:	2600      	movs	r6, #0
 8010080:	4630      	mov	r0, r6
 8010082:	bd70      	pop	{r4, r5, r6, pc}
 8010084:	220c      	movs	r2, #12
 8010086:	6002      	str	r2, [r0, #0]
 8010088:	e7f9      	b.n	801007e <_calloc_r+0x12>
 801008a:	462a      	mov	r2, r5
 801008c:	4621      	mov	r1, r4
 801008e:	f7fe f97d 	bl	800e38c <memset>
 8010092:	e7f5      	b.n	8010080 <_calloc_r+0x14>

08010094 <__ascii_mbtowc>:
 8010094:	b082      	sub	sp, #8
 8010096:	b901      	cbnz	r1, 801009a <__ascii_mbtowc+0x6>
 8010098:	a901      	add	r1, sp, #4
 801009a:	b142      	cbz	r2, 80100ae <__ascii_mbtowc+0x1a>
 801009c:	b14b      	cbz	r3, 80100b2 <__ascii_mbtowc+0x1e>
 801009e:	7813      	ldrb	r3, [r2, #0]
 80100a0:	600b      	str	r3, [r1, #0]
 80100a2:	7812      	ldrb	r2, [r2, #0]
 80100a4:	1e10      	subs	r0, r2, #0
 80100a6:	bf18      	it	ne
 80100a8:	2001      	movne	r0, #1
 80100aa:	b002      	add	sp, #8
 80100ac:	4770      	bx	lr
 80100ae:	4610      	mov	r0, r2
 80100b0:	e7fb      	b.n	80100aa <__ascii_mbtowc+0x16>
 80100b2:	f06f 0001 	mvn.w	r0, #1
 80100b6:	e7f8      	b.n	80100aa <__ascii_mbtowc+0x16>

080100b8 <_malloc_usable_size_r>:
 80100b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80100bc:	1f18      	subs	r0, r3, #4
 80100be:	2b00      	cmp	r3, #0
 80100c0:	bfbc      	itt	lt
 80100c2:	580b      	ldrlt	r3, [r1, r0]
 80100c4:	18c0      	addlt	r0, r0, r3
 80100c6:	4770      	bx	lr

080100c8 <fiprintf>:
 80100c8:	b40e      	push	{r1, r2, r3}
 80100ca:	b503      	push	{r0, r1, lr}
 80100cc:	4601      	mov	r1, r0
 80100ce:	ab03      	add	r3, sp, #12
 80100d0:	4805      	ldr	r0, [pc, #20]	@ (80100e8 <fiprintf+0x20>)
 80100d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80100d6:	6800      	ldr	r0, [r0, #0]
 80100d8:	9301      	str	r3, [sp, #4]
 80100da:	f000 f845 	bl	8010168 <_vfiprintf_r>
 80100de:	b002      	add	sp, #8
 80100e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80100e4:	b003      	add	sp, #12
 80100e6:	4770      	bx	lr
 80100e8:	20000094 	.word	0x20000094

080100ec <__ascii_wctomb>:
 80100ec:	4603      	mov	r3, r0
 80100ee:	4608      	mov	r0, r1
 80100f0:	b141      	cbz	r1, 8010104 <__ascii_wctomb+0x18>
 80100f2:	2aff      	cmp	r2, #255	@ 0xff
 80100f4:	d904      	bls.n	8010100 <__ascii_wctomb+0x14>
 80100f6:	228a      	movs	r2, #138	@ 0x8a
 80100f8:	601a      	str	r2, [r3, #0]
 80100fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80100fe:	4770      	bx	lr
 8010100:	700a      	strb	r2, [r1, #0]
 8010102:	2001      	movs	r0, #1
 8010104:	4770      	bx	lr

08010106 <abort>:
 8010106:	b508      	push	{r3, lr}
 8010108:	2006      	movs	r0, #6
 801010a:	f000 fa85 	bl	8010618 <raise>
 801010e:	2001      	movs	r0, #1
 8010110:	f7f4 fc86 	bl	8004a20 <_exit>

08010114 <__sfputc_r>:
 8010114:	6893      	ldr	r3, [r2, #8]
 8010116:	3b01      	subs	r3, #1
 8010118:	2b00      	cmp	r3, #0
 801011a:	b410      	push	{r4}
 801011c:	6093      	str	r3, [r2, #8]
 801011e:	da08      	bge.n	8010132 <__sfputc_r+0x1e>
 8010120:	6994      	ldr	r4, [r2, #24]
 8010122:	42a3      	cmp	r3, r4
 8010124:	db01      	blt.n	801012a <__sfputc_r+0x16>
 8010126:	290a      	cmp	r1, #10
 8010128:	d103      	bne.n	8010132 <__sfputc_r+0x1e>
 801012a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801012e:	f000 b933 	b.w	8010398 <__swbuf_r>
 8010132:	6813      	ldr	r3, [r2, #0]
 8010134:	1c58      	adds	r0, r3, #1
 8010136:	6010      	str	r0, [r2, #0]
 8010138:	7019      	strb	r1, [r3, #0]
 801013a:	4608      	mov	r0, r1
 801013c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010140:	4770      	bx	lr

08010142 <__sfputs_r>:
 8010142:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010144:	4606      	mov	r6, r0
 8010146:	460f      	mov	r7, r1
 8010148:	4614      	mov	r4, r2
 801014a:	18d5      	adds	r5, r2, r3
 801014c:	42ac      	cmp	r4, r5
 801014e:	d101      	bne.n	8010154 <__sfputs_r+0x12>
 8010150:	2000      	movs	r0, #0
 8010152:	e007      	b.n	8010164 <__sfputs_r+0x22>
 8010154:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010158:	463a      	mov	r2, r7
 801015a:	4630      	mov	r0, r6
 801015c:	f7ff ffda 	bl	8010114 <__sfputc_r>
 8010160:	1c43      	adds	r3, r0, #1
 8010162:	d1f3      	bne.n	801014c <__sfputs_r+0xa>
 8010164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010168 <_vfiprintf_r>:
 8010168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801016c:	460d      	mov	r5, r1
 801016e:	b09d      	sub	sp, #116	@ 0x74
 8010170:	4614      	mov	r4, r2
 8010172:	4698      	mov	r8, r3
 8010174:	4606      	mov	r6, r0
 8010176:	b118      	cbz	r0, 8010180 <_vfiprintf_r+0x18>
 8010178:	6a03      	ldr	r3, [r0, #32]
 801017a:	b90b      	cbnz	r3, 8010180 <_vfiprintf_r+0x18>
 801017c:	f7fe f8b0 	bl	800e2e0 <__sinit>
 8010180:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010182:	07d9      	lsls	r1, r3, #31
 8010184:	d405      	bmi.n	8010192 <_vfiprintf_r+0x2a>
 8010186:	89ab      	ldrh	r3, [r5, #12]
 8010188:	059a      	lsls	r2, r3, #22
 801018a:	d402      	bmi.n	8010192 <_vfiprintf_r+0x2a>
 801018c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801018e:	f7fe f98a 	bl	800e4a6 <__retarget_lock_acquire_recursive>
 8010192:	89ab      	ldrh	r3, [r5, #12]
 8010194:	071b      	lsls	r3, r3, #28
 8010196:	d501      	bpl.n	801019c <_vfiprintf_r+0x34>
 8010198:	692b      	ldr	r3, [r5, #16]
 801019a:	b99b      	cbnz	r3, 80101c4 <_vfiprintf_r+0x5c>
 801019c:	4629      	mov	r1, r5
 801019e:	4630      	mov	r0, r6
 80101a0:	f000 f938 	bl	8010414 <__swsetup_r>
 80101a4:	b170      	cbz	r0, 80101c4 <_vfiprintf_r+0x5c>
 80101a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80101a8:	07dc      	lsls	r4, r3, #31
 80101aa:	d504      	bpl.n	80101b6 <_vfiprintf_r+0x4e>
 80101ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80101b0:	b01d      	add	sp, #116	@ 0x74
 80101b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101b6:	89ab      	ldrh	r3, [r5, #12]
 80101b8:	0598      	lsls	r0, r3, #22
 80101ba:	d4f7      	bmi.n	80101ac <_vfiprintf_r+0x44>
 80101bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80101be:	f7fe f973 	bl	800e4a8 <__retarget_lock_release_recursive>
 80101c2:	e7f3      	b.n	80101ac <_vfiprintf_r+0x44>
 80101c4:	2300      	movs	r3, #0
 80101c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80101c8:	2320      	movs	r3, #32
 80101ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80101ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80101d2:	2330      	movs	r3, #48	@ 0x30
 80101d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010384 <_vfiprintf_r+0x21c>
 80101d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80101dc:	f04f 0901 	mov.w	r9, #1
 80101e0:	4623      	mov	r3, r4
 80101e2:	469a      	mov	sl, r3
 80101e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80101e8:	b10a      	cbz	r2, 80101ee <_vfiprintf_r+0x86>
 80101ea:	2a25      	cmp	r2, #37	@ 0x25
 80101ec:	d1f9      	bne.n	80101e2 <_vfiprintf_r+0x7a>
 80101ee:	ebba 0b04 	subs.w	fp, sl, r4
 80101f2:	d00b      	beq.n	801020c <_vfiprintf_r+0xa4>
 80101f4:	465b      	mov	r3, fp
 80101f6:	4622      	mov	r2, r4
 80101f8:	4629      	mov	r1, r5
 80101fa:	4630      	mov	r0, r6
 80101fc:	f7ff ffa1 	bl	8010142 <__sfputs_r>
 8010200:	3001      	adds	r0, #1
 8010202:	f000 80a7 	beq.w	8010354 <_vfiprintf_r+0x1ec>
 8010206:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010208:	445a      	add	r2, fp
 801020a:	9209      	str	r2, [sp, #36]	@ 0x24
 801020c:	f89a 3000 	ldrb.w	r3, [sl]
 8010210:	2b00      	cmp	r3, #0
 8010212:	f000 809f 	beq.w	8010354 <_vfiprintf_r+0x1ec>
 8010216:	2300      	movs	r3, #0
 8010218:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801021c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010220:	f10a 0a01 	add.w	sl, sl, #1
 8010224:	9304      	str	r3, [sp, #16]
 8010226:	9307      	str	r3, [sp, #28]
 8010228:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801022c:	931a      	str	r3, [sp, #104]	@ 0x68
 801022e:	4654      	mov	r4, sl
 8010230:	2205      	movs	r2, #5
 8010232:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010236:	4853      	ldr	r0, [pc, #332]	@ (8010384 <_vfiprintf_r+0x21c>)
 8010238:	f7ef ffca 	bl	80001d0 <memchr>
 801023c:	9a04      	ldr	r2, [sp, #16]
 801023e:	b9d8      	cbnz	r0, 8010278 <_vfiprintf_r+0x110>
 8010240:	06d1      	lsls	r1, r2, #27
 8010242:	bf44      	itt	mi
 8010244:	2320      	movmi	r3, #32
 8010246:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801024a:	0713      	lsls	r3, r2, #28
 801024c:	bf44      	itt	mi
 801024e:	232b      	movmi	r3, #43	@ 0x2b
 8010250:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010254:	f89a 3000 	ldrb.w	r3, [sl]
 8010258:	2b2a      	cmp	r3, #42	@ 0x2a
 801025a:	d015      	beq.n	8010288 <_vfiprintf_r+0x120>
 801025c:	9a07      	ldr	r2, [sp, #28]
 801025e:	4654      	mov	r4, sl
 8010260:	2000      	movs	r0, #0
 8010262:	f04f 0c0a 	mov.w	ip, #10
 8010266:	4621      	mov	r1, r4
 8010268:	f811 3b01 	ldrb.w	r3, [r1], #1
 801026c:	3b30      	subs	r3, #48	@ 0x30
 801026e:	2b09      	cmp	r3, #9
 8010270:	d94b      	bls.n	801030a <_vfiprintf_r+0x1a2>
 8010272:	b1b0      	cbz	r0, 80102a2 <_vfiprintf_r+0x13a>
 8010274:	9207      	str	r2, [sp, #28]
 8010276:	e014      	b.n	80102a2 <_vfiprintf_r+0x13a>
 8010278:	eba0 0308 	sub.w	r3, r0, r8
 801027c:	fa09 f303 	lsl.w	r3, r9, r3
 8010280:	4313      	orrs	r3, r2
 8010282:	9304      	str	r3, [sp, #16]
 8010284:	46a2      	mov	sl, r4
 8010286:	e7d2      	b.n	801022e <_vfiprintf_r+0xc6>
 8010288:	9b03      	ldr	r3, [sp, #12]
 801028a:	1d19      	adds	r1, r3, #4
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	9103      	str	r1, [sp, #12]
 8010290:	2b00      	cmp	r3, #0
 8010292:	bfbb      	ittet	lt
 8010294:	425b      	neglt	r3, r3
 8010296:	f042 0202 	orrlt.w	r2, r2, #2
 801029a:	9307      	strge	r3, [sp, #28]
 801029c:	9307      	strlt	r3, [sp, #28]
 801029e:	bfb8      	it	lt
 80102a0:	9204      	strlt	r2, [sp, #16]
 80102a2:	7823      	ldrb	r3, [r4, #0]
 80102a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80102a6:	d10a      	bne.n	80102be <_vfiprintf_r+0x156>
 80102a8:	7863      	ldrb	r3, [r4, #1]
 80102aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80102ac:	d132      	bne.n	8010314 <_vfiprintf_r+0x1ac>
 80102ae:	9b03      	ldr	r3, [sp, #12]
 80102b0:	1d1a      	adds	r2, r3, #4
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	9203      	str	r2, [sp, #12]
 80102b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80102ba:	3402      	adds	r4, #2
 80102bc:	9305      	str	r3, [sp, #20]
 80102be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010394 <_vfiprintf_r+0x22c>
 80102c2:	7821      	ldrb	r1, [r4, #0]
 80102c4:	2203      	movs	r2, #3
 80102c6:	4650      	mov	r0, sl
 80102c8:	f7ef ff82 	bl	80001d0 <memchr>
 80102cc:	b138      	cbz	r0, 80102de <_vfiprintf_r+0x176>
 80102ce:	9b04      	ldr	r3, [sp, #16]
 80102d0:	eba0 000a 	sub.w	r0, r0, sl
 80102d4:	2240      	movs	r2, #64	@ 0x40
 80102d6:	4082      	lsls	r2, r0
 80102d8:	4313      	orrs	r3, r2
 80102da:	3401      	adds	r4, #1
 80102dc:	9304      	str	r3, [sp, #16]
 80102de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80102e2:	4829      	ldr	r0, [pc, #164]	@ (8010388 <_vfiprintf_r+0x220>)
 80102e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80102e8:	2206      	movs	r2, #6
 80102ea:	f7ef ff71 	bl	80001d0 <memchr>
 80102ee:	2800      	cmp	r0, #0
 80102f0:	d03f      	beq.n	8010372 <_vfiprintf_r+0x20a>
 80102f2:	4b26      	ldr	r3, [pc, #152]	@ (801038c <_vfiprintf_r+0x224>)
 80102f4:	bb1b      	cbnz	r3, 801033e <_vfiprintf_r+0x1d6>
 80102f6:	9b03      	ldr	r3, [sp, #12]
 80102f8:	3307      	adds	r3, #7
 80102fa:	f023 0307 	bic.w	r3, r3, #7
 80102fe:	3308      	adds	r3, #8
 8010300:	9303      	str	r3, [sp, #12]
 8010302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010304:	443b      	add	r3, r7
 8010306:	9309      	str	r3, [sp, #36]	@ 0x24
 8010308:	e76a      	b.n	80101e0 <_vfiprintf_r+0x78>
 801030a:	fb0c 3202 	mla	r2, ip, r2, r3
 801030e:	460c      	mov	r4, r1
 8010310:	2001      	movs	r0, #1
 8010312:	e7a8      	b.n	8010266 <_vfiprintf_r+0xfe>
 8010314:	2300      	movs	r3, #0
 8010316:	3401      	adds	r4, #1
 8010318:	9305      	str	r3, [sp, #20]
 801031a:	4619      	mov	r1, r3
 801031c:	f04f 0c0a 	mov.w	ip, #10
 8010320:	4620      	mov	r0, r4
 8010322:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010326:	3a30      	subs	r2, #48	@ 0x30
 8010328:	2a09      	cmp	r2, #9
 801032a:	d903      	bls.n	8010334 <_vfiprintf_r+0x1cc>
 801032c:	2b00      	cmp	r3, #0
 801032e:	d0c6      	beq.n	80102be <_vfiprintf_r+0x156>
 8010330:	9105      	str	r1, [sp, #20]
 8010332:	e7c4      	b.n	80102be <_vfiprintf_r+0x156>
 8010334:	fb0c 2101 	mla	r1, ip, r1, r2
 8010338:	4604      	mov	r4, r0
 801033a:	2301      	movs	r3, #1
 801033c:	e7f0      	b.n	8010320 <_vfiprintf_r+0x1b8>
 801033e:	ab03      	add	r3, sp, #12
 8010340:	9300      	str	r3, [sp, #0]
 8010342:	462a      	mov	r2, r5
 8010344:	4b12      	ldr	r3, [pc, #72]	@ (8010390 <_vfiprintf_r+0x228>)
 8010346:	a904      	add	r1, sp, #16
 8010348:	4630      	mov	r0, r6
 801034a:	f7fd fb85 	bl	800da58 <_printf_float>
 801034e:	4607      	mov	r7, r0
 8010350:	1c78      	adds	r0, r7, #1
 8010352:	d1d6      	bne.n	8010302 <_vfiprintf_r+0x19a>
 8010354:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010356:	07d9      	lsls	r1, r3, #31
 8010358:	d405      	bmi.n	8010366 <_vfiprintf_r+0x1fe>
 801035a:	89ab      	ldrh	r3, [r5, #12]
 801035c:	059a      	lsls	r2, r3, #22
 801035e:	d402      	bmi.n	8010366 <_vfiprintf_r+0x1fe>
 8010360:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010362:	f7fe f8a1 	bl	800e4a8 <__retarget_lock_release_recursive>
 8010366:	89ab      	ldrh	r3, [r5, #12]
 8010368:	065b      	lsls	r3, r3, #25
 801036a:	f53f af1f 	bmi.w	80101ac <_vfiprintf_r+0x44>
 801036e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010370:	e71e      	b.n	80101b0 <_vfiprintf_r+0x48>
 8010372:	ab03      	add	r3, sp, #12
 8010374:	9300      	str	r3, [sp, #0]
 8010376:	462a      	mov	r2, r5
 8010378:	4b05      	ldr	r3, [pc, #20]	@ (8010390 <_vfiprintf_r+0x228>)
 801037a:	a904      	add	r1, sp, #16
 801037c:	4630      	mov	r0, r6
 801037e:	f7fd fe03 	bl	800df88 <_printf_i>
 8010382:	e7e4      	b.n	801034e <_vfiprintf_r+0x1e6>
 8010384:	080108e1 	.word	0x080108e1
 8010388:	080108eb 	.word	0x080108eb
 801038c:	0800da59 	.word	0x0800da59
 8010390:	08010143 	.word	0x08010143
 8010394:	080108e7 	.word	0x080108e7

08010398 <__swbuf_r>:
 8010398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801039a:	460e      	mov	r6, r1
 801039c:	4614      	mov	r4, r2
 801039e:	4605      	mov	r5, r0
 80103a0:	b118      	cbz	r0, 80103aa <__swbuf_r+0x12>
 80103a2:	6a03      	ldr	r3, [r0, #32]
 80103a4:	b90b      	cbnz	r3, 80103aa <__swbuf_r+0x12>
 80103a6:	f7fd ff9b 	bl	800e2e0 <__sinit>
 80103aa:	69a3      	ldr	r3, [r4, #24]
 80103ac:	60a3      	str	r3, [r4, #8]
 80103ae:	89a3      	ldrh	r3, [r4, #12]
 80103b0:	071a      	lsls	r2, r3, #28
 80103b2:	d501      	bpl.n	80103b8 <__swbuf_r+0x20>
 80103b4:	6923      	ldr	r3, [r4, #16]
 80103b6:	b943      	cbnz	r3, 80103ca <__swbuf_r+0x32>
 80103b8:	4621      	mov	r1, r4
 80103ba:	4628      	mov	r0, r5
 80103bc:	f000 f82a 	bl	8010414 <__swsetup_r>
 80103c0:	b118      	cbz	r0, 80103ca <__swbuf_r+0x32>
 80103c2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80103c6:	4638      	mov	r0, r7
 80103c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103ca:	6823      	ldr	r3, [r4, #0]
 80103cc:	6922      	ldr	r2, [r4, #16]
 80103ce:	1a98      	subs	r0, r3, r2
 80103d0:	6963      	ldr	r3, [r4, #20]
 80103d2:	b2f6      	uxtb	r6, r6
 80103d4:	4283      	cmp	r3, r0
 80103d6:	4637      	mov	r7, r6
 80103d8:	dc05      	bgt.n	80103e6 <__swbuf_r+0x4e>
 80103da:	4621      	mov	r1, r4
 80103dc:	4628      	mov	r0, r5
 80103de:	f7ff f98f 	bl	800f700 <_fflush_r>
 80103e2:	2800      	cmp	r0, #0
 80103e4:	d1ed      	bne.n	80103c2 <__swbuf_r+0x2a>
 80103e6:	68a3      	ldr	r3, [r4, #8]
 80103e8:	3b01      	subs	r3, #1
 80103ea:	60a3      	str	r3, [r4, #8]
 80103ec:	6823      	ldr	r3, [r4, #0]
 80103ee:	1c5a      	adds	r2, r3, #1
 80103f0:	6022      	str	r2, [r4, #0]
 80103f2:	701e      	strb	r6, [r3, #0]
 80103f4:	6962      	ldr	r2, [r4, #20]
 80103f6:	1c43      	adds	r3, r0, #1
 80103f8:	429a      	cmp	r2, r3
 80103fa:	d004      	beq.n	8010406 <__swbuf_r+0x6e>
 80103fc:	89a3      	ldrh	r3, [r4, #12]
 80103fe:	07db      	lsls	r3, r3, #31
 8010400:	d5e1      	bpl.n	80103c6 <__swbuf_r+0x2e>
 8010402:	2e0a      	cmp	r6, #10
 8010404:	d1df      	bne.n	80103c6 <__swbuf_r+0x2e>
 8010406:	4621      	mov	r1, r4
 8010408:	4628      	mov	r0, r5
 801040a:	f7ff f979 	bl	800f700 <_fflush_r>
 801040e:	2800      	cmp	r0, #0
 8010410:	d0d9      	beq.n	80103c6 <__swbuf_r+0x2e>
 8010412:	e7d6      	b.n	80103c2 <__swbuf_r+0x2a>

08010414 <__swsetup_r>:
 8010414:	b538      	push	{r3, r4, r5, lr}
 8010416:	4b29      	ldr	r3, [pc, #164]	@ (80104bc <__swsetup_r+0xa8>)
 8010418:	4605      	mov	r5, r0
 801041a:	6818      	ldr	r0, [r3, #0]
 801041c:	460c      	mov	r4, r1
 801041e:	b118      	cbz	r0, 8010428 <__swsetup_r+0x14>
 8010420:	6a03      	ldr	r3, [r0, #32]
 8010422:	b90b      	cbnz	r3, 8010428 <__swsetup_r+0x14>
 8010424:	f7fd ff5c 	bl	800e2e0 <__sinit>
 8010428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801042c:	0719      	lsls	r1, r3, #28
 801042e:	d422      	bmi.n	8010476 <__swsetup_r+0x62>
 8010430:	06da      	lsls	r2, r3, #27
 8010432:	d407      	bmi.n	8010444 <__swsetup_r+0x30>
 8010434:	2209      	movs	r2, #9
 8010436:	602a      	str	r2, [r5, #0]
 8010438:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801043c:	81a3      	strh	r3, [r4, #12]
 801043e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010442:	e033      	b.n	80104ac <__swsetup_r+0x98>
 8010444:	0758      	lsls	r0, r3, #29
 8010446:	d512      	bpl.n	801046e <__swsetup_r+0x5a>
 8010448:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801044a:	b141      	cbz	r1, 801045e <__swsetup_r+0x4a>
 801044c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010450:	4299      	cmp	r1, r3
 8010452:	d002      	beq.n	801045a <__swsetup_r+0x46>
 8010454:	4628      	mov	r0, r5
 8010456:	f7fe fe83 	bl	800f160 <_free_r>
 801045a:	2300      	movs	r3, #0
 801045c:	6363      	str	r3, [r4, #52]	@ 0x34
 801045e:	89a3      	ldrh	r3, [r4, #12]
 8010460:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010464:	81a3      	strh	r3, [r4, #12]
 8010466:	2300      	movs	r3, #0
 8010468:	6063      	str	r3, [r4, #4]
 801046a:	6923      	ldr	r3, [r4, #16]
 801046c:	6023      	str	r3, [r4, #0]
 801046e:	89a3      	ldrh	r3, [r4, #12]
 8010470:	f043 0308 	orr.w	r3, r3, #8
 8010474:	81a3      	strh	r3, [r4, #12]
 8010476:	6923      	ldr	r3, [r4, #16]
 8010478:	b94b      	cbnz	r3, 801048e <__swsetup_r+0x7a>
 801047a:	89a3      	ldrh	r3, [r4, #12]
 801047c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010480:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010484:	d003      	beq.n	801048e <__swsetup_r+0x7a>
 8010486:	4621      	mov	r1, r4
 8010488:	4628      	mov	r0, r5
 801048a:	f000 f83f 	bl	801050c <__smakebuf_r>
 801048e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010492:	f013 0201 	ands.w	r2, r3, #1
 8010496:	d00a      	beq.n	80104ae <__swsetup_r+0x9a>
 8010498:	2200      	movs	r2, #0
 801049a:	60a2      	str	r2, [r4, #8]
 801049c:	6962      	ldr	r2, [r4, #20]
 801049e:	4252      	negs	r2, r2
 80104a0:	61a2      	str	r2, [r4, #24]
 80104a2:	6922      	ldr	r2, [r4, #16]
 80104a4:	b942      	cbnz	r2, 80104b8 <__swsetup_r+0xa4>
 80104a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80104aa:	d1c5      	bne.n	8010438 <__swsetup_r+0x24>
 80104ac:	bd38      	pop	{r3, r4, r5, pc}
 80104ae:	0799      	lsls	r1, r3, #30
 80104b0:	bf58      	it	pl
 80104b2:	6962      	ldrpl	r2, [r4, #20]
 80104b4:	60a2      	str	r2, [r4, #8]
 80104b6:	e7f4      	b.n	80104a2 <__swsetup_r+0x8e>
 80104b8:	2000      	movs	r0, #0
 80104ba:	e7f7      	b.n	80104ac <__swsetup_r+0x98>
 80104bc:	20000094 	.word	0x20000094

080104c0 <__swhatbuf_r>:
 80104c0:	b570      	push	{r4, r5, r6, lr}
 80104c2:	460c      	mov	r4, r1
 80104c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80104c8:	2900      	cmp	r1, #0
 80104ca:	b096      	sub	sp, #88	@ 0x58
 80104cc:	4615      	mov	r5, r2
 80104ce:	461e      	mov	r6, r3
 80104d0:	da0d      	bge.n	80104ee <__swhatbuf_r+0x2e>
 80104d2:	89a3      	ldrh	r3, [r4, #12]
 80104d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80104d8:	f04f 0100 	mov.w	r1, #0
 80104dc:	bf14      	ite	ne
 80104de:	2340      	movne	r3, #64	@ 0x40
 80104e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80104e4:	2000      	movs	r0, #0
 80104e6:	6031      	str	r1, [r6, #0]
 80104e8:	602b      	str	r3, [r5, #0]
 80104ea:	b016      	add	sp, #88	@ 0x58
 80104ec:	bd70      	pop	{r4, r5, r6, pc}
 80104ee:	466a      	mov	r2, sp
 80104f0:	f000 f848 	bl	8010584 <_fstat_r>
 80104f4:	2800      	cmp	r0, #0
 80104f6:	dbec      	blt.n	80104d2 <__swhatbuf_r+0x12>
 80104f8:	9901      	ldr	r1, [sp, #4]
 80104fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80104fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010502:	4259      	negs	r1, r3
 8010504:	4159      	adcs	r1, r3
 8010506:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801050a:	e7eb      	b.n	80104e4 <__swhatbuf_r+0x24>

0801050c <__smakebuf_r>:
 801050c:	898b      	ldrh	r3, [r1, #12]
 801050e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010510:	079d      	lsls	r5, r3, #30
 8010512:	4606      	mov	r6, r0
 8010514:	460c      	mov	r4, r1
 8010516:	d507      	bpl.n	8010528 <__smakebuf_r+0x1c>
 8010518:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801051c:	6023      	str	r3, [r4, #0]
 801051e:	6123      	str	r3, [r4, #16]
 8010520:	2301      	movs	r3, #1
 8010522:	6163      	str	r3, [r4, #20]
 8010524:	b003      	add	sp, #12
 8010526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010528:	ab01      	add	r3, sp, #4
 801052a:	466a      	mov	r2, sp
 801052c:	f7ff ffc8 	bl	80104c0 <__swhatbuf_r>
 8010530:	9f00      	ldr	r7, [sp, #0]
 8010532:	4605      	mov	r5, r0
 8010534:	4639      	mov	r1, r7
 8010536:	4630      	mov	r0, r6
 8010538:	f7fe ffde 	bl	800f4f8 <_malloc_r>
 801053c:	b948      	cbnz	r0, 8010552 <__smakebuf_r+0x46>
 801053e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010542:	059a      	lsls	r2, r3, #22
 8010544:	d4ee      	bmi.n	8010524 <__smakebuf_r+0x18>
 8010546:	f023 0303 	bic.w	r3, r3, #3
 801054a:	f043 0302 	orr.w	r3, r3, #2
 801054e:	81a3      	strh	r3, [r4, #12]
 8010550:	e7e2      	b.n	8010518 <__smakebuf_r+0xc>
 8010552:	89a3      	ldrh	r3, [r4, #12]
 8010554:	6020      	str	r0, [r4, #0]
 8010556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801055a:	81a3      	strh	r3, [r4, #12]
 801055c:	9b01      	ldr	r3, [sp, #4]
 801055e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010562:	b15b      	cbz	r3, 801057c <__smakebuf_r+0x70>
 8010564:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010568:	4630      	mov	r0, r6
 801056a:	f000 f81d 	bl	80105a8 <_isatty_r>
 801056e:	b128      	cbz	r0, 801057c <__smakebuf_r+0x70>
 8010570:	89a3      	ldrh	r3, [r4, #12]
 8010572:	f023 0303 	bic.w	r3, r3, #3
 8010576:	f043 0301 	orr.w	r3, r3, #1
 801057a:	81a3      	strh	r3, [r4, #12]
 801057c:	89a3      	ldrh	r3, [r4, #12]
 801057e:	431d      	orrs	r5, r3
 8010580:	81a5      	strh	r5, [r4, #12]
 8010582:	e7cf      	b.n	8010524 <__smakebuf_r+0x18>

08010584 <_fstat_r>:
 8010584:	b538      	push	{r3, r4, r5, lr}
 8010586:	4d07      	ldr	r5, [pc, #28]	@ (80105a4 <_fstat_r+0x20>)
 8010588:	2300      	movs	r3, #0
 801058a:	4604      	mov	r4, r0
 801058c:	4608      	mov	r0, r1
 801058e:	4611      	mov	r1, r2
 8010590:	602b      	str	r3, [r5, #0]
 8010592:	f7f4 fa95 	bl	8004ac0 <_fstat>
 8010596:	1c43      	adds	r3, r0, #1
 8010598:	d102      	bne.n	80105a0 <_fstat_r+0x1c>
 801059a:	682b      	ldr	r3, [r5, #0]
 801059c:	b103      	cbz	r3, 80105a0 <_fstat_r+0x1c>
 801059e:	6023      	str	r3, [r4, #0]
 80105a0:	bd38      	pop	{r3, r4, r5, pc}
 80105a2:	bf00      	nop
 80105a4:	20005834 	.word	0x20005834

080105a8 <_isatty_r>:
 80105a8:	b538      	push	{r3, r4, r5, lr}
 80105aa:	4d06      	ldr	r5, [pc, #24]	@ (80105c4 <_isatty_r+0x1c>)
 80105ac:	2300      	movs	r3, #0
 80105ae:	4604      	mov	r4, r0
 80105b0:	4608      	mov	r0, r1
 80105b2:	602b      	str	r3, [r5, #0]
 80105b4:	f7f4 fa94 	bl	8004ae0 <_isatty>
 80105b8:	1c43      	adds	r3, r0, #1
 80105ba:	d102      	bne.n	80105c2 <_isatty_r+0x1a>
 80105bc:	682b      	ldr	r3, [r5, #0]
 80105be:	b103      	cbz	r3, 80105c2 <_isatty_r+0x1a>
 80105c0:	6023      	str	r3, [r4, #0]
 80105c2:	bd38      	pop	{r3, r4, r5, pc}
 80105c4:	20005834 	.word	0x20005834

080105c8 <_raise_r>:
 80105c8:	291f      	cmp	r1, #31
 80105ca:	b538      	push	{r3, r4, r5, lr}
 80105cc:	4605      	mov	r5, r0
 80105ce:	460c      	mov	r4, r1
 80105d0:	d904      	bls.n	80105dc <_raise_r+0x14>
 80105d2:	2316      	movs	r3, #22
 80105d4:	6003      	str	r3, [r0, #0]
 80105d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80105da:	bd38      	pop	{r3, r4, r5, pc}
 80105dc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80105de:	b112      	cbz	r2, 80105e6 <_raise_r+0x1e>
 80105e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80105e4:	b94b      	cbnz	r3, 80105fa <_raise_r+0x32>
 80105e6:	4628      	mov	r0, r5
 80105e8:	f000 f830 	bl	801064c <_getpid_r>
 80105ec:	4622      	mov	r2, r4
 80105ee:	4601      	mov	r1, r0
 80105f0:	4628      	mov	r0, r5
 80105f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80105f6:	f000 b817 	b.w	8010628 <_kill_r>
 80105fa:	2b01      	cmp	r3, #1
 80105fc:	d00a      	beq.n	8010614 <_raise_r+0x4c>
 80105fe:	1c59      	adds	r1, r3, #1
 8010600:	d103      	bne.n	801060a <_raise_r+0x42>
 8010602:	2316      	movs	r3, #22
 8010604:	6003      	str	r3, [r0, #0]
 8010606:	2001      	movs	r0, #1
 8010608:	e7e7      	b.n	80105da <_raise_r+0x12>
 801060a:	2100      	movs	r1, #0
 801060c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010610:	4620      	mov	r0, r4
 8010612:	4798      	blx	r3
 8010614:	2000      	movs	r0, #0
 8010616:	e7e0      	b.n	80105da <_raise_r+0x12>

08010618 <raise>:
 8010618:	4b02      	ldr	r3, [pc, #8]	@ (8010624 <raise+0xc>)
 801061a:	4601      	mov	r1, r0
 801061c:	6818      	ldr	r0, [r3, #0]
 801061e:	f7ff bfd3 	b.w	80105c8 <_raise_r>
 8010622:	bf00      	nop
 8010624:	20000094 	.word	0x20000094

08010628 <_kill_r>:
 8010628:	b538      	push	{r3, r4, r5, lr}
 801062a:	4d07      	ldr	r5, [pc, #28]	@ (8010648 <_kill_r+0x20>)
 801062c:	2300      	movs	r3, #0
 801062e:	4604      	mov	r4, r0
 8010630:	4608      	mov	r0, r1
 8010632:	4611      	mov	r1, r2
 8010634:	602b      	str	r3, [r5, #0]
 8010636:	f7f4 f9e3 	bl	8004a00 <_kill>
 801063a:	1c43      	adds	r3, r0, #1
 801063c:	d102      	bne.n	8010644 <_kill_r+0x1c>
 801063e:	682b      	ldr	r3, [r5, #0]
 8010640:	b103      	cbz	r3, 8010644 <_kill_r+0x1c>
 8010642:	6023      	str	r3, [r4, #0]
 8010644:	bd38      	pop	{r3, r4, r5, pc}
 8010646:	bf00      	nop
 8010648:	20005834 	.word	0x20005834

0801064c <_getpid_r>:
 801064c:	f7f4 b9d0 	b.w	80049f0 <_getpid>

08010650 <_init>:
 8010650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010652:	bf00      	nop
 8010654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010656:	bc08      	pop	{r3}
 8010658:	469e      	mov	lr, r3
 801065a:	4770      	bx	lr

0801065c <_fini>:
 801065c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801065e:	bf00      	nop
 8010660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010662:	bc08      	pop	{r3}
 8010664:	469e      	mov	lr, r3
 8010666:	4770      	bx	lr
