//===- __arch__`'RegisterInfo.td - __arch__ Register defs --*- C++ -*-===//
//
// This file was automatically generated by the ArchC LLVM Backend Generator.
//===----------------------------------------------------------------------===//

//===----------------------------------------------------------------------===//
//  Declarations that describe the MIPS register file
//===----------------------------------------------------------------------===//

// Define a generic register class that allows us to tune each parameter. As
// this code is automatically generated, there is little worry with factoring
// out registers characteristics.
class AReg<bits<`'m4log(__nregs__)`'> num, string n, list<Register> Alias,
list<Register> SRegs : Register<n> {
  field bits<`'m4log(__nregs__)`'> Num = num;
  let Namespace = "`'__arch__`'";
  let Aliases = Alias;
  let SubRegs = SRegs;  
  //==-- See llvm/include/llvm/Target/Target for more information.
}


//===----------------------------------------------------------------------===//
//  Registers
//===----------------------------------------------------------------------===//

let Namespace = "`'__arch__`'" in {
`'__registers_definitions__`'
}

//===----------------------------------------------------------------------===//
// Register Classes
//===----------------------------------------------------------------------===//

`'__register_classes__`'

