============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 00:38:47 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(35)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(46)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(55)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(92)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 9 trigger nets, 9 data nets.
KIT-1004 : Chipwatcher code = 1110110001111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=48) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=48) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=48)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=9,BUS_CTRL_NUM=26,BUS_WIDTH='{32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1319/10 useful/useless nets, 702/2 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1032 : 1172/2 useful/useless nets, 964/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1156/16 useful/useless nets, 952/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 230 better
SYN-1014 : Optimize round 2
SYN-1032 : 1025/15 useful/useless nets, 821/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1029/40 useful/useless nets, 828/13 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2571 : Optimize after map_dsp, round 1, 55 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1337/9 useful/useless nets, 1136/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4551, tnet num: 1337, tinst num: 1135, tnode num: 5741, tedge num: 6879.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1337 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 126 (3.91), #lev = 6 (2.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 126 (3.91), #lev = 6 (2.02)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 315 instances into 126 LUTs, name keeping = 79%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 199 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.592538s wall, 1.234375s user + 0.093750s system = 1.328125s CPU (83.4%)

RUN-1004 : used memory is 143 MB, reserved memory is 109 MB, peak memory is 150 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 926/28 useful/useless nets, 711/3 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (116 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 712 instances
RUN-0007 : 244 luts, 327 seqs, 67 mslices, 46 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 927 nets
RUN-6004 WARNING: There are 11 nets with only 1 pin.
RUN-1001 : 544 nets have 2 pins
RUN-1001 : 289 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      6      
RUN-1001 :   No   |  No   |  Yes  |     176     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     145     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 710 instances, 244 luts, 327 seqs, 113 slices, 17 macros(113 instances: 67 mslices 46 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3565, tnet num: 925, tinst num: 710, tnode num: 4765, tedge num: 5993.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.219158s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (78.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 201996
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 710.
PHY-3001 : End clustering;  0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 113520, overlap = 9
PHY-3002 : Step(2): len = 74610.5, overlap = 9
PHY-3002 : Step(3): len = 51038.7, overlap = 4.5
PHY-3002 : Step(4): len = 36955.2, overlap = 9
PHY-3002 : Step(5): len = 29717.9, overlap = 9
PHY-3002 : Step(6): len = 25266.6, overlap = 9
PHY-3002 : Step(7): len = 22289.1, overlap = 9
PHY-3002 : Step(8): len = 22102, overlap = 9
PHY-3002 : Step(9): len = 19261.3, overlap = 9
PHY-3002 : Step(10): len = 16420, overlap = 9
PHY-3002 : Step(11): len = 16724.4, overlap = 9
PHY-3002 : Step(12): len = 14839.5, overlap = 9
PHY-3002 : Step(13): len = 14150.7, overlap = 9
PHY-3002 : Step(14): len = 14308.5, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.40079e-05
PHY-3002 : Step(15): len = 14189.3, overlap = 6.75
PHY-3002 : Step(16): len = 12729.4, overlap = 6.75
PHY-3002 : Step(17): len = 12410.2, overlap = 6.75
PHY-3002 : Step(18): len = 11741.9, overlap = 9
PHY-3002 : Step(19): len = 11647.5, overlap = 9
PHY-3002 : Step(20): len = 11647.5, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.80158e-05
PHY-3002 : Step(21): len = 11684.1, overlap = 6.75
PHY-3002 : Step(22): len = 11658.5, overlap = 6.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.60317e-05
PHY-3002 : Step(23): len = 11181.4, overlap = 4.5
PHY-3002 : Step(24): len = 11181.4, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029210s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(25): len = 12125.6, overlap = 11.9375
PHY-3002 : Step(26): len = 12125.6, overlap = 11.9375
PHY-3002 : Step(27): len = 11557.5, overlap = 11.875
PHY-3002 : Step(28): len = 11691.1, overlap = 12
PHY-3002 : Step(29): len = 11805.1, overlap = 12.125
PHY-3002 : Step(30): len = 11848.1, overlap = 11.1875
PHY-3002 : Step(31): len = 11922.8, overlap = 11.3125
PHY-3002 : Step(32): len = 12337.2, overlap = 17.1562
PHY-3002 : Step(33): len = 12639.3, overlap = 17.1562
PHY-3002 : Step(34): len = 12746.5, overlap = 17.2812
PHY-3002 : Step(35): len = 12010.2, overlap = 19.5
PHY-3002 : Step(36): len = 12026.5, overlap = 19.5625
PHY-3002 : Step(37): len = 11442.5, overlap = 16.9375
PHY-3002 : Step(38): len = 11054.2, overlap = 20.6875
PHY-3002 : Step(39): len = 11072.8, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000219155
PHY-3002 : Step(40): len = 11038, overlap = 15.6875
PHY-3002 : Step(41): len = 11116.9, overlap = 15.4375
PHY-3002 : Step(42): len = 11379, overlap = 15.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000438309
PHY-3002 : Step(43): len = 10923.2, overlap = 13.1875
PHY-3002 : Step(44): len = 11042, overlap = 12.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027935s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.18544e-05
PHY-3002 : Step(45): len = 11186.5, overlap = 29.2188
PHY-3002 : Step(46): len = 11186.5, overlap = 29.2188
PHY-3002 : Step(47): len = 11132.1, overlap = 26.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.37089e-05
PHY-3002 : Step(48): len = 12011.6, overlap = 23.75
PHY-3002 : Step(49): len = 12011.6, overlap = 23.75
PHY-3002 : Step(50): len = 11596.3, overlap = 21.7812
PHY-3002 : Step(51): len = 11767.5, overlap = 21.75
PHY-3002 : Step(52): len = 11863.4, overlap = 22.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.74178e-05
PHY-3002 : Step(53): len = 12300.6, overlap = 19.25
PHY-3002 : Step(54): len = 12437.8, overlap = 19
PHY-3002 : Step(55): len = 12845.8, overlap = 18.8125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3565, tnet num: 925, tinst num: 710, tnode num: 4765, tedge num: 5993.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 48.19 peak overflow 3.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/927.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 14376, over cnt = 69(0%), over = 268, worst = 23
PHY-1001 : End global iterations;  0.053730s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (29.1%)

PHY-1001 : Congestion index: top1 = 25.47, top5 = 9.84, top10 = 5.23, top15 = 3.49.
PHY-1001 : End incremental global routing;  0.119984s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (26.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023491s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.159831s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (19.6%)

OPT-1001 : Current memory(MB): used = 188, reserve = 154, peak = 188.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 509/927.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 14376, over cnt = 69(0%), over = 268, worst = 23
PHY-1002 : len = 16856, over cnt = 33(0%), over = 38, worst = 2
PHY-1002 : len = 17200, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 17328, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 17424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.079137s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.7%)

PHY-1001 : Congestion index: top1 = 25.28, top5 = 10.98, top10 = 5.90, top15 = 3.94.
OPT-1001 : End congestion update;  0.133153s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (46.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 925 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018242s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (171.3%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.151525s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (61.9%)

OPT-1001 : Current memory(MB): used = 189, reserve = 155, peak = 189.
OPT-1001 : End physical optimization;  0.492884s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (60.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 244 LUT to BLE ...
SYN-4008 : Packed 244 LUT and 111 SEQ to BLE.
SYN-4003 : Packing 216 remaining SEQ's ...
SYN-4005 : Packed 98 SEQ with LUT/SLICE
SYN-4006 : 46 single LUT's are left
SYN-4006 : 118 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 362/601 primitive instances ...
PHY-3001 : End packing;  0.031703s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 343 instances
RUN-1001 : 158 mslices, 157 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 817 nets
RUN-6004 WARNING: There are 11 nets with only 1 pin.
RUN-1001 : 431 nets have 2 pins
RUN-1001 : 291 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 341 instances, 315 slices, 17 macros(113 instances: 67 mslices 46 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 13138.4, Over = 25.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3052, tnet num: 815, tinst num: 341, tnode num: 3916, tedge num: 5325.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 815 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.197023s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (39.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1099e-05
PHY-3002 : Step(56): len = 12210, overlap = 27.75
PHY-3002 : Step(57): len = 12255.7, overlap = 27.25
PHY-3002 : Step(58): len = 12130.2, overlap = 28
PHY-3002 : Step(59): len = 12152.7, overlap = 26.75
PHY-3002 : Step(60): len = 12166.1, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.21981e-05
PHY-3002 : Step(61): len = 12453.8, overlap = 25.5
PHY-3002 : Step(62): len = 12575.4, overlap = 26
PHY-3002 : Step(63): len = 12794.7, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43961e-05
PHY-3002 : Step(64): len = 13127.1, overlap = 23.5
PHY-3002 : Step(65): len = 13127.1, overlap = 23.5
PHY-3002 : Step(66): len = 13138.4, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.106910s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (29.2%)

PHY-3001 : Trial Legalized: Len = 21637.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 815 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015248s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000796706
PHY-3002 : Step(67): len = 19062, overlap = 2.75
PHY-3002 : Step(68): len = 18012.5, overlap = 6.25
PHY-3002 : Step(69): len = 16518.2, overlap = 6.75
PHY-3002 : Step(70): len = 16002.4, overlap = 8.25
PHY-3002 : Step(71): len = 15983.6, overlap = 9
PHY-3002 : Step(72): len = 15818.8, overlap = 8.5
PHY-3002 : Step(73): len = 15796.5, overlap = 8.75
PHY-3002 : Step(74): len = 15505, overlap = 9.25
PHY-3002 : Step(75): len = 15429.6, overlap = 9.75
PHY-3002 : Step(76): len = 15348.8, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18733.4, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005142s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 2, deltaY = 7, maxDist = 2.
PHY-3001 : Final: Len = 18989.4, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3052, tnet num: 815, tinst num: 341, tnode num: 3916, tedge num: 5325.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 36/817.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 22440, over cnt = 78(0%), over = 131, worst = 4
PHY-1002 : len = 23312, over cnt = 20(0%), over = 23, worst = 4
PHY-1002 : len = 23632, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23648, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.144939s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (21.6%)

PHY-1001 : Congestion index: top1 = 25.37, top5 = 14.65, top10 = 8.35, top15 = 5.60.
PHY-1001 : End incremental global routing;  0.206755s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (45.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 815 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019568s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.240362s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (52.0%)

OPT-1001 : Current memory(MB): used = 192, reserve = 158, peak = 193.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 656/817.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005839s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.37, top5 = 14.65, top10 = 8.35, top15 = 5.60.
OPT-1001 : End congestion update;  0.060230s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 815 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.015452s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.075785s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (103.1%)

OPT-1001 : Current memory(MB): used = 193, reserve = 160, peak = 193.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 815 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017291s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 656/817.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008719s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.37, top5 = 14.65, top10 = 8.35, top15 = 5.60.
PHY-1001 : End incremental global routing;  0.068118s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (114.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 815 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020113s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 656/817.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 23696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006305s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.37, top5 = 14.65, top10 = 8.35, top15 = 5.60.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 815 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.015228s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.931034
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.704356s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (66.6%)

RUN-1003 : finish command "place" in  5.109026s wall, 1.562500s user + 0.609375s system = 2.171875s CPU (42.5%)

RUN-1004 : used memory is 179 MB, reserved memory is 145 MB, peak memory is 193 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 343 instances
RUN-1001 : 158 mslices, 157 lslices, 19 pads, 4 brams, 0 dsps
RUN-1001 : There are total 817 nets
RUN-6004 WARNING: There are 11 nets with only 1 pin.
RUN-1001 : 431 nets have 2 pins
RUN-1001 : 291 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3052, tnet num: 815, tinst num: 341, tnode num: 3916, tedge num: 5325.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 158 mslices, 157 lslices, 19 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 815 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 22072, over cnt = 74(0%), over = 120, worst = 4
PHY-1002 : len = 22960, over cnt = 22(0%), over = 25, worst = 4
PHY-1002 : len = 23288, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 23320, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.133728s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (35.1%)

PHY-1001 : Congestion index: top1 = 25.02, top5 = 14.39, top10 = 8.19, top15 = 5.47.
PHY-1001 : End global routing;  0.196308s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 216, reserve = 183, peak = 232.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 482, reserve = 453, peak = 482.
PHY-1001 : End build detailed router design. 4.315408s wall, 3.500000s user + 0.109375s system = 3.609375s CPU (83.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 9584, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.462666s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (82.3%)

PHY-1001 : Current memory(MB): used = 513, reserve = 486, peak = 513.
PHY-1001 : End phase 1; 1.474440s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (81.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Patch 475 net; 0.344334s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (68.1%)

PHY-1022 : len = 60432, over cnt = 39(0%), over = 39, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 513, reserve = 486, peak = 513.
PHY-1001 : End initial routed; 0.916629s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (76.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/689(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.213681s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.4%)

PHY-1001 : Current memory(MB): used = 514, reserve = 486, peak = 514.
PHY-1001 : End phase 2; 1.130404s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (81.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 60432, over cnt = 39(0%), over = 39, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008725s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (179.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 60440, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.044410s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 60456, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.020859s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/689(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.219080s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (78.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 13 feed throughs used by 8 nets
PHY-1001 : End commit to database; 0.094591s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (33.0%)

PHY-1001 : Current memory(MB): used = 526, reserve = 498, peak = 526.
PHY-1001 : End phase 3; 0.513408s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (57.8%)

PHY-1003 : Routed, final wirelength = 60456
PHY-1001 : Current memory(MB): used = 526, reserve = 498, peak = 526.
PHY-1001 : End export database. 0.016745s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.730988s wall, 6.062500s user + 0.125000s system = 6.187500s CPU (80.0%)

RUN-1003 : finish command "route" in  8.204098s wall, 6.359375s user + 0.125000s system = 6.484375s CPU (79.0%)

RUN-1004 : used memory is 461 MB, reserved memory is 432 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      481   out of  19600    2.45%
#reg                      349   out of  19600    1.78%
#le                       599
  #lut only               250   out of    599   41.74%
  #reg only               118   out of    599   19.70%
  #lut&reg                231   out of    599   38.56%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                 Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di           130
#2        config_inst_syn_9    GCLK               config             config_inst.jtck       69
#3        adc_clk_dup_3        GCLK               lslice             type/sel1_syn_35.q0    9


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |599    |368     |113     |349     |4       |0       |
|  adc                               |adc_ctrl       |26     |20      |6       |16      |0       |0       |
|  fifo_list                         |fifo_ctrl      |49     |24      |16      |34      |0       |0       |
|    fifo_list                       |fifo           |46     |21      |16      |31      |0       |0       |
|  rx                                |uart_rx        |8      |0       |0       |8       |0       |0       |
|  tx                                |uart_tx        |56     |34      |8       |37      |0       |0       |
|  type                              |type_choice    |106    |82      |8       |55      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |351    |205     |75      |198     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |351    |205     |75      |198     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |119    |62      |0       |112     |0       |0       |
|        reg_inst                    |register       |117    |60      |0       |110     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |232    |143     |75      |86      |0       |0       |
|        bus_inst                    |bus_top        |28     |18      |10      |11      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |26     |16      |10      |9       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |120    |87      |33      |52      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       412   
    #2         2       173   
    #3         3       102   
    #4         4        16   
    #5        5-10      62   
    #6       11-50      15   
    #7       51-100     2    
  Average     2.53           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 341
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 817, pip num: 6249
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 13
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 706 valid insts, and 18003 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000010111110110001111111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.833598s wall, 7.671875s user + 0.000000s system = 7.671875s CPU (418.4%)

RUN-1004 : used memory is 484 MB, reserved memory is 455 MB, peak memory is 666 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_003847.log"
