// Seed: 2493432867
module module_0 ();
  always @(posedge 1) $signed(25);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd37
) (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 ();
  output logic [7:0] id_1;
  tri1  _id_3 = 1;
  logic id_4;
  ;
  assign id_1[id_3] = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  buf primCall (id_1, id_3);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
endmodule
