# Reading D:/Programas/Modelsim/tcl/vsim/pref.tcl 
# //  ModelSim SE 6.5d Nov 18 2009 
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do {Prueba_1.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vcom 6.5d Compiler 2009.11 Nov 18 2009
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity prueba_1
# -- Compiling architecture behavioral of prueba_1
# vsim -lib work -voptargs=\"+acc\" -t 1ps work.Prueba_1 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.prueba_1(behavioral)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body
# ** Fatal: (vsim-3421) Value 101 is out of range 0 to 100.
#    Time: 995 ns  Iteration: 1  Process: /prueba_1/line__48 File: Prueba_1.vhd
# Fatal error in ForLoop loop at Prueba_1.vhd line 51
# 
# HDL call sequence:
# Stopped at Prueba_1.vhd 51 ForLoop loop
# 
