D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\FHCY\Desktop\J3121000889_test3\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\synlog\report\lzy_VM_fpga_mapper.xml  -top_level_module  lzy_VM  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\lzy_VM.edn   -freq 100.000   C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\synwork\lzy_VM_prem.srd  -sap  C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\lzy_VM.sap  -otap  C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\lzy_VM.tap  -omap  C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\lzy_VM.map  -devicelib  D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\lzy_VM.sap  -ologparam  C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\syntmp\lzy_VM.plg  -osyn  C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\lzy_VM.srm  -prjdir  C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\  -prjname  lzy_VM_syn  -log  C:\Users\FHCY\Desktop\J3121000889_test3\synthesis\synlog\lzy_VM_fpga_mapper.srr 
relcom:D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\lzy_VM_fpga_mapper.xml -top_level_module lzy_VM -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\lzy_VM.edn -freq 100.000 ..\synwork\lzy_VM_prem.srd -sap ..\lzy_VM.sap -otap ..\lzy_VM.tap -omap ..\lzy_VM.map -devicelib D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\lzy_VM.sap -ologparam lzy_VM.plg -osyn ..\lzy_VM.srm -prjdir ..\ -prjname lzy_VM_syn -log ..\synlog\lzy_VM_fpga_mapper.srr
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1734614535|size:1755|exec:0|csum:
file:..\lzy_VM.edn|io:o|time:1734614545|size:18873|exec:0|csum:
file:..\synwork\lzy_VM_prem.srd|io:i|time:1734614544|size:2342|exec:0|csum:2235909DCABACFAAF6EBCD4D0BA3D8AE
file:..\lzy_VM.sap|io:o|time:1734614544|size:230|exec:0|csum:
file:..\lzy_VM.tap|io:o|time:0|size:0|exec:0|csum:
file:..\lzy_VM.map|io:o|time:1734614545|size:28|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\lzy_VM.sap|io:o|time:1734614544|size:230|exec:0|csum:
file:lzy_VM.plg|io:o|time:1734614545|size:326|exec:0|csum:
file:..\lzy_VM.srm|io:o|time:1734614545|size:70588|exec:0|csum:
file:..\synlog\lzy_VM_fpga_mapper.srr|io:o|time:1734614545|size:13984|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
