Reading OpenROAD database at '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2479/64-openroad-repairantennas/1-diodeinsertion/mult8_2bits_2op_e2479.odb'…
Reading library file at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult8_2bits_2op_e2479
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     983
Number of terminals:      34
Number of snets:          2
Number of nets:           400

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 160.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 13639.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 2201.
[INFO DRT-0033] via shape region query size = 660.
[INFO DRT-0033] met2 shape region query size = 410.
[INFO DRT-0033] via2 shape region query size = 528.
[INFO DRT-0033] met3 shape region query size = 414.
[INFO DRT-0033] via3 shape region query size = 528.
[INFO DRT-0033] met4 shape region query size = 148.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 579 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 154 unique inst patterns.
[INFO DRT-0084]   Complete 281 groups.
#scanned instances     = 983
#unique  instances     = 160
#stdCellGenAp          = 4385
#stdCellValidPlanarAp  = 14
#stdCellValidViaAp     = 3502
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1265
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:10, memory = 139.86 (MB), peak = 139.86 (MB)

[INFO DRT-0157] Number of guides:     2616

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 975.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 744.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 380.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 18.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1355 vertical wires in 1 frboxes and 762 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 65 vertical wires in 1 frboxes and 176 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.86 (MB), peak = 147.86 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.86 (MB), peak = 147.86 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 167.80 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 158.32 (MB).
    Completing 30% with 34 violations.
    elapsed time = 00:00:00, memory = 181.70 (MB).
    Completing 40% with 34 violations.
    elapsed time = 00:00:01, memory = 190.57 (MB).
    Completing 50% with 34 violations.
    elapsed time = 00:00:01, memory = 191.20 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:01, memory = 203.70 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:02, memory = 191.20 (MB).
    Completing 80% with 56 violations.
    elapsed time = 00:00:02, memory = 208.70 (MB).
    Completing 90% with 56 violations.
    elapsed time = 00:00:03, memory = 208.95 (MB).
    Completing 100% with 69 violations.
    elapsed time = 00:00:03, memory = 208.95 (MB).
[INFO DRT-0199]   Number of violations = 77.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        4     24      1      8
Recheck              0      4      4      0
Short                0     30      2      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 548.33 (MB), peak = 548.33 (MB)
Total wire length = 9356 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5317 um.
Total wire length on LAYER met2 = 3985 um.
Total wire length on LAYER met3 = 52 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2474.
Up-via summary (total 2474):

-----------------------
 FR_MASTERSLICE       0
            li1    1265
           met1    1191
           met2      18
           met3       0
           met4       0
-----------------------
                   2474


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 77 violations.
    elapsed time = 00:00:00, memory = 549.45 (MB).
    Completing 20% with 77 violations.
    elapsed time = 00:00:00, memory = 549.45 (MB).
    Completing 30% with 77 violations.
    elapsed time = 00:00:00, memory = 549.83 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:00, memory = 551.83 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:01, memory = 565.83 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:01, memory = 551.92 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:01, memory = 555.04 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:02, memory = 555.04 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:02, memory = 555.92 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:03, memory = 555.92 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1   met3
Metal Spacing        2      1
Short               11      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 556.04 (MB), peak = 565.83 (MB)
Total wire length = 9255 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5266 um.
Total wire length on LAYER met2 = 3932 um.
Total wire length on LAYER met3 = 57 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2422.
Up-via summary (total 2422):

-----------------------
 FR_MASTERSLICE       0
            li1    1263
           met1    1141
           met2      18
           met3       0
           met4       0
-----------------------
                   2422


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 556.04 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 556.04 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 556.04 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 556.04 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 556.04 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:01, memory = 559.42 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 559.42 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:01, memory = 559.42 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:02, memory = 560.67 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:02, memory = 560.67 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 560.67 (MB), peak = 565.83 (MB)
Total wire length = 9270 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5271 um.
Total wire length on LAYER met2 = 3940 um.
Total wire length on LAYER met3 = 57 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2433.
Up-via summary (total 2433):

-----------------------
 FR_MASTERSLICE       0
            li1    1263
           met1    1152
           met2      18
           met3       0
           met4       0
-----------------------
                   2433


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 560.67 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 570.92 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 570.92 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 570.92 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 570.92 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 570.92 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 570.92 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 570.92 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 570.92 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 570.92 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 570.92 (MB), peak = 570.92 (MB)
Total wire length = 9267 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5264 um.
Total wire length on LAYER met2 = 3944 um.
Total wire length on LAYER met3 = 57 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2439.
Up-via summary (total 2439):

-----------------------
 FR_MASTERSLICE       0
            li1    1263
           met1    1158
           met2      18
           met3       0
           met4       0
-----------------------
                   2439


[INFO DRT-0198] Complete detail routing.
Total wire length = 9267 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5264 um.
Total wire length on LAYER met2 = 3944 um.
Total wire length on LAYER met3 = 57 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2439.
Up-via summary (total 2439):

-----------------------
 FR_MASTERSLICE       0
            li1    1263
           met1    1158
           met2      18
           met3       0
           met4       0
-----------------------
                   2439


[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:11, memory = 570.92 (MB), peak = 570.92 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               130     487.97
  Tap cell                                469     586.81
  Timing Repair Buffer                     89     731.95
  Inverter                                  8      30.03
  Multi-Input combinational cell          287    2257.16
  Total                                   983    4093.93
Writing OpenROAD database to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2479/66-openroad-detailedrouting/mult8_2bits_2op_e2479.odb'…
Writing netlist to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2479/66-openroad-detailedrouting/mult8_2bits_2op_e2479.nl.v'…
Writing powered netlist to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2479/66-openroad-detailedrouting/mult8_2bits_2op_e2479.pnl.v'…
Writing layout to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2479/66-openroad-detailedrouting/mult8_2bits_2op_e2479.def'…
Writing timing constraints to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2479/66-openroad-detailedrouting/mult8_2bits_2op_e2479.sdc'…
