# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do SeqDetector_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat09/Parte 1/SeqDetFSM.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:56:59 on May 16,2024
# vcom -reportprogress 300 -93 -work work C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat09/Parte 1/SeqDetFSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM
# -- Compiling architecture MealyArch of SeqDetFSM
# End time: 10:56:59 on May 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# couldn't load library "C:/intelFPGA/22.1std/questa_fse/win64/ScintillaTk/ScintillaTk114.dll": this library or a dependent library could not be found in library path
# Load canceled
vcom -reportprogress 300 -work work {C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat09/Parte 1/SeqDetFSM_Tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:58:10 on May 16,2024
# vcom -reportprogress 300 -work work C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat09/Parte 1/SeqDetFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM_Tb
# -- Compiling architecture Stimulus of SeqDetFSM_Tb
# -- Loading entity SeqDetFSM
# End time: 10:58:10 on May 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.seqdetfsm_tb -voptargs=+acc
# vsim -gui -l msim_transcript work.seqdetfsm_tb -voptargs="+acc" 
# Start time: 10:58:24 on May 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "SeqDetFSM(MealyArch)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seqdetfsm_tb(stimulus)#1
# Loading work.seqdetfsm(mealyarch)#1
add wave -position end  sim:/seqdetfsm_tb/s_y
add wave -position end  sim:/seqdetfsm_tb/s_clk
add wave -position end  sim:/seqdetfsm_tb/s_rst
add wave -position end  sim:/seqdetfsm_tb/s_x
run -all
# Break key hit
# Simulation stop requested.
# End time: 11:00:46 on May 16,2024, Elapsed time: 0:02:22
# Errors: 0, Warnings: 0
