(S (PP (IN In) (NP (NP (DT the) (JJ recent) (NNS years)) (, ,) (NP (NP (NNS systems)) (VP (VBG using) (NP (NNS FPGAs)))))) (, ,) (NP (NNS GPUs)) (VP (VBP have) (VP (VBN increased) (PP (IN due) (IN to) (NP (NP (PRP$ their) (NNS advantages)) (PP (JJ such) (IN as) (NP (NP (NN power) (NN efficiency)) (PP (VBN compared) (PP (IN to) (NP (NNS CPUs)))))))))) (. .))
(S (ADVP (RB However)) (, ,) (VP (VB use) (PP (IN in) (NP (NNS systems))) (SBAR (JJ such) (IN as) (S (NP (NNS FPGAs) (CC and) (NNS GPUs)) (VP (VBZ requires) (S (VP (VBG understanding) (NP (NP (ADJP (NP (NN hardware)) (HYPH -) (JJ specific)) (JJ technical) (NNS specifications)) (PP (JJ such) (IN as) (NP (NP (NN HDL) (CC and) (NN CUDA)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (DT a) (JJ high) (NN hurdle)))))))))))))) (. .))
(S (PP (VBN Based) (PP (IN on) (NP (DT this) (NN background)))) (, ,) (NP (PRP I)) (ADVP (RB previously)) (VP (VBD proposed) (NP (NP (NN environment) (JJ adaptive) (NN software)) (SBAR (WHNP (WDT that)) (S (VP (VBZ enables) (NP (NP (NML (NML (JJ automatic) (NN conversion)) (, ,) (NML (NN configuration)) (, ,) (CC and) (NML (JJ high) (HYPH -) (NN performance))) (NN operation)) (PP (IN of) (NP (ADJP (RB once) (VBN written)) (NN code)))))))) (PP (VBG according) (PP (IN to) (NP (DT the) (NN hardware) (S (VP (TO to) (VP (VB be) (VP (VBN placed))))))))) (. .))
(S (PP (IN As) (NP (NP (DT an) (NN element)) (PP (IN of) (NP (DT the) (NN concept))))) (, ,) (NP (PRP I)) (VP (VBD proposed) (NP (DT a) (NN method)) (S (VP (TO to) (ADVP (RB automatically)) (VP (VB offload) (NP (NP (NN loop) (NNS statements)) (PP (IN of) (NP (NP (NN application) (NN source) (NN code)) (PP (IN for) (NP (NN CPU)))))) (PP (IN to) (NP (NNP FPGA) (CC and) (NNP GPU))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP I)) (VP (VBP propose) (CC and) (VBP evaluate) (NP (DT a) (NN method)) (PP (IN for) (S (VP (VBG offloading) (NP (NP (DT a) (NN function) (NN block)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (NP (DT a) (JJR larger) (NN unit)) (, ,) (CONJP (RB instead) (IN of)) (NP (NP (JJ individual) (NN loop) (NNS statements)) (PP (IN in) (NP (DT an) (NN application)))))))))))) (, ,) (S (VP (TO to) (VP (VB achieve) (NP (JJR higher) (NN speed)) (PP (IN by) (NP (JJ automatic) (NN offloading))) (PP (IN to) (NP (NNP GPU) (CC and) (NNP FPGA))))))) (. .))
(S (NP (PRP I)) (VP (VP (VBP implement) (NP (DT the) (JJ proposed) (NN method))) (CC and) (VP (VB evaluate) (PP (IN with) (NP (NP (VBG existing) (NNS applications)) (VP (VBG offloading) (PP (IN to) (NP (NNP GPU)))))))) (. .))
