<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>SPMROOTCR_EL3</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">SPMROOTCR_EL3, System Performance Monitors Root and Realm Control Register</h1><p>The SPMROOTCR_EL3 characteristics are:</p><h2>Purpose</h2>
        <p>Controls observability of Root and Realm events by System PMU &lt;s&gt;.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_RME is implemented and FEAT_SPMU is implemented. Otherwise, direct accesses to SPMROOTCR_EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>SPMROOTCR_EL3 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_32">IMPLEMENTATION DEFINED</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">RAO</a></td><td class="lr" colspan="27"><a href="#fieldset_0-30_4">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_3-1">NAO</a></td><td class="lr" colspan="1"><a href="#fieldset_0-2_2">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">RLO</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">RTO</a></td></tr></tbody></table><h4 id="fieldset_0-63_32">IMPLEMENTATION DEFINED, bits [63:32]</h4><div class="field">
      <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> observation controls. Additional <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> bits to control certain types of filter or events by System PMU &lt;s&gt;.</p>
    <p>The reset behavior of this field is:</p><ul><li>
                        On a System PMU reset,
                        
      this field resets
       to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</li></ul></div><h4 id="fieldset_0-31_31">Bit [31]</h4><div class="field">
      <p>Reserved, RAO.</p>
    
      <p>Indicates SPMROOTCR_EL3 is implemented by System PMU &lt;s&gt;.</p>
    </div><h4 id="fieldset_0-30_4">Bits [30:4]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-3_3-1">NAO, bit [3]<span class="condition"><br/>When System PMU &lt;s&gt; can count or monitor non-attributable events:
                        </span></h4><div class="field">
      <p>Non-attributable Observation. Controls whether events or monitorable characteristics not attributable with any source can be monitored by System PMU &lt;s&gt;.</p>
    <table class="valuetable"><tr><th>NAO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Events not attributable with any event source are not counted by System PMU &lt;s&gt;.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Counting non-attributable events by System PMU &lt;s&gt; is not prevented by this mechanism.</p>
        </td></tr></table><p>When both SPMROOTCR_EL3 and <a href="AArch64-spmscr_el1.html">SPMSCR_EL1</a> are implemented, non-attributable events are counted only if both SPMROOTCR_EL3.NAO is 1 and <a href="AArch64-spmscr_el1.html">SPMSCR_EL1</a>.{NAO, SO} is nonzero.</p>
<p>SPMROOTCR_EL3.NAO has the opposite reset polarity to <a href="AArch64-spmscr_el1.html">SPMSCR_EL1</a>.NAO.</p><p>The reset behavior of this field is:</p><ul><li>On a System PMU reset, 
      this field resets
       to <span class="binarynumber">1</span>.
</li></ul></div><h4 id="fieldset_0-3_3-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-2_2">Bit [2]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-1_1">RLO, bit [1]</h4><div class="field">
      <p>Realm Observation. Controls whether events or monitorable characteristics attributable to a Realm event source can be monitored by System PMU &lt;s&gt;.</p>
    <table class="valuetable"><tr><th>RLO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Events attributable to a Realm event source are not counted by System PMU &lt;s&gt;.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Counting events by System PMU &lt;s&gt; that are attributable to a Realm event source is not prevented by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a System PMU reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-0_0">RTO, bit [0]</h4><div class="field">
      <p>Root Observation. Controls whether events or monitorable characteristics attributable to a Root event source can be monitored by System PMU &lt;s&gt;.</p>
    <table class="valuetable"><tr><th>RTO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Events attributable to a Root event source are not counted by System PMU &lt;s&gt;.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Counting events by System PMU &lt;s&gt; that are attributable to a Root event source is not prevented by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a System PMU reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><div class="access_mechanisms"><h2>Accessing SPMROOTCR_EL3</h2>
        <p>To access SPMROOTCR_EL3 for System PMU &lt;s&gt;, set <a href="AArch64-spmselr_el0.html">SPMSELR_EL0</a>.SYSPMUSEL to s.</p>

      
        <p>SPMROOTCR_EL3 reads-as-zero and ignores writes if any of the following are true:</p>

      
        <ul>
<li>System PMU &lt;s&gt; is not implemented.
</li><li>System PMU &lt;s&gt; does not implement SPMROOTCR_EL3.
</li></ul>
      <p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, SPMROOTCR_EL3</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b110</td><td>0b1001</td><td>0b1110</td><td>0b111</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    X[t, 64] = SPMROOTCR_EL3[UInt(SPMSELR_EL0.SYSPMUSEL)];
                </p><h4 class="assembler">MSR SPMROOTCR_EL3, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b110</td><td>0b1001</td><td>0b1110</td><td>0b111</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    SPMROOTCR_EL3[UInt(SPMSELR_EL0.SYSPMUSEL)] = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:05; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
