<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1522" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1522{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_1522{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_1522{left:130px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_1522{left:87px;bottom:1088px;letter-spacing:-0.12px;}
#t5_1522{left:160px;bottom:1088px;}
#t6_1522{left:168px;bottom:1088px;letter-spacing:0.13px;}
#t7_1522{left:186px;bottom:1088px;}
#t8_1522{left:193px;bottom:1088px;letter-spacing:0.12px;}
#t9_1522{left:87px;bottom:1072px;letter-spacing:-0.11px;}
#ta_1522{left:206px;bottom:1072px;}
#tb_1522{left:214px;bottom:1073px;letter-spacing:0.09px;}
#tc_1522{left:87px;bottom:1057px;letter-spacing:-0.12px;}
#td_1522{left:131px;bottom:1057px;}
#te_1522{left:139px;bottom:1058px;letter-spacing:0.08px;}
#tf_1522{left:87px;bottom:1042px;letter-spacing:-0.12px;}
#tg_1522{left:196px;bottom:1042px;}
#th_1522{left:204px;bottom:1043px;letter-spacing:0.09px;}
#ti_1522{left:69px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_1522{left:164px;bottom:1027px;}
#tk_1522{left:171px;bottom:1027px;letter-spacing:0.08px;}
#tl_1522{left:189px;bottom:1027px;}
#tm_1522{left:196px;bottom:1027px;letter-spacing:0.08px;}
#tn_1522{left:214px;bottom:1027px;}
#to_1522{left:222px;bottom:1027px;letter-spacing:0.08px;}
#tp_1522{left:239px;bottom:1027px;}
#tq_1522{left:247px;bottom:1027px;letter-spacing:0.09px;}
#tr_1522{left:271px;bottom:1027px;}
#ts_1522{left:279px;bottom:1027px;letter-spacing:0.12px;}
#tt_1522{left:69px;bottom:1011px;letter-spacing:-0.13px;}
#tu_1522{left:127px;bottom:1011px;}
#tv_1522{left:134px;bottom:1012px;letter-spacing:0.08px;}
#tw_1522{left:152px;bottom:1011px;}
#tx_1522{left:160px;bottom:1012px;letter-spacing:0.08px;}
#ty_1522{left:69px;bottom:996px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tz_1522{left:250px;bottom:996px;}
#t10_1522{left:257px;bottom:997px;letter-spacing:0.12px;}
#t11_1522{left:282px;bottom:996px;}
#t12_1522{left:289px;bottom:997px;letter-spacing:0.12px;}
#t13_1522{left:314px;bottom:996px;}
#t14_1522{left:321px;bottom:997px;letter-spacing:0.09px;}
#t15_1522{left:346px;bottom:996px;}
#t16_1522{left:353px;bottom:997px;letter-spacing:0.12px;}
#t17_1522{left:378px;bottom:996px;}
#t18_1522{left:385px;bottom:997px;letter-spacing:0.09px;}
#t19_1522{left:410px;bottom:996px;}
#t1a_1522{left:417px;bottom:997px;letter-spacing:0.12px;}
#t1b_1522{left:442px;bottom:996px;}
#t1c_1522{left:124px;bottom:981px;letter-spacing:0.12px;}
#t1d_1522{left:155px;bottom:981px;}
#t1e_1522{left:163px;bottom:981px;letter-spacing:0.12px;}
#t1f_1522{left:194px;bottom:981px;}
#t1g_1522{left:202px;bottom:981px;letter-spacing:0.12px;}
#t1h_1522{left:233px;bottom:981px;}
#t1i_1522{left:241px;bottom:981px;letter-spacing:0.12px;}
#t1j_1522{left:69px;bottom:965px;letter-spacing:-0.11px;}
#t1k_1522{left:228px;bottom:965px;}
#t1l_1522{left:236px;bottom:966px;letter-spacing:0.12px;}
#t1m_1522{left:260px;bottom:965px;}
#t1n_1522{left:268px;bottom:966px;letter-spacing:0.13px;}
#t1o_1522{left:69px;bottom:950px;letter-spacing:-0.12px;}
#t1p_1522{left:284px;bottom:950px;}
#t1q_1522{left:292px;bottom:951px;letter-spacing:0.12px;}
#t1r_1522{left:323px;bottom:950px;}
#t1s_1522{left:331px;bottom:951px;letter-spacing:0.12px;}
#t1t_1522{left:69px;bottom:935px;letter-spacing:-0.12px;}
#t1u_1522{left:164px;bottom:935px;}
#t1v_1522{left:172px;bottom:936px;letter-spacing:0.09px;}
#t1w_1522{left:196px;bottom:935px;}
#t1x_1522{left:204px;bottom:936px;letter-spacing:0.09px;}
#t1y_1522{left:228px;bottom:935px;}
#t1z_1522{left:236px;bottom:936px;letter-spacing:0.09px;}
#t20_1522{left:267px;bottom:935px;}
#t21_1522{left:275px;bottom:936px;letter-spacing:0.09px;}
#t22_1522{left:69px;bottom:920px;letter-spacing:-0.12px;}
#t23_1522{left:178px;bottom:920px;}
#t24_1522{left:186px;bottom:920px;letter-spacing:0.12px;}
#t25_1522{left:210px;bottom:920px;}
#t26_1522{left:218px;bottom:920px;letter-spacing:0.12px;}
#t27_1522{left:242px;bottom:920px;}
#t28_1522{left:250px;bottom:920px;letter-spacing:0.12px;}
#t29_1522{left:274px;bottom:920px;}
#t2a_1522{left:282px;bottom:920px;letter-spacing:0.12px;}
#t2b_1522{left:69px;bottom:904px;letter-spacing:-0.11px;}
#t2c_1522{left:87px;bottom:889px;letter-spacing:-0.11px;}
#t2d_1522{left:167px;bottom:889px;}
#t2e_1522{left:175px;bottom:890px;letter-spacing:0.09px;}
#t2f_1522{left:87px;bottom:874px;letter-spacing:-0.11px;}
#t2g_1522{left:339px;bottom:874px;}
#t2h_1522{left:347px;bottom:874px;letter-spacing:0.12px;}
#t2i_1522{left:87px;bottom:859px;letter-spacing:-0.11px;}
#t2j_1522{left:338px;bottom:859px;}
#t2k_1522{left:345px;bottom:859px;letter-spacing:0.12px;}
#t2l_1522{left:87px;bottom:843px;letter-spacing:-0.11px;}
#t2m_1522{left:180px;bottom:843px;}
#t2n_1522{left:188px;bottom:844px;letter-spacing:0.12px;}
#t2o_1522{left:69px;bottom:828px;letter-spacing:-0.11px;}
#t2p_1522{left:69px;bottom:813px;letter-spacing:-0.11px;}
#t2q_1522{left:161px;bottom:813px;}
#t2r_1522{left:169px;bottom:813px;letter-spacing:0.13px;}
#t2s_1522{left:187px;bottom:813px;}
#t2t_1522{left:194px;bottom:813px;letter-spacing:0.08px;}
#t2u_1522{left:212px;bottom:813px;}
#t2v_1522{left:220px;bottom:813px;letter-spacing:0.09px;}
#t2w_1522{left:244px;bottom:813px;}
#t2x_1522{left:252px;bottom:813px;letter-spacing:0.09px;}
#t2y_1522{left:276px;bottom:813px;}
#t2z_1522{left:284px;bottom:813px;letter-spacing:0.09px;}
#t30_1522{left:308px;bottom:813px;}
#t31_1522{left:316px;bottom:813px;letter-spacing:0.09px;}
#t32_1522{left:340px;bottom:813px;}
#t33_1522{left:348px;bottom:813px;letter-spacing:0.09px;}
#t34_1522{left:372px;bottom:813px;}
#t35_1522{left:380px;bottom:813px;letter-spacing:0.09px;}
#t36_1522{left:404px;bottom:813px;}
#t37_1522{left:412px;bottom:813px;letter-spacing:0.09px;}
#t38_1522{left:436px;bottom:813px;}
#t39_1522{left:124px;bottom:798px;letter-spacing:0.12px;}
#t3a_1522{left:155px;bottom:797px;}
#t3b_1522{left:163px;bottom:798px;letter-spacing:0.12px;}
#t3c_1522{left:69px;bottom:782px;letter-spacing:-0.11px;}
#t3d_1522{left:170px;bottom:782px;}
#t3e_1522{left:177px;bottom:783px;letter-spacing:0.12px;}
#t3f_1522{left:202px;bottom:782px;}
#t3g_1522{left:209px;bottom:783px;letter-spacing:0.12px;}
#t3h_1522{left:69px;bottom:767px;letter-spacing:-0.14px;}
#t3i_1522{left:87px;bottom:752px;letter-spacing:-0.12px;}
#t3j_1522{left:244px;bottom:752px;}
#t3k_1522{left:251px;bottom:752px;letter-spacing:0.09px;}
#t3l_1522{left:283px;bottom:752px;}
#t3m_1522{left:290px;bottom:752px;letter-spacing:0.09px;}
#t3n_1522{left:321px;bottom:752px;}
#t3o_1522{left:329px;bottom:752px;letter-spacing:0.09px;}
#t3p_1522{left:69px;bottom:736px;letter-spacing:-0.11px;}
#t3q_1522{left:312px;bottom:736px;}
#t3r_1522{left:320px;bottom:737px;letter-spacing:0.09px;}
#t3s_1522{left:69px;bottom:721px;letter-spacing:-0.14px;}
#t3t_1522{left:87px;bottom:706px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3u_1522{left:196px;bottom:706px;}
#t3v_1522{left:204px;bottom:706px;letter-spacing:0.12px;}
#t3w_1522{left:235px;bottom:706px;}
#t3x_1522{left:243px;bottom:706px;letter-spacing:0.12px;}
#t3y_1522{left:274px;bottom:706px;}
#t3z_1522{left:282px;bottom:706px;letter-spacing:0.12px;}
#t40_1522{left:69px;bottom:690px;letter-spacing:-0.11px;}
#t41_1522{left:87px;bottom:675px;letter-spacing:-0.12px;}
#t42_1522{left:273px;bottom:675px;}
#t43_1522{left:281px;bottom:676px;letter-spacing:0.12px;}
#t44_1522{left:87px;bottom:660px;letter-spacing:-0.12px;}
#t45_1522{left:210px;bottom:660px;}
#t46_1522{left:218px;bottom:661px;letter-spacing:0.09px;}
#t47_1522{left:87px;bottom:645px;letter-spacing:-0.11px;}
#t48_1522{left:106px;bottom:631px;letter-spacing:0.09px;}
#t49_1522{left:249px;bottom:630px;}
#t4a_1522{left:257px;bottom:631px;letter-spacing:0.12px;}
#t4b_1522{left:87px;bottom:616px;letter-spacing:-0.11px;}
#t4c_1522{left:387px;bottom:616px;}
#t4d_1522{left:394px;bottom:616px;letter-spacing:0.09px;}
#t4e_1522{left:87px;bottom:600px;letter-spacing:-0.12px;}
#t4f_1522{left:145px;bottom:600px;}
#t4g_1522{left:153px;bottom:601px;letter-spacing:0.09px;}
#t4h_1522{left:87px;bottom:585px;letter-spacing:-0.12px;}
#t4i_1522{left:245px;bottom:585px;}
#t4j_1522{left:253px;bottom:586px;letter-spacing:0.13px;}
#t4k_1522{left:87px;bottom:570px;letter-spacing:-0.12px;}
#t4l_1522{left:249px;bottom:570px;}
#t4m_1522{left:256px;bottom:570px;letter-spacing:0.13px;}
#t4n_1522{left:87px;bottom:554px;letter-spacing:-0.11px;}
#t4o_1522{left:281px;bottom:554px;}
#t4p_1522{left:289px;bottom:555px;letter-spacing:0.09px;}
#t4q_1522{left:87px;bottom:539px;letter-spacing:-0.11px;}
#t4r_1522{left:179px;bottom:539px;}
#t4s_1522{left:186px;bottom:540px;letter-spacing:0.12px;}
#t4t_1522{left:87px;bottom:524px;letter-spacing:-0.13px;}
#t4u_1522{left:207px;bottom:524px;}
#t4v_1522{left:215px;bottom:525px;letter-spacing:0.09px;}
#t4w_1522{left:69px;bottom:509px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4x_1522{left:116px;bottom:509px;}
#t4y_1522{left:123px;bottom:509px;letter-spacing:0.09px;}
#t4z_1522{left:87px;bottom:493px;letter-spacing:-0.11px;}
#t50_1522{left:173px;bottom:493px;}
#t51_1522{left:180px;bottom:494px;letter-spacing:0.12px;}
#t52_1522{left:87px;bottom:478px;letter-spacing:-0.11px;}
#t53_1522{left:167px;bottom:478px;}
#t54_1522{left:175px;bottom:479px;letter-spacing:0.09px;}
#t55_1522{left:87px;bottom:463px;letter-spacing:-0.11px;}
#t56_1522{left:198px;bottom:463px;}
#t57_1522{left:205px;bottom:463px;letter-spacing:0.13px;}
#t58_1522{left:87px;bottom:448px;letter-spacing:-0.12px;}
#t59_1522{left:192px;bottom:448px;}
#t5a_1522{left:199px;bottom:448px;letter-spacing:0.12px;}
#t5b_1522{left:87px;bottom:432px;letter-spacing:-0.11px;}
#t5c_1522{left:188px;bottom:432px;}
#t5d_1522{left:195px;bottom:433px;letter-spacing:0.09px;}
#t5e_1522{left:87px;bottom:417px;letter-spacing:-0.11px;}
#t5f_1522{left:218px;bottom:417px;}
#t5g_1522{left:226px;bottom:418px;letter-spacing:0.09px;}
#t5h_1522{left:250px;bottom:417px;}
#t5i_1522{left:258px;bottom:418px;letter-spacing:0.09px;}
#t5j_1522{left:87px;bottom:402px;letter-spacing:-0.13px;}
#t5k_1522{left:157px;bottom:402px;}
#t5l_1522{left:165px;bottom:402px;letter-spacing:0.12px;}
#t5m_1522{left:87px;bottom:386px;letter-spacing:-0.11px;}
#t5n_1522{left:176px;bottom:386px;}
#t5o_1522{left:184px;bottom:387px;letter-spacing:0.09px;}
#t5p_1522{left:87px;bottom:371px;letter-spacing:-0.11px;}
#t5q_1522{left:69px;bottom:331px;}
#t5r_1522{left:69px;bottom:315px;letter-spacing:-0.12px;}
#t5s_1522{left:156px;bottom:315px;}
#t5t_1522{left:164px;bottom:315px;letter-spacing:0.13px;}
#t5u_1522{left:181px;bottom:315px;}
#t5v_1522{left:189px;bottom:315px;letter-spacing:0.08px;}
#t5w_1522{left:207px;bottom:315px;}
#t5x_1522{left:214px;bottom:315px;letter-spacing:0.09px;}
#t5y_1522{left:239px;bottom:315px;}
#t5z_1522{left:246px;bottom:315px;letter-spacing:0.09px;}
#t60_1522{left:271px;bottom:315px;}
#t61_1522{left:278px;bottom:315px;letter-spacing:0.08px;}
#t62_1522{left:296px;bottom:315px;}
#t63_1522{left:304px;bottom:315px;letter-spacing:0.13px;}
#t64_1522{left:321px;bottom:315px;}
#t65_1522{left:329px;bottom:315px;letter-spacing:0.12px;}
#t66_1522{left:69px;bottom:275px;}
#t67_1522{left:69px;bottom:258px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t68_1522{left:123px;bottom:258px;}
#t69_1522{left:130px;bottom:259px;letter-spacing:0.12px;}
#t6a_1522{left:162px;bottom:258px;}
#t6b_1522{left:169px;bottom:259px;letter-spacing:0.12px;}
#t6c_1522{left:69px;bottom:218px;}
#t6d_1522{left:69px;bottom:202px;letter-spacing:-0.11px;}
#t6e_1522{left:87px;bottom:186px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6f_1522{left:161px;bottom:186px;}
#t6g_1522{left:169px;bottom:187px;letter-spacing:0.12px;}
#t6h_1522{left:69px;bottom:171px;letter-spacing:-0.11px;}
#t6i_1522{left:87px;bottom:156px;letter-spacing:-0.12px;}
#t6j_1522{left:185px;bottom:156px;}
#t6k_1522{left:192px;bottom:156px;letter-spacing:0.09px;}
#t6l_1522{left:87px;bottom:140px;letter-spacing:-0.11px;}
#t6m_1522{left:195px;bottom:140px;}
#t6n_1522{left:203px;bottom:141px;letter-spacing:0.09px;}
#t6o_1522{left:87px;bottom:125px;letter-spacing:-0.11px;}
#t6p_1522{left:167px;bottom:125px;}
#t6q_1522{left:175px;bottom:126px;letter-spacing:0.09px;}
#t6r_1522{left:87px;bottom:110px;letter-spacing:-0.12px;}
#t6s_1522{left:309px;bottom:110px;}
#t6t_1522{left:317px;bottom:111px;letter-spacing:0.12px;}
#t6u_1522{left:490px;bottom:1088px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6v_1522{left:576px;bottom:1088px;}
#t6w_1522{left:584px;bottom:1088px;letter-spacing:0.12px;}
#t6x_1522{left:490px;bottom:1072px;letter-spacing:-0.11px;}
#t6y_1522{left:631px;bottom:1072px;}
#t6z_1522{left:638px;bottom:1073px;letter-spacing:0.12px;}
#t70_1522{left:490px;bottom:1057px;letter-spacing:-0.12px;}
#t71_1522{left:606px;bottom:1057px;}
#t72_1522{left:613px;bottom:1058px;letter-spacing:0.12px;}
#t73_1522{left:490px;bottom:1042px;letter-spacing:-0.12px;}
#t74_1522{left:643px;bottom:1042px;}
#t75_1522{left:651px;bottom:1043px;letter-spacing:0.09px;}
#t76_1522{left:472px;bottom:1027px;letter-spacing:-0.11px;}
#t77_1522{left:490px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t78_1522{left:587px;bottom:1011px;}
#t79_1522{left:595px;bottom:1012px;letter-spacing:0.12px;}
#t7a_1522{left:490px;bottom:996px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7b_1522{left:570px;bottom:996px;}
#t7c_1522{left:577px;bottom:997px;letter-spacing:0.12px;}
#t7d_1522{left:490px;bottom:981px;letter-spacing:-0.11px;}
#t7e_1522{left:540px;bottom:981px;}
#t7f_1522{left:548px;bottom:981px;letter-spacing:0.09px;}
#t7g_1522{left:490px;bottom:965px;letter-spacing:-0.12px;}
#t7h_1522{left:712px;bottom:965px;}
#t7i_1522{left:719px;bottom:966px;letter-spacing:0.09px;}
#t7j_1522{left:490px;bottom:950px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7k_1522{left:576px;bottom:950px;}
#t7l_1522{left:584px;bottom:951px;letter-spacing:0.12px;}
#t7m_1522{left:490px;bottom:935px;letter-spacing:-0.11px;}
#t7n_1522{left:631px;bottom:935px;}
#t7o_1522{left:638px;bottom:936px;letter-spacing:0.12px;}
#t7p_1522{left:490px;bottom:920px;letter-spacing:-0.12px;}
#t7q_1522{left:606px;bottom:920px;}
#t7r_1522{left:613px;bottom:920px;letter-spacing:0.12px;}
#t7s_1522{left:472px;bottom:904px;letter-spacing:-0.11px;}
#t7t_1522{left:490px;bottom:889px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7u_1522{left:587px;bottom:889px;}
#t7v_1522{left:595px;bottom:890px;letter-spacing:0.12px;}
#t7w_1522{left:490px;bottom:874px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7x_1522{left:570px;bottom:874px;}
#t7y_1522{left:577px;bottom:874px;letter-spacing:0.12px;}
#t7z_1522{left:490px;bottom:859px;letter-spacing:-0.12px;}
#t80_1522{left:617px;bottom:859px;}
#t81_1522{left:625px;bottom:859px;letter-spacing:0.12px;}
#t82_1522{left:656px;bottom:859px;}
#t83_1522{left:664px;bottom:859px;letter-spacing:0.12px;}
#t84_1522{left:490px;bottom:843px;letter-spacing:-0.12px;}
#t85_1522{left:712px;bottom:843px;}
#t86_1522{left:719px;bottom:844px;letter-spacing:0.09px;}
#t87_1522{left:490px;bottom:828px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t88_1522{left:576px;bottom:828px;}
#t89_1522{left:584px;bottom:829px;letter-spacing:0.12px;}
#t8a_1522{left:490px;bottom:813px;letter-spacing:-0.11px;}
#t8b_1522{left:631px;bottom:813px;}
#t8c_1522{left:638px;bottom:813px;letter-spacing:0.12px;}
#t8d_1522{left:490px;bottom:797px;letter-spacing:-0.12px;}
#t8e_1522{left:606px;bottom:797px;}
#t8f_1522{left:613px;bottom:798px;letter-spacing:0.12px;}
#t8g_1522{left:472px;bottom:782px;letter-spacing:-0.12px;}
#t8h_1522{left:561px;bottom:782px;}
#t8i_1522{left:569px;bottom:783px;letter-spacing:0.09px;}
#t8j_1522{left:593px;bottom:782px;}
#t8k_1522{left:601px;bottom:783px;letter-spacing:0.09px;}
#t8l_1522{left:472px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8m_1522{left:490px;bottom:752px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8n_1522{left:576px;bottom:752px;}
#t8o_1522{left:584px;bottom:752px;letter-spacing:0.12px;}
#t8p_1522{left:490px;bottom:736px;letter-spacing:-0.12px;}
#t8q_1522{left:556px;bottom:736px;}
#t8r_1522{left:563px;bottom:737px;letter-spacing:0.12px;}
#t8s_1522{left:472px;bottom:721px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8t_1522{left:490px;bottom:706px;letter-spacing:-0.12px;}
#t8u_1522{left:508px;bottom:692px;letter-spacing:0.09px;word-spacing:-0.64px;}
#t8v_1522{left:579px;bottom:691px;}
#t8w_1522{left:586px;bottom:692px;letter-spacing:0.09px;}
#t8x_1522{left:617px;bottom:691px;}
#t8y_1522{left:624px;bottom:692px;letter-spacing:0.12px;}
#t8z_1522{left:655px;bottom:691px;}
#t90_1522{left:662px;bottom:692px;letter-spacing:0.09px;}
#t91_1522{left:693px;bottom:691px;}
#t92_1522{left:700px;bottom:692px;letter-spacing:0.12px;}
#t93_1522{left:731px;bottom:691px;}
#t94_1522{left:738px;bottom:692px;letter-spacing:0.12px;}
#t95_1522{left:769px;bottom:691px;}
#t96_1522{left:776px;bottom:692px;letter-spacing:0.12px;}
#t97_1522{left:807px;bottom:691px;}
#t98_1522{left:814px;bottom:692px;letter-spacing:0.12px;}
#t99_1522{left:845px;bottom:691px;}
#t9a_1522{left:527px;bottom:678px;letter-spacing:0.09px;}
#t9b_1522{left:558px;bottom:678px;}
#t9c_1522{left:566px;bottom:678px;letter-spacing:0.09px;}
#t9d_1522{left:597px;bottom:678px;}
#t9e_1522{left:604px;bottom:678px;letter-spacing:0.09px;}
#t9f_1522{left:490px;bottom:663px;letter-spacing:-0.12px;}
#t9g_1522{left:561px;bottom:663px;}
#t9h_1522{left:569px;bottom:664px;letter-spacing:0.12px;}
#t9i_1522{left:600px;bottom:663px;}
#t9j_1522{left:608px;bottom:664px;letter-spacing:0.12px;}
#t9k_1522{left:639px;bottom:663px;}
#t9l_1522{left:647px;bottom:664px;letter-spacing:0.12px;}
#t9m_1522{left:678px;bottom:663px;}
#t9n_1522{left:686px;bottom:664px;letter-spacing:0.12px;}
#t9o_1522{left:717px;bottom:663px;}
#t9p_1522{left:725px;bottom:664px;letter-spacing:0.12px;}
#t9q_1522{left:756px;bottom:663px;}
#t9r_1522{left:763px;bottom:664px;letter-spacing:0.12px;}
#t9s_1522{left:795px;bottom:663px;}
#t9t_1522{left:802px;bottom:664px;letter-spacing:0.12px;}
#t9u_1522{left:834px;bottom:663px;}
#t9v_1522{left:508px;bottom:648px;letter-spacing:0.09px;}
#t9w_1522{left:490px;bottom:632px;letter-spacing:-0.11px;}
#t9x_1522{left:647px;bottom:632px;}
#t9y_1522{left:655px;bottom:633px;letter-spacing:0.12px;}
#t9z_1522{left:686px;bottom:632px;}
#ta0_1522{left:694px;bottom:633px;letter-spacing:0.12px;}
#ta1_1522{left:725px;bottom:632px;}
#ta2_1522{left:733px;bottom:633px;letter-spacing:0.09px;}
#ta3_1522{left:764px;bottom:632px;}
#ta4_1522{left:771px;bottom:633px;letter-spacing:0.09px;}
#ta5_1522{left:803px;bottom:632px;}
#ta6_1522{left:810px;bottom:633px;letter-spacing:0.09px;}
#ta7_1522{left:472px;bottom:617px;letter-spacing:-0.13px;}
#ta8_1522{left:607px;bottom:617px;}
#ta9_1522{left:615px;bottom:618px;letter-spacing:0.12px;}
#taa_1522{left:646px;bottom:617px;}
#tab_1522{left:654px;bottom:618px;letter-spacing:0.12px;}
#tac_1522{left:472px;bottom:602px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tad_1522{left:592px;bottom:602px;}
#tae_1522{left:600px;bottom:603px;letter-spacing:0.12px;}
#taf_1522{left:631px;bottom:602px;}
#tag_1522{left:639px;bottom:603px;letter-spacing:0.09px;}
#tah_1522{left:472px;bottom:587px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tai_1522{left:624px;bottom:587px;}
#taj_1522{left:632px;bottom:587px;letter-spacing:0.09px;}
#tak_1522{left:663px;bottom:587px;}
#tal_1522{left:671px;bottom:587px;letter-spacing:0.09px;}
#tam_1522{left:702px;bottom:587px;}
#tan_1522{left:709px;bottom:587px;letter-spacing:0.09px;}
#tao_1522{left:741px;bottom:587px;}
#tap_1522{left:748px;bottom:587px;letter-spacing:0.12px;}
#taq_1522{left:472px;bottom:571px;letter-spacing:-0.13px;}
#tar_1522{left:609px;bottom:571px;}
#tas_1522{left:617px;bottom:572px;letter-spacing:0.12px;}
#tat_1522{left:648px;bottom:571px;}
#tau_1522{left:656px;bottom:572px;letter-spacing:0.12px;}
#tav_1522{left:687px;bottom:571px;}
#taw_1522{left:694px;bottom:572px;letter-spacing:0.12px;}
#tax_1522{left:726px;bottom:571px;}
#tay_1522{left:733px;bottom:572px;letter-spacing:0.12px;}
#taz_1522{left:472px;bottom:556px;letter-spacing:-0.12px;}
#tb0_1522{left:838px;bottom:556px;}
#tb1_1522{left:527px;bottom:541px;letter-spacing:0.09px;}
#tb2_1522{left:558px;bottom:541px;}
#tb3_1522{left:566px;bottom:541px;letter-spacing:0.09px;}
#tb4_1522{left:597px;bottom:541px;}
#tb5_1522{left:604px;bottom:541px;letter-spacing:0.09px;}
#tb6_1522{left:636px;bottom:541px;}
#tb7_1522{left:643px;bottom:541px;letter-spacing:0.09px;}
#tb8_1522{left:472px;bottom:525px;letter-spacing:-0.18px;}
#tb9_1522{left:490px;bottom:510px;letter-spacing:-0.11px;}
#tba_1522{left:652px;bottom:510px;}
#tbb_1522{left:660px;bottom:511px;letter-spacing:0.12px;}
#tbc_1522{left:691px;bottom:510px;}
#tbd_1522{left:699px;bottom:511px;letter-spacing:0.12px;}
#tbe_1522{left:730px;bottom:510px;}
#tbf_1522{left:738px;bottom:511px;letter-spacing:0.12px;}
#tbg_1522{left:472px;bottom:495px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tbh_1522{left:560px;bottom:495px;}
#tbi_1522{left:568px;bottom:496px;letter-spacing:0.08px;}
#tbj_1522{left:585px;bottom:495px;}
#tbk_1522{left:593px;bottom:496px;letter-spacing:0.08px;}
#tbl_1522{left:472px;bottom:480px;letter-spacing:-0.17px;}
#tbm_1522{left:490px;bottom:464px;letter-spacing:-0.11px;}
#tbn_1522{left:619px;bottom:464px;}
#tbo_1522{left:627px;bottom:465px;letter-spacing:0.08px;}
#tbp_1522{left:490px;bottom:449px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tbq_1522{left:570px;bottom:449px;}
#tbr_1522{left:577px;bottom:450px;letter-spacing:0.13px;}
#tbs_1522{left:595px;bottom:449px;}
#tbt_1522{left:603px;bottom:450px;letter-spacing:0.13px;}
#tbu_1522{left:620px;bottom:449px;}
#tbv_1522{left:628px;bottom:450px;letter-spacing:0.12px;}
#tbw_1522{left:490px;bottom:434px;letter-spacing:-0.11px;}
#tbx_1522{left:761px;bottom:434px;}
#tby_1522{left:769px;bottom:434px;letter-spacing:0.08px;}
#tbz_1522{left:490px;bottom:419px;letter-spacing:-0.11px;}
#tc0_1522{left:587px;bottom:419px;}
#tc1_1522{left:595px;bottom:419px;letter-spacing:0.13px;}
#tc2_1522{left:490px;bottom:403px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tc3_1522{left:748px;bottom:403px;}
#tc4_1522{left:756px;bottom:404px;letter-spacing:0.12px;}
#tc5_1522{left:490px;bottom:388px;letter-spacing:-0.12px;}
#tc6_1522{left:623px;bottom:388px;}
#tc7_1522{left:630px;bottom:389px;letter-spacing:0.13px;}
#tc8_1522{left:490px;bottom:373px;letter-spacing:-0.12px;}
#tc9_1522{left:648px;bottom:373px;}
#tca_1522{left:656px;bottom:373px;letter-spacing:0.09px;}
#tcb_1522{left:490px;bottom:357px;letter-spacing:-0.11px;}
#tcc_1522{left:826px;bottom:357px;}
#tcd_1522{left:833px;bottom:358px;letter-spacing:0.13px;}
#tce_1522{left:490px;bottom:342px;letter-spacing:-0.1px;}
#tcf_1522{left:662px;bottom:342px;}
#tcg_1522{left:670px;bottom:343px;letter-spacing:0.12px;}
#tch_1522{left:490px;bottom:327px;letter-spacing:-0.12px;}
#tci_1522{left:574px;bottom:327px;}
#tcj_1522{left:581px;bottom:328px;letter-spacing:0.08px;}
#tck_1522{left:490px;bottom:312px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tcl_1522{left:607px;bottom:312px;}
#tcm_1522{left:615px;bottom:312px;letter-spacing:0.13px;}
#tcn_1522{left:490px;bottom:296px;letter-spacing:-0.11px;}
#tco_1522{left:639px;bottom:296px;}
#tcp_1522{left:647px;bottom:297px;letter-spacing:0.08px;}
#tcq_1522{left:472px;bottom:281px;letter-spacing:-0.12px;}
#tcr_1522{left:490px;bottom:266px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tcs_1522{left:570px;bottom:266px;}
#tct_1522{left:577px;bottom:266px;letter-spacing:0.13px;}
#tcu_1522{left:595px;bottom:266px;}
#tcv_1522{left:603px;bottom:266px;letter-spacing:0.13px;}
#tcw_1522{left:620px;bottom:266px;}
#tcx_1522{left:628px;bottom:266px;letter-spacing:0.13px;}
#tcy_1522{left:646px;bottom:266px;}
#tcz_1522{left:653px;bottom:266px;letter-spacing:0.09px;}
#td0_1522{left:678px;bottom:266px;}
#td1_1522{left:685px;bottom:266px;letter-spacing:0.09px;}
#td2_1522{left:490px;bottom:250px;letter-spacing:-0.13px;}
#td3_1522{left:565px;bottom:250px;}
#td4_1522{left:572px;bottom:251px;letter-spacing:0.12px;}
#td5_1522{left:490px;bottom:235px;letter-spacing:-0.11px;}
#td6_1522{left:515px;bottom:235px;}
#td7_1522{left:522px;bottom:236px;letter-spacing:0.08px;}
#td8_1522{left:490px;bottom:220px;letter-spacing:-0.11px;}
#td9_1522{left:531px;bottom:220px;}
#tda_1522{left:539px;bottom:221px;letter-spacing:0.09px;}
#tdb_1522{left:472px;bottom:205px;letter-spacing:-0.11px;}
#tdc_1522{left:772px;bottom:205px;}
#tdd_1522{left:779px;bottom:205px;letter-spacing:0.12px;}
#tde_1522{left:804px;bottom:205px;}
#tdf_1522{left:812px;bottom:205px;letter-spacing:0.12px;}
#tdg_1522{left:472px;bottom:189px;letter-spacing:-0.11px;}
#tdh_1522{left:705px;bottom:189px;}
#tdi_1522{left:713px;bottom:190px;letter-spacing:0.12px;}
#tdj_1522{left:737px;bottom:189px;}
#tdk_1522{left:745px;bottom:190px;letter-spacing:0.12px;}
#tdl_1522{left:472px;bottom:174px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tdm_1522{left:559px;bottom:174px;}
#tdn_1522{left:566px;bottom:175px;letter-spacing:0.13px;}
#tdo_1522{left:584px;bottom:174px;}
#tdp_1522{left:592px;bottom:175px;letter-spacing:0.13px;}
#tdq_1522{left:609px;bottom:174px;}
#tdr_1522{left:617px;bottom:175px;letter-spacing:0.09px;}
#tds_1522{left:472px;bottom:159px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tdt_1522{left:582px;bottom:159px;}
#tdu_1522{left:590px;bottom:159px;letter-spacing:0.09px;}
#tdv_1522{left:614px;bottom:159px;}
#tdw_1522{left:622px;bottom:159px;letter-spacing:0.08px;}
#tdx_1522{left:639px;bottom:159px;}
#tdy_1522{left:647px;bottom:159px;letter-spacing:0.09px;}
#tdz_1522{left:671px;bottom:159px;}
#te0_1522{left:679px;bottom:159px;letter-spacing:0.09px;}
#te1_1522{left:704px;bottom:159px;}
#te2_1522{left:711px;bottom:159px;letter-spacing:0.09px;}
#te3_1522{left:472px;bottom:144px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te4_1522{left:559px;bottom:144px;}
#te5_1522{left:566px;bottom:144px;letter-spacing:0.13px;}
#te6_1522{left:584px;bottom:144px;}
#te7_1522{left:592px;bottom:144px;letter-spacing:0.13px;}
#te8_1522{left:472px;bottom:128px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te9_1522{left:569px;bottom:128px;}
#tea_1522{left:576px;bottom:129px;letter-spacing:0.12px;}
#teb_1522{left:601px;bottom:128px;}
#tec_1522{left:608px;bottom:129px;letter-spacing:0.12px;}
#ted_1522{left:633px;bottom:128px;}
#tee_1522{left:640px;bottom:129px;letter-spacing:0.12px;}
#tef_1522{left:665px;bottom:128px;}
#teg_1522{left:673px;bottom:129px;letter-spacing:0.12px;}
#teh_1522{left:704px;bottom:128px;}
#tei_1522{left:711px;bottom:129px;letter-spacing:0.12px;}
#tej_1522{left:472px;bottom:113px;letter-spacing:-0.11px;}
#tek_1522{left:560px;bottom:113px;}
#tel_1522{left:567px;bottom:114px;letter-spacing:0.13px;}
#tem_1522{left:585px;bottom:113px;}
#ten_1522{left:593px;bottom:114px;letter-spacing:0.13px;}

.s1_1522{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s2_1522{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_1522{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1522{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1522{font-size:12px;font-family:Arial_3ed;color:#000;}
.s6_1522{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1522" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1522Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1522" style="-webkit-user-select: none;"><object width="935" height="1210" data="1522/1522.svg" type="image/svg+xml" id="pdf1522" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1522" class="t s1_1522">INDEX </span>
<span id="t2_1522" class="t s2_1522">INDEX-10 </span><span id="t3_1522" class="t s2_1522">Vol. 3D </span>
<span id="t4_1522" class="t s3_1522">user defined</span><span id="t5_1522" class="t s4_1522">, </span><span id="t6_1522" class="t s5_1522">6-1</span><span id="t7_1522" class="t s4_1522">, </span><span id="t8_1522" class="t s5_1522">6-58 </span>
<span id="t9_1522" class="t s3_1522">valid APIC interrupts</span><span id="ta_1522" class="t s4_1522">, </span><span id="tb_1522" class="t s5_1522">11-15 </span>
<span id="tc_1522" class="t s3_1522">vectors</span><span id="td_1522" class="t s4_1522">, </span><span id="te_1522" class="t s5_1522">6-1 </span>
<span id="tf_1522" class="t s3_1522">virtual-8086 mode</span><span id="tg_1522" class="t s4_1522">, </span><span id="th_1522" class="t s5_1522">21-6 </span>
<span id="ti_1522" class="t s3_1522">INTO instruction</span><span id="tj_1522" class="t s4_1522">, </span><span id="tk_1522" class="t s5_1522">2-5</span><span id="tl_1522" class="t s4_1522">, </span><span id="tm_1522" class="t s5_1522">3-8</span><span id="tn_1522" class="t s4_1522">, </span><span id="to_1522" class="t s5_1522">6-4</span><span id="tp_1522" class="t s4_1522">, </span><span id="tq_1522" class="t s5_1522">6-29</span><span id="tr_1522" class="t s4_1522">, </span><span id="ts_1522" class="t s5_1522">18-11 </span>
<span id="tt_1522" class="t s3_1522">INTR# pin</span><span id="tu_1522" class="t s4_1522">, </span><span id="tv_1522" class="t s5_1522">6-2</span><span id="tw_1522" class="t s4_1522">, </span><span id="tx_1522" class="t s5_1522">6-7 </span>
<span id="ty_1522" class="t s3_1522">Invalid opcode exception (#UD)</span><span id="tz_1522" class="t s4_1522">, </span><span id="t10_1522" class="t s5_1522">2-16</span><span id="t11_1522" class="t s4_1522">, </span><span id="t12_1522" class="t s5_1522">6-31</span><span id="t13_1522" class="t s4_1522">, </span><span id="t14_1522" class="t s5_1522">6-53</span><span id="t15_1522" class="t s4_1522">, </span><span id="t16_1522" class="t s5_1522">13-1</span><span id="t17_1522" class="t s4_1522">, </span><span id="t18_1522" class="t s5_1522">18-4</span><span id="t19_1522" class="t s4_1522">, </span><span id="t1a_1522" class="t s5_1522">23-5</span><span id="t1b_1522" class="t s4_1522">, </span>
<span id="t1c_1522" class="t s5_1522">23-11</span><span id="t1d_1522" class="t s4_1522">, </span><span id="t1e_1522" class="t s5_1522">23-20</span><span id="t1f_1522" class="t s4_1522">, </span><span id="t1g_1522" class="t s5_1522">23-21</span><span id="t1h_1522" class="t s4_1522">, </span><span id="t1i_1522" class="t s5_1522">32-3 </span>
<span id="t1j_1522" class="t s3_1522">Invalid TSS exception (#TS)</span><span id="t1k_1522" class="t s4_1522">, </span><span id="t1l_1522" class="t s5_1522">6-36</span><span id="t1m_1522" class="t s4_1522">, </span><span id="t1n_1522" class="t s5_1522">8-6 </span>
<span id="t1o_1522" class="t s3_1522">Invalid-operation exception, x87 FPU</span><span id="t1p_1522" class="t s4_1522">, </span><span id="t1q_1522" class="t s5_1522">23-11</span><span id="t1r_1522" class="t s4_1522">, </span><span id="t1s_1522" class="t s5_1522">23-14 </span>
<span id="t1t_1522" class="t s3_1522">INVD instruction</span><span id="t1u_1522" class="t s4_1522">, </span><span id="t1v_1522" class="t s5_1522">2-25</span><span id="t1w_1522" class="t s4_1522">, </span><span id="t1x_1522" class="t s5_1522">5-24</span><span id="t1y_1522" class="t s4_1522">, </span><span id="t1z_1522" class="t s5_1522">12-17</span><span id="t20_1522" class="t s4_1522">, </span><span id="t21_1522" class="t s5_1522">23-4 </span>
<span id="t22_1522" class="t s3_1522">INVLPG instruction</span><span id="t23_1522" class="t s4_1522">, </span><span id="t24_1522" class="t s5_1522">2-25</span><span id="t25_1522" class="t s4_1522">, </span><span id="t26_1522" class="t s5_1522">5-24</span><span id="t27_1522" class="t s4_1522">, </span><span id="t28_1522" class="t s5_1522">23-4</span><span id="t29_1522" class="t s4_1522">, </span><span id="t2a_1522" class="t s5_1522">26-3 </span>
<span id="t2b_1522" class="t s3_1522">IOPL (I/O privilege level) field, EFLAGS register </span>
<span id="t2c_1522" class="t s3_1522">description of</span><span id="t2d_1522" class="t s4_1522">, </span><span id="t2e_1522" class="t s5_1522">2-10 </span>
<span id="t2f_1522" class="t s3_1522">on return from exception, interrupt handler</span><span id="t2g_1522" class="t s4_1522">, </span><span id="t2h_1522" class="t s5_1522">6-13 </span>
<span id="t2i_1522" class="t s3_1522">sensitive instructions in virtual-8086 mode</span><span id="t2j_1522" class="t s4_1522">, </span><span id="t2k_1522" class="t s5_1522">21-10 </span>
<span id="t2l_1522" class="t s3_1522">virtual interrupt</span><span id="t2m_1522" class="t s4_1522">, </span><span id="t2n_1522" class="t s5_1522">2-11 </span>
<span id="t2o_1522" class="t s3_1522">IPI (see interprocessor interrupt) </span>
<span id="t2p_1522" class="t s3_1522">IRET instruction</span><span id="t2q_1522" class="t s4_1522">, </span><span id="t2r_1522" class="t s5_1522">3-8</span><span id="t2s_1522" class="t s4_1522">, </span><span id="t2t_1522" class="t s5_1522">6-7</span><span id="t2u_1522" class="t s4_1522">, </span><span id="t2v_1522" class="t s5_1522">6-13</span><span id="t2w_1522" class="t s4_1522">, </span><span id="t2x_1522" class="t s5_1522">6-17</span><span id="t2y_1522" class="t s4_1522">, </span><span id="t2z_1522" class="t s5_1522">6-21</span><span id="t30_1522" class="t s4_1522">, </span><span id="t31_1522" class="t s5_1522">8-10</span><span id="t32_1522" class="t s4_1522">, </span><span id="t33_1522" class="t s5_1522">8-11</span><span id="t34_1522" class="t s4_1522">, </span><span id="t35_1522" class="t s5_1522">9-18</span><span id="t36_1522" class="t s4_1522">, </span><span id="t37_1522" class="t s5_1522">21-5</span><span id="t38_1522" class="t s4_1522">, </span>
<span id="t39_1522" class="t s5_1522">21-19</span><span id="t3a_1522" class="t s4_1522">, </span><span id="t3b_1522" class="t s5_1522">26-8 </span>
<span id="t3c_1522" class="t s3_1522">IRETD instruction</span><span id="t3d_1522" class="t s4_1522">, </span><span id="t3e_1522" class="t s5_1522">2-10</span><span id="t3f_1522" class="t s4_1522">, </span><span id="t3g_1522" class="t s5_1522">9-18 </span>
<span id="t3h_1522" class="t s3_1522">IRR </span>
<span id="t3i_1522" class="t s3_1522">Interrupt Request Register</span><span id="t3j_1522" class="t s4_1522">, </span><span id="t3k_1522" class="t s5_1522">11-39</span><span id="t3l_1522" class="t s4_1522">, </span><span id="t3m_1522" class="t s5_1522">11-41</span><span id="t3n_1522" class="t s4_1522">, </span><span id="t3o_1522" class="t s5_1522">11-47 </span>
<span id="t3p_1522" class="t s3_1522">IRR (interrupt request register), local APIC</span><span id="t3q_1522" class="t s4_1522">, </span><span id="t3r_1522" class="t s5_1522">11-30 </span>
<span id="t3s_1522" class="t s3_1522">ISR </span>
<span id="t3t_1522" class="t s3_1522">In Service Register</span><span id="t3u_1522" class="t s4_1522">, </span><span id="t3v_1522" class="t s5_1522">11-38</span><span id="t3w_1522" class="t s4_1522">, </span><span id="t3x_1522" class="t s5_1522">11-41</span><span id="t3y_1522" class="t s4_1522">, </span><span id="t3z_1522" class="t s5_1522">11-47 </span>
<span id="t40_1522" class="t s3_1522">I/O </span>
<span id="t41_1522" class="t s3_1522">breakpoint exception conditions</span><span id="t42_1522" class="t s4_1522">, </span><span id="t43_1522" class="t s5_1522">18-10 </span>
<span id="t44_1522" class="t s3_1522">in virtual-8086 mode</span><span id="t45_1522" class="t s4_1522">, </span><span id="t46_1522" class="t s5_1522">21-10 </span>
<span id="t47_1522" class="t s3_1522">instruction restart flag </span>
<span id="t48_1522" class="t s2_1522">SMM revision identifier field</span><span id="t49_1522" class="t s4_1522">, </span><span id="t4a_1522" class="t s5_1522">32-15 </span>
<span id="t4b_1522" class="t s3_1522">instruction restart flag, SMM revision identifier field</span><span id="t4c_1522" class="t s4_1522">, </span><span id="t4d_1522" class="t s5_1522">32-15 </span>
<span id="t4e_1522" class="t s3_1522">IO_SMI bit</span><span id="t4f_1522" class="t s4_1522">, </span><span id="t4g_1522" class="t s5_1522">32-12 </span>
<span id="t4h_1522" class="t s3_1522">I/O permission bit map, TSS</span><span id="t4i_1522" class="t s4_1522">, </span><span id="t4j_1522" class="t s5_1522">8-5 </span>
<span id="t4k_1522" class="t s3_1522">map base address field, TSS</span><span id="t4l_1522" class="t s4_1522">, </span><span id="t4m_1522" class="t s5_1522">8-5 </span>
<span id="t4n_1522" class="t s3_1522">restarting following SMI interrupt</span><span id="t4o_1522" class="t s4_1522">, </span><span id="t4p_1522" class="t s5_1522">32-15 </span>
<span id="t4q_1522" class="t s3_1522">saving I/O state</span><span id="t4r_1522" class="t s4_1522">, </span><span id="t4s_1522" class="t s5_1522">32-12 </span>
<span id="t4t_1522" class="t s3_1522">SMM state save map</span><span id="t4u_1522" class="t s4_1522">, </span><span id="t4v_1522" class="t s5_1522">32-12 </span>
<span id="t4w_1522" class="t s3_1522">I/O APIC</span><span id="t4x_1522" class="t s4_1522">, </span><span id="t4y_1522" class="t s5_1522">11-26 </span>
<span id="t4z_1522" class="t s3_1522">bus arbitration</span><span id="t50_1522" class="t s4_1522">, </span><span id="t51_1522" class="t s5_1522">11-26 </span>
<span id="t52_1522" class="t s3_1522">description of</span><span id="t53_1522" class="t s4_1522">, </span><span id="t54_1522" class="t s5_1522">11-1 </span>
<span id="t55_1522" class="t s3_1522">external interrupts</span><span id="t56_1522" class="t s4_1522">, </span><span id="t57_1522" class="t s5_1522">6-3 </span>
<span id="t58_1522" class="t s3_1522">information about</span><span id="t59_1522" class="t s4_1522">, </span><span id="t5a_1522" class="t s5_1522">11-1 </span>
<span id="t5b_1522" class="t s3_1522">interrupt sources</span><span id="t5c_1522" class="t s4_1522">, </span><span id="t5d_1522" class="t s5_1522">11-2 </span>
<span id="t5e_1522" class="t s3_1522">local APIC and I/O APIC</span><span id="t5f_1522" class="t s4_1522">, </span><span id="t5g_1522" class="t s5_1522">11-2</span><span id="t5h_1522" class="t s4_1522">, </span><span id="t5i_1522" class="t s5_1522">11-3 </span>
<span id="t5j_1522" class="t s3_1522">overview of</span><span id="t5k_1522" class="t s4_1522">, </span><span id="t5l_1522" class="t s5_1522">11-1 </span>
<span id="t5m_1522" class="t s3_1522">valid interrupts</span><span id="t5n_1522" class="t s4_1522">, </span><span id="t5o_1522" class="t s5_1522">11-15 </span>
<span id="t5p_1522" class="t s3_1522">See also: local APIC </span>
<span id="t5q_1522" class="t s6_1522">J </span>
<span id="t5r_1522" class="t s3_1522">JMP instruction</span><span id="t5s_1522" class="t s4_1522">, </span><span id="t5t_1522" class="t s5_1522">2-5</span><span id="t5u_1522" class="t s4_1522">, </span><span id="t5v_1522" class="t s5_1522">3-8</span><span id="t5w_1522" class="t s4_1522">, </span><span id="t5x_1522" class="t s5_1522">5-10</span><span id="t5y_1522" class="t s4_1522">, </span><span id="t5z_1522" class="t s5_1522">5-15</span><span id="t60_1522" class="t s4_1522">, </span><span id="t61_1522" class="t s5_1522">8-2</span><span id="t62_1522" class="t s4_1522">, </span><span id="t63_1522" class="t s5_1522">8-9</span><span id="t64_1522" class="t s4_1522">, </span><span id="t65_1522" class="t s5_1522">8-11 </span>
<span id="t66_1522" class="t s6_1522">K </span>
<span id="t67_1522" class="t s3_1522">KEN# pin</span><span id="t68_1522" class="t s4_1522">, </span><span id="t69_1522" class="t s5_1522">12-13</span><span id="t6a_1522" class="t s4_1522">, </span><span id="t6b_1522" class="t s5_1522">23-36 </span>
<span id="t6c_1522" class="t s6_1522">L </span>
<span id="t6d_1522" class="t s3_1522">L0-L3 (local breakpoint enable) flags </span>
<span id="t6e_1522" class="t s3_1522">DR7 register</span><span id="t6f_1522" class="t s4_1522">, </span><span id="t6g_1522" class="t s5_1522">18-5 </span>
<span id="t6h_1522" class="t s3_1522">L1 (level 1) cache </span>
<span id="t6i_1522" class="t s3_1522">caching methods</span><span id="t6j_1522" class="t s4_1522">, </span><span id="t6k_1522" class="t s5_1522">12-6 </span>
<span id="t6l_1522" class="t s3_1522">CPUID feature flag</span><span id="t6m_1522" class="t s4_1522">, </span><span id="t6n_1522" class="t s5_1522">12-18 </span>
<span id="t6o_1522" class="t s3_1522">description of</span><span id="t6p_1522" class="t s4_1522">, </span><span id="t6q_1522" class="t s5_1522">12-4 </span>
<span id="t6r_1522" class="t s3_1522">effect of using write-through memory</span><span id="t6s_1522" class="t s4_1522">, </span><span id="t6t_1522" class="t s5_1522">12-9 </span>
<span id="t6u_1522" class="t s3_1522">introduction of</span><span id="t6v_1522" class="t s4_1522">, </span><span id="t6w_1522" class="t s5_1522">23-30 </span>
<span id="t6x_1522" class="t s3_1522">invalidating and flushing</span><span id="t6y_1522" class="t s4_1522">, </span><span id="t6z_1522" class="t s5_1522">12-17 </span>
<span id="t70_1522" class="t s3_1522">MESI cache protocol</span><span id="t71_1522" class="t s4_1522">, </span><span id="t72_1522" class="t s5_1522">12-9 </span>
<span id="t73_1522" class="t s3_1522">shared and adaptive mode</span><span id="t74_1522" class="t s4_1522">, </span><span id="t75_1522" class="t s5_1522">12-18 </span>
<span id="t76_1522" class="t s3_1522">L2 (level 2) cache </span>
<span id="t77_1522" class="t s3_1522">caching methods</span><span id="t78_1522" class="t s4_1522">, </span><span id="t79_1522" class="t s5_1522">12-6 </span>
<span id="t7a_1522" class="t s3_1522">description of</span><span id="t7b_1522" class="t s4_1522">, </span><span id="t7c_1522" class="t s5_1522">12-4 </span>
<span id="t7d_1522" class="t s3_1522">disabling</span><span id="t7e_1522" class="t s4_1522">, </span><span id="t7f_1522" class="t s5_1522">12-17 </span>
<span id="t7g_1522" class="t s3_1522">effect of using write-through memory</span><span id="t7h_1522" class="t s4_1522">, </span><span id="t7i_1522" class="t s5_1522">12-9 </span>
<span id="t7j_1522" class="t s3_1522">introduction of</span><span id="t7k_1522" class="t s4_1522">, </span><span id="t7l_1522" class="t s5_1522">23-30 </span>
<span id="t7m_1522" class="t s3_1522">invalidating and flushing</span><span id="t7n_1522" class="t s4_1522">, </span><span id="t7o_1522" class="t s5_1522">12-17 </span>
<span id="t7p_1522" class="t s3_1522">MESI cache protocol</span><span id="t7q_1522" class="t s4_1522">, </span><span id="t7r_1522" class="t s5_1522">12-9 </span>
<span id="t7s_1522" class="t s3_1522">L3 (level 3) cache </span>
<span id="t7t_1522" class="t s3_1522">caching methods</span><span id="t7u_1522" class="t s4_1522">, </span><span id="t7v_1522" class="t s5_1522">12-6 </span>
<span id="t7w_1522" class="t s3_1522">description of</span><span id="t7x_1522" class="t s4_1522">, </span><span id="t7y_1522" class="t s5_1522">12-4 </span>
<span id="t7z_1522" class="t s3_1522">disabling and enabling</span><span id="t80_1522" class="t s4_1522">, </span><span id="t81_1522" class="t s5_1522">12-13</span><span id="t82_1522" class="t s4_1522">, </span><span id="t83_1522" class="t s5_1522">12-17 </span>
<span id="t84_1522" class="t s3_1522">effect of using write-through memory</span><span id="t85_1522" class="t s4_1522">, </span><span id="t86_1522" class="t s5_1522">12-9 </span>
<span id="t87_1522" class="t s3_1522">introduction of</span><span id="t88_1522" class="t s4_1522">, </span><span id="t89_1522" class="t s5_1522">23-31 </span>
<span id="t8a_1522" class="t s3_1522">invalidating and flushing</span><span id="t8b_1522" class="t s4_1522">, </span><span id="t8c_1522" class="t s5_1522">12-17 </span>
<span id="t8d_1522" class="t s3_1522">MESI cache protocol</span><span id="t8e_1522" class="t s4_1522">, </span><span id="t8f_1522" class="t s5_1522">12-9 </span>
<span id="t8g_1522" class="t s3_1522">LAR instruction</span><span id="t8h_1522" class="t s4_1522">, </span><span id="t8i_1522" class="t s5_1522">2-25</span><span id="t8j_1522" class="t s4_1522">, </span><span id="t8k_1522" class="t s5_1522">5-24 </span>
<span id="t8l_1522" class="t s3_1522">Larger page sizes </span>
<span id="t8m_1522" class="t s3_1522">introduction of</span><span id="t8n_1522" class="t s4_1522">, </span><span id="t8o_1522" class="t s5_1522">23-31 </span>
<span id="t8p_1522" class="t s3_1522">support for</span><span id="t8q_1522" class="t s4_1522">, </span><span id="t8r_1522" class="t s5_1522">23-19 </span>
<span id="t8s_1522" class="t s3_1522">Last branch </span>
<span id="t8t_1522" class="t s3_1522">interrupt &amp; exception recording </span>
<span id="t8u_1522" class="t s2_1522">description of</span><span id="t8v_1522" class="t s4_1522">, </span><span id="t8w_1522" class="t s5_1522">18-12</span><span id="t8x_1522" class="t s4_1522">, </span><span id="t8y_1522" class="t s5_1522">18-27</span><span id="t8z_1522" class="t s4_1522">, </span><span id="t90_1522" class="t s5_1522">18-29</span><span id="t91_1522" class="t s4_1522">, </span><span id="t92_1522" class="t s5_1522">18-31</span><span id="t93_1522" class="t s4_1522">, </span><span id="t94_1522" class="t s5_1522">18-32</span><span id="t95_1522" class="t s4_1522">, </span><span id="t96_1522" class="t s5_1522">18-33</span><span id="t97_1522" class="t s4_1522">, </span><span id="t98_1522" class="t s5_1522">18-36</span><span id="t99_1522" class="t s4_1522">, </span>
<span id="t9a_1522" class="t s5_1522">18-38</span><span id="t9b_1522" class="t s4_1522">, </span><span id="t9c_1522" class="t s5_1522">18-39</span><span id="t9d_1522" class="t s4_1522">, </span><span id="t9e_1522" class="t s5_1522">18-40 </span>
<span id="t9f_1522" class="t s3_1522">record stack</span><span id="t9g_1522" class="t s4_1522">, </span><span id="t9h_1522" class="t s5_1522">18-18</span><span id="t9i_1522" class="t s4_1522">, </span><span id="t9j_1522" class="t s5_1522">18-19</span><span id="t9k_1522" class="t s4_1522">, </span><span id="t9l_1522" class="t s5_1522">18-27</span><span id="t9m_1522" class="t s4_1522">, </span><span id="t9n_1522" class="t s5_1522">18-28</span><span id="t9o_1522" class="t s4_1522">, </span><span id="t9p_1522" class="t s5_1522">18-35</span><span id="t9q_1522" class="t s4_1522">, </span><span id="t9r_1522" class="t s5_1522">18-36</span><span id="t9s_1522" class="t s4_1522">, </span><span id="t9t_1522" class="t s5_1522">18-38</span><span id="t9u_1522" class="t s4_1522">, </span>
<span id="t9v_1522" class="t s5_1522">18-40 </span>
<span id="t9w_1522" class="t s3_1522">record top-of-stack pointer</span><span id="t9x_1522" class="t s4_1522">, </span><span id="t9y_1522" class="t s5_1522">18-18</span><span id="t9z_1522" class="t s4_1522">, </span><span id="ta0_1522" class="t s5_1522">18-28</span><span id="ta1_1522" class="t s4_1522">, </span><span id="ta2_1522" class="t s5_1522">18-35</span><span id="ta3_1522" class="t s4_1522">, </span><span id="ta4_1522" class="t s5_1522">18-39</span><span id="ta5_1522" class="t s4_1522">, </span><span id="ta6_1522" class="t s5_1522">18-40 </span>
<span id="ta7_1522" class="t s3_1522">LastBranchFromIP MSR</span><span id="ta8_1522" class="t s4_1522">, </span><span id="ta9_1522" class="t s5_1522">18-41</span><span id="taa_1522" class="t s4_1522">, </span><span id="tab_1522" class="t s5_1522">18-42 </span>
<span id="tac_1522" class="t s3_1522">LastBranchToIP MSR</span><span id="tad_1522" class="t s4_1522">, </span><span id="tae_1522" class="t s5_1522">18-41</span><span id="taf_1522" class="t s4_1522">, </span><span id="tag_1522" class="t s5_1522">18-42 </span>
<span id="tah_1522" class="t s3_1522">LastExceptionFromIP MSR</span><span id="tai_1522" class="t s4_1522">, </span><span id="taj_1522" class="t s5_1522">18-37</span><span id="tak_1522" class="t s4_1522">, </span><span id="tal_1522" class="t s5_1522">18-39</span><span id="tam_1522" class="t s4_1522">, </span><span id="tan_1522" class="t s5_1522">18-41</span><span id="tao_1522" class="t s4_1522">, </span><span id="tap_1522" class="t s5_1522">18-42 </span>
<span id="taq_1522" class="t s3_1522">LastExceptionToIP MSR</span><span id="tar_1522" class="t s4_1522">, </span><span id="tas_1522" class="t s5_1522">18-37</span><span id="tat_1522" class="t s4_1522">, </span><span id="tau_1522" class="t s5_1522">18-39</span><span id="tav_1522" class="t s4_1522">, </span><span id="taw_1522" class="t s5_1522">18-41</span><span id="tax_1522" class="t s4_1522">, </span><span id="tay_1522" class="t s5_1522">18-42 </span>
<span id="taz_1522" class="t s3_1522">LBR (last branch/interrupt/exception) flag, DEBUGCTLMSR MSR</span><span id="tb0_1522" class="t s4_1522">, </span>
<span id="tb1_1522" class="t s5_1522">18-14</span><span id="tb2_1522" class="t s4_1522">, </span><span id="tb3_1522" class="t s5_1522">18-35</span><span id="tb4_1522" class="t s4_1522">, </span><span id="tb5_1522" class="t s5_1522">18-41</span><span id="tb6_1522" class="t s4_1522">, </span><span id="tb7_1522" class="t s5_1522">18-42 </span>
<span id="tb8_1522" class="t s3_1522">LDR </span>
<span id="tb9_1522" class="t s3_1522">Logical Destination Register</span><span id="tba_1522" class="t s4_1522">, </span><span id="tbb_1522" class="t s5_1522">11-41</span><span id="tbc_1522" class="t s4_1522">, </span><span id="tbd_1522" class="t s5_1522">11-45</span><span id="tbe_1522" class="t s4_1522">, </span><span id="tbf_1522" class="t s5_1522">11-46 </span>
<span id="tbg_1522" class="t s3_1522">LDS instruction</span><span id="tbh_1522" class="t s4_1522">, </span><span id="tbi_1522" class="t s5_1522">3-8</span><span id="tbj_1522" class="t s4_1522">, </span><span id="tbk_1522" class="t s5_1522">5-8 </span>
<span id="tbl_1522" class="t s3_1522">LDT </span>
<span id="tbm_1522" class="t s3_1522">associated with a task</span><span id="tbn_1522" class="t s4_1522">, </span><span id="tbo_1522" class="t s5_1522">8-3 </span>
<span id="tbp_1522" class="t s3_1522">description of</span><span id="tbq_1522" class="t s4_1522">, </span><span id="tbr_1522" class="t s5_1522">2-3</span><span id="tbs_1522" class="t s4_1522">, </span><span id="tbt_1522" class="t s5_1522">2-5</span><span id="tbu_1522" class="t s4_1522">, </span><span id="tbv_1522" class="t s5_1522">3-15 </span>
<span id="tbw_1522" class="t s3_1522">index into with index field of segment selector</span><span id="tbx_1522" class="t s4_1522">, </span><span id="tby_1522" class="t s5_1522">3-7 </span>
<span id="tbz_1522" class="t s3_1522">pointer to in TSS</span><span id="tc0_1522" class="t s4_1522">, </span><span id="tc1_1522" class="t s5_1522">8-5 </span>
<span id="tc2_1522" class="t s3_1522">pointers to exception and interrupt handlers</span><span id="tc3_1522" class="t s4_1522">, </span><span id="tc4_1522" class="t s5_1522">6-12 </span>
<span id="tc5_1522" class="t s3_1522">segment descriptors in</span><span id="tc6_1522" class="t s4_1522">, </span><span id="tc7_1522" class="t s5_1522">3-9 </span>
<span id="tc8_1522" class="t s3_1522">segment selector field, TSS</span><span id="tc9_1522" class="t s4_1522">, </span><span id="tca_1522" class="t s5_1522">8-16 </span>
<span id="tcb_1522" class="t s3_1522">selecting with TI (table indicator) flag of segment selector</span><span id="tcc_1522" class="t s4_1522">, </span><span id="tcd_1522" class="t s5_1522">3-7 </span>
<span id="tce_1522" class="t s3_1522">setting up during initialization</span><span id="tcf_1522" class="t s4_1522">, </span><span id="tcg_1522" class="t s5_1522">10-10 </span>
<span id="tch_1522" class="t s3_1522">task switching</span><span id="tci_1522" class="t s4_1522">, </span><span id="tcj_1522" class="t s5_1522">8-9 </span>
<span id="tck_1522" class="t s3_1522">task-gate descriptor</span><span id="tcl_1522" class="t s4_1522">, </span><span id="tcm_1522" class="t s5_1522">8-8 </span>
<span id="tcn_1522" class="t s3_1522">use in address translation</span><span id="tco_1522" class="t s4_1522">, </span><span id="tcp_1522" class="t s5_1522">3-6 </span>
<span id="tcq_1522" class="t s3_1522">LDTR register </span>
<span id="tcr_1522" class="t s3_1522">description of</span><span id="tcs_1522" class="t s4_1522">, </span><span id="tct_1522" class="t s5_1522">2-3</span><span id="tcu_1522" class="t s4_1522">, </span><span id="tcv_1522" class="t s5_1522">2-5</span><span id="tcw_1522" class="t s4_1522">, </span><span id="tcx_1522" class="t s5_1522">2-6</span><span id="tcy_1522" class="t s4_1522">, </span><span id="tcz_1522" class="t s5_1522">2-12</span><span id="td0_1522" class="t s4_1522">, </span><span id="td1_1522" class="t s5_1522">3-15 </span>
<span id="td2_1522" class="t s3_1522">IA-32e mode</span><span id="td3_1522" class="t s4_1522">, </span><span id="td4_1522" class="t s5_1522">2-12 </span>
<span id="td5_1522" class="t s3_1522">limit</span><span id="td6_1522" class="t s4_1522">, </span><span id="td7_1522" class="t s5_1522">5-5 </span>
<span id="td8_1522" class="t s3_1522">storing</span><span id="td9_1522" class="t s4_1522">, </span><span id="tda_1522" class="t s5_1522">3-16 </span>
<span id="tdb_1522" class="t s3_1522">LE (local exact breakpoint enable) flag, DR7 register</span><span id="tdc_1522" class="t s4_1522">, </span><span id="tdd_1522" class="t s5_1522">18-5</span><span id="tde_1522" class="t s4_1522">, </span><span id="tdf_1522" class="t s5_1522">18-10 </span>
<span id="tdg_1522" class="t s3_1522">LEN0-LEN3 (Length) fields, DR7 register</span><span id="tdh_1522" class="t s4_1522">, </span><span id="tdi_1522" class="t s5_1522">18-5</span><span id="tdj_1522" class="t s4_1522">, </span><span id="tdk_1522" class="t s5_1522">18-6 </span>
<span id="tdl_1522" class="t s3_1522">LES instruction</span><span id="tdm_1522" class="t s4_1522">, </span><span id="tdn_1522" class="t s5_1522">3-8</span><span id="tdo_1522" class="t s4_1522">, </span><span id="tdp_1522" class="t s5_1522">5-8</span><span id="tdq_1522" class="t s4_1522">, </span><span id="tdr_1522" class="t s5_1522">6-31 </span>
<span id="tds_1522" class="t s3_1522">LFENCE instruction</span><span id="tdt_1522" class="t s4_1522">, </span><span id="tdu_1522" class="t s5_1522">2-16</span><span id="tdv_1522" class="t s4_1522">, </span><span id="tdw_1522" class="t s5_1522">9-7</span><span id="tdx_1522" class="t s4_1522">, </span><span id="tdy_1522" class="t s5_1522">9-16</span><span id="tdz_1522" class="t s4_1522">, </span><span id="te0_1522" class="t s5_1522">9-17</span><span id="te1_1522" class="t s4_1522">, </span><span id="te2_1522" class="t s5_1522">9-18 </span>
<span id="te3_1522" class="t s3_1522">LFS instruction</span><span id="te4_1522" class="t s4_1522">, </span><span id="te5_1522" class="t s5_1522">3-8</span><span id="te6_1522" class="t s4_1522">, </span><span id="te7_1522" class="t s5_1522">5-8 </span>
<span id="te8_1522" class="t s3_1522">LGDT instruction</span><span id="te9_1522" class="t s4_1522">, </span><span id="tea_1522" class="t s5_1522">2-24</span><span id="teb_1522" class="t s4_1522">, </span><span id="tec_1522" class="t s5_1522">5-23</span><span id="ted_1522" class="t s4_1522">, </span><span id="tee_1522" class="t s5_1522">9-18</span><span id="tef_1522" class="t s4_1522">, </span><span id="teg_1522" class="t s5_1522">10-10</span><span id="teh_1522" class="t s4_1522">, </span><span id="tei_1522" class="t s5_1522">23-20 </span>
<span id="tej_1522" class="t s3_1522">LGS instruction</span><span id="tek_1522" class="t s4_1522">, </span><span id="tel_1522" class="t s5_1522">3-8</span><span id="tem_1522" class="t s4_1522">, </span><span id="ten_1522" class="t s5_1522">5-8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
