nch  M5 ( .D(net1), .B(memory), .G(enIn), .S(memory));
nch  M3 ( .D(net2), .B(out), .G(enOut), .S(out));
nch  M0 ( .D(inOp), .B(net1), .G(enIn), .S(net1));
pch  M6 ( .D(memory), .B(net1), .G(net3), .S(net1));
pch  M2 ( .D(out), .B(net2), .G(net4), .S(net2));
pch  M1 ( .D(net1), .B(inOp), .G(net3), .S(inOp));
opAmp I0 ( net2, memory, net2);
cap  C1 ( .MINUS(cds_globals.gnd_), .PLUS(out));
cap  C0 ( .MINUS(cds_globals.gnd_), .PLUS(memory));
vpulse #(T)   V0 ( .PLUS(enIn), .MINUS(cds_globals.gnd_));
vpulse #(T)   V1 ( .PLUS(in), .MINUS(cds_globals.gnd_));
vpulse #(3*T/2)   V2 ( .PLUS(enOut), .MINUS(cds_globals.gnd_));
inverter I2 ( net3, enIn);
inverter I3 ( net4, enOut);
vdc  V5 ( .PLUS(Vcm), .MINUS(cds_globals.gnd_));
vdc  V3 ( .PLUS(cds_globals.vdd_), .MINUS(cds_globals.gnd_));
COMPP I10 ( inOp, cds_globals.gnd_, cds_globals.vdd_, idc, net5, Vcm);
res  R1 ( .MINUS(inOp), .PLUS(net5));
res  R0 ( .MINUS(net5), .PLUS(in));
idc  V6 ( .PLUS(idc), .MINUS(cds_globals.gnd_));

endmodule
