**Meeting Held on: 27/02/2024**

**The C code should undergo the simulation of normal GCC X86 Compiler and riscv compiler** (**SPIKE Simulation**) 

**AS PER THE REQUIREMENT OUTPUT OF GCC (F1) SHOULD BE EQUAL = TO OUTPUT OF RISCV GCC (F2)**

![WhatsApp Image 2024-02-29 at 5 27 53 PM](https://github.com/ajeethdani/ajeetkumarkdani/assets/114277218/a9303f71-c710-4b5d-b31c-2bf3c6921eb6)



**Step - 1: To Run the code in the normal GCC Compiler**
            **To compile the code: gcc sum1ton.c -o sum1ton**
            **To Get the output use "./a.out" : Here the output finds to be -Sum of numbers from 1 to 50 is 125250**

            
**Step - 2: To Run the code in the RISC-V GCC Compiler**

 **To compile the code: riscv64-unknown-elf-gcc -o sum1ton sum1ton.c**
  **To Get the output use "./a.out" : Here the output finds to be -Sum of numbers from 1 to 50 is 125250**

  ![WhatsApp Image 2024-02-29 at 5 27 36 PM](https://github.com/ajeethdani/ajeetkumarkdani/assets/114277218/42e191b1-7167-46b7-b5ae-a4bd07eb141f)


![WhatsApp Image 2024-02-29 at 5 27 36 PM (1)](https://github.com/ajeethdani/ajeetkumarkdani/assets/114277218/c3cfa5d0-1e29-4ab7-8c58-c2a65d997856)

![WhatsApp Image 2024-02-29 at 5 27 36 PM (2)](https://github.com/ajeethdani/ajeetkumarkdani/assets/114277218/1a6ffece-b9dc-4774-a273-265066a30b81)


