// Seed: 2906001906
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_2.id_8 = 0;
  inout wire id_1;
  id_3 :
  assert property (@(posedge id_1) {id_1, 1'b0} << id_1)
  else $clog2(11);
  ;
  wire id_4;
  assign id_4#(.id_4(1)) = (id_1);
  assign module_1.id_0   = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1
);
  wire [-1 'h0 : (  -1  )] id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 (
      id_5,
      id_2
  );
  logic id_8 = id_5 - id_1[1];
endmodule
