// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/3/b/RAM512.hdl
/**
 * Memory of 512 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
 CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way(in=load , sel=address[0..2] , a=dm0 , b=dm1 , c=dm2 , d=dm3 , e=dm4 , f=dm5 , g=dm6 , h=dm7 );
    
    RAM64(in=in , load=dm0 , address=address[3..8] , out=r0 );
    RAM64(in=in , load=dm1 , address=address[3..8] , out=r1 );
    RAM64(in=in , load=dm2 , address=address[3..8] , out=r2 );
    RAM64(in=in , load=dm3 , address=address[3..8] , out=r3 );
    RAM64(in=in , load=dm4 , address=address[3..8] , out=r4 );
    RAM64(in=in , load=dm5 , address=address[3..8] , out=r5 );
    RAM64(in=in , load=dm6 , address=address[3..8] , out=r6 );
    RAM64(in=in , load=dm7 , address=address[3..8] , out=r7 );

    Mux8Way16(a=r0 , b=r1 , c=r2 , d=r3 , e=r4 , f=r5 , g=r6 , h=r7 , sel=address[0..2] , out=out );

}
