{
  "read_int": [
    "f",
    "w"
  ],
  "read_fse": [
    "f",
    "device"
  ],
  "read_table": [
    "f",
    "size1",
    "size2",
    "w"
  ],
  "read_one_file": [
    "f",
    "tile_type",
    "device"
  ],
  "render_tile": [
    "d",
    "ttyp",
    "device"
  ],
  "render_bitmap": [
    "d",
    "device"
  ],
  "display": [
    "fname",
    "data"
  ],
  "fuse_lookup": [
    "d",
    "ttyp",
    "fuse",
    "device"
  ],
  "drpfuse_lookup": [
    "d",
    "ttyp",
    "fuse",
    "device"
  ],
  "tile_bitmap": [
    "d",
    "bitmap",
    "empty"
  ],
  "fuse_bitmap": [
    "d",
    "bitmap"
  ],
  "parse_tile": [
    "d",
    "ttyp",
    "tile",
    "device"
  ],
  "parse_tile_exact": [
    "d",
    "ttyp",
    "tile",
    "device",
    "fuse_loc"
  ],
  "exact_table_cover": [
    "t_rows",
    "start",
    "table"
  ],
  "scan_fuses": [
    "d",
    "ttyp",
    "tile",
    "device"
  ],
  "scan_tables": [
    "d",
    "tiletyp",
    "fuses"
  ],
  "reduce_rows": [
    "rows",
    "fuses",
    "start",
    "tries"
  ],
  "mode_attr_sep": [],
  "Coord": [],
  "Bel": {
    "mode_bits": [
      "self"
    ]
  },
  "Tile": {},
  "Device": {
    "__getitem__": [
      "self",
      "pos"
    ],
    "__setitem__": [
      "self",
      "pos",
      "tile"
    ],
    "rows": [
      "self"
    ],
    "cols": [
      "self"
    ],
    "height": [
      "self"
    ],
    "width": [
      "self"
    ],
    "bank_tiles": [
      "self"
    ],
    "rev_logicinfo": [
      "self",
      "name"
    ]
  },
  "is_GW5_family": [
    "device"
  ],
  "set_corners_io": [
    "db",
    "device"
  ],
  "bridge_tile_types_138": [],
  "wire2node": [],
  "add_node": [
    "dev",
    "node_name",
    "wire_type",
    "row",
    "col",
    "wire"
  ],
  "add_buf_bel": [
    "dev",
    "row",
    "col",
    "wire",
    "buf_type"
  ],
  "unpad": [
    "fuses",
    "pad"
  ],
  "_wire_tables": [],
  "fse_pips": [
    "fse",
    "ttyp",
    "device",
    "table",
    "wn"
  ],
  "fse_clock_pips_138": [
    "fse",
    "ttyp",
    "device"
  ],
  "create_default_pips": [
    "tiles"
  ],
  "create_vcc_pips": [
    "dev",
    "tiles"
  ],
  "fse_alonenode": [
    "fse",
    "ttyp",
    "device",
    "table"
  ],
  "fse_pll": [
    "device",
    "fse",
    "ttyp"
  ],
  "add_alu_mode": [
    "modes",
    "lut",
    "new_alu_mode",
    "new_mode_bits"
  ],
  "fse_luts": [
    "fse",
    "ttyp",
    "device"
  ],
  "fse_osc": [
    "device",
    "fse",
    "ttyp"
  ],
  "set_banks": [
    "fse",
    "dat",
    "db"
  ],
  "_known_logic_tables": [],
  "_known_tables": [],
  "wire_tables": [],
  "_io_cfg": [],
  "dat_fill_io_cfgs": [
    "db",
    "dat",
    "device",
    "pindesc"
  ],
  "fse_fill_logic_tables": [
    "dev",
    "fse",
    "device"
  ],
  "_ttyp_2_hclk": [],
  "gw5_ttyp_to_hclk_idx": [
    "ttyp"
  ],
  "gw5_make_hclk_pips": [
    "dev",
    "device",
    "fse",
    "dat"
  ],
  "gw5_make_pin_to_hclk": [
    "dev"
  ],
  "gw5_make_hclk_to_clk_gates": [
    "dev",
    "device",
    "fse",
    "dat"
  ],
  "_hclk_to_fclk": [],
  "HCLK_PINS": [],
  "_device_hclk_pin_dict": [],
  "_iter_edge_coords": [
    "dev"
  ],
  "add_hclk_bels": [
    "dat",
    "dev",
    "device"
  ],
  "_global_wire_prefixes": [],
  "fse_create_hclk_nodes": [
    "dev",
    "device",
    "fse",
    "dat"
  ],
  "fse_create_adc": [
    "dev",
    "device",
    "fse",
    "dat"
  ],
  "fse_create_slot_plls": [
    "dev",
    "device",
    "fse",
    "dat"
  ],
  "_dhcen_ce": [],
  "fse_create_dhcen": [
    "dev",
    "device",
    "fse",
    "dat"
  ],
  "_dlldly": [],
  "fse_create_dlldly": [
    "dev",
    "device"
  ],
  "_pll_loc": [],
  "fse_create_pll_clock_aliases": [
    "db",
    "device"
  ],
  "fse_iologic": [
    "device",
    "fse",
    "ttyp"
  ],
  "_clock_data": [],
  "mk_clock_wname": [
    "device",
    "base_name",
    "half"
  ],
  "get_clock_ins": [
    "device",
    "dat"
  ],
  "fse_create_clocks": [
    "dev",
    "device",
    "dat",
    "fse"
  ],
  "fse_create_5a138_clocks": [
    "dev",
    "device",
    "dat",
    "fse"
  ],
  "_segment_data": [],
  "create_segments": [
    "dev",
    "device"
  ],
  "fse_create_bottom_io": [
    "dev",
    "device"
  ],
  "fse_create_simplio_rows": [
    "dev",
    "dat"
  ],
  "fse_create_tile_types": [
    "dev",
    "device",
    "dat"
  ],
  "get_tile_types_by_func": [
    "dev",
    "dat",
    "fse",
    "fn"
  ],
  "fse_create_diff_types": [
    "dev",
    "device"
  ],
  "fse_create_mipi": [
    "dev",
    "device",
    "dat"
  ],
  "fse_create_i3c": [
    "dev",
    "device",
    "dat"
  ],
  "fse_create_io16": [
    "dev",
    "device"
  ],
  "_osc_ports": [],
  "get_logic_clock_ins": [
    "device",
    "dat"
  ],
  "fse_create_logic2clk": [
    "dev",
    "device",
    "dat"
  ],
  "fse_create_osc": [
    "dev",
    "device",
    "fse"
  ],
  "fse_create_spine_select_wires": [
    "dev",
    "device"
  ],
  "fse_create_gsr": [
    "dev",
    "device"
  ],
  "fse_create_bandgap": [
    "dev",
    "device"
  ],
  "fse_create_userflash": [
    "dev",
    "device",
    "dat"
  ],
  "make_port": [
    "dev",
    "row",
    "col",
    "r",
    "c",
    "wire",
    "bel_name",
    "port",
    "wire_type",
    "pins"
  ],
  "fse_create_pincfg": [
    "dev",
    "device",
    "dat"
  ],
  "fse_create_emcu": [
    "dev",
    "device",
    "dat"
  ],
  "fse_bram": [
    "fse",
    "aux"
  ],
  "fse_dsp": [
    "fse",
    "aux"
  ],
  "disable_plls": [
    "dev",
    "device"
  ],
  "sync_extra_func": [
    "dev"
  ],
  "set_chip_flags": [
    "dev",
    "device"
  ],
  "from_fse": [
    "device",
    "fse",
    "dat"
  ],
  "get_table_fuses": [
    "attrs",
    "table"
  ],
  "get_long_fuses": [
    "dev",
    "ttyp",
    "attrs",
    "table_name"
  ],
  "get_shortval_fuses": [
    "dev",
    "ttyp",
    "attrs",
    "table_name"
  ],
  "get_longval_fuses": [
    "dev",
    "ttyp",
    "attrs",
    "table_name"
  ],
  "get_bank_fuses": [
    "dev",
    "ttyp",
    "attrs",
    "table_name",
    "bank_num"
  ],
  "get_bank_io_fuses": [
    "dev",
    "ttyp",
    "attrs"
  ],
  "add_attr_val": [
    "dev",
    "logic_table",
    "attrs",
    "attr",
    "val"
  ],
  "get_pins": [
    "device"
  ],
  "json_pinout": [
    "device"
  ],
  "_adc_inputs": [],
  "_adc_outputs": [],
  "_pll_inputs": [],
  "_plla_inputs": [],
  "_pll_outputs": [],
  "_plla_outputs": [],
  "_iologic_inputs": [],
  "_iologic_outputs": [],
  "_oser16_inputs": [],
  "_oser16_fixed_inputs": [],
  "_oser16_outputs": [],
  "_ides16_inputs": [],
  "_ides16_fixed_outputs": [],
  "_bsram_control_ins": [],
  "_alusel": [],
  "get_pllout_global_name": [
    "row",
    "col",
    "wire",
    "device"
  ],
  "need_create_multiple_nodes": [
    "device",
    "name"
  ],
  "create_port_wire": [
    "dev",
    "row",
    "col",
    "row_off",
    "col_off",
    "bel",
    "bel_name",
    "port",
    "wire",
    "wire_type"
  ],
  "_gw5_fuse_cell_offset": [],
  "fill_GW5A_io_bels": [
    "dev"
  ],
  "_gw5_25a_io": [],
  "create_GW5A_io_portmap": [
    "dat",
    "dev",
    "device",
    "row",
    "col",
    "belname",
    "bel",
    "tile"
  ],
  "dat_portmap": [
    "dat",
    "dev",
    "device"
  ],
  "get_route_bits": [
    "db",
    "row",
    "col"
  ],
  "uturnlut": [],
  "dirlut": [],
  "wire2global": [
    "row",
    "col",
    "db",
    "wire"
  ],
  "rc2tbrl_0": [
    "db",
    "row",
    "col",
    "num"
  ],
  "rc2tbrl": [
    "db",
    "row",
    "col",
    "num"
  ],
  "loc2pin_name": [
    "db",
    "row",
    "col"
  ],
  "loc2bank": [
    "db",
    "row",
    "col"
  ],
  "fse_wire_delays": [
    "db",
    "dev"
  ],
  "_pll_pads": [],
  "pll_pads": [
    "dev",
    "device",
    "pad_locs"
  ],
  "make_crc16_calculator": [],
  "_CrcmodWrap": {
    "__slots__": [],
    "__init__": [
      "self",
      "fn"
    ],
    "checksum": [
      "self",
      "data"
    ]
  },
  "_TableCRC16": {
    "__slots__": [],
    "__init__": [
      "self"
    ],
    "checksum": [
      "self",
      "data"
    ]
  },
  "wirenames_pre5a": [],
  "wirenumbers_pre5a": [],
  "clknames_pre5a": [],
  "clknumbers_pre5a": [],
  "hclknames_pre5a": [],
  "hclknumbers_pre5a": [],
  "wirenames_5a25a": [],
  "wirenumbers_5a25a": [],
  "clknames_5a25a": [],
  "clknumbers_5a25a": [],
  "hclknames_5a25a": [],
  "hclknumbers_5a25a": [],
  "wirenames_5ast138c": [],
  "wirenumbers_5ast138c": [],
  "clknames_5ast138c": [],
  "clknumbers_5ast138c": [],
  "hclknames_5ast138c": [],
  "hclknumbers_5ast138c": [],
  "wirenames": [],
  "wirenumbers": [],
  "clknames": [],
  "clknumbers": [],
  "hclknames": [],
  "hclknumbers": [],
  "select_wires": [
    "device"
  ],
  "tc": [],
  "chunklen": [],
  "to_float": [
    "s"
  ],
  "float_data": [
    "data",
    "paths"
  ],
  "to_int": [
    "s"
  ],
  "int_data": [
    "data",
    "paths"
  ],
  "parse_lut": [
    "data"
  ],
  "parse_alu": [
    "data"
  ],
  "parse_sram": [
    "data"
  ],
  "parse_dff": [
    "data"
  ],
  "parse_dl": [
    "data"
  ],
  "parse_iddroddr": [
    "data"
  ],
  "parse_pll": [
    "data"
  ],
  "parse_dll": [
    "data"
  ],
  "parse_bram": [
    "data"
  ],
  "parse_dsp": [
    "data"
  ],
  "parse_fanout": [
    "data"
  ],
  "parse_glbsrc": [
    "data"
  ],
  "parse_hclk": [
    "data"
  ],
  "parse_iodelay": [
    "data"
  ],
  "parse_io": [
    "data"
  ],
  "parse_iregoreg": [
    "data"
  ],
  "parse_wire": [
    "data"
  ],
  "offsets": [],
  "dspoffsets": [],
  "parse_chunk": [
    "chunk"
  ],
  "_aliases": [],
  "read_tm": [
    "f",
    "device"
  ],
  "VeryTrue": [],
  "_pindef_index": [],
  "_pindef_files": [],
  "get_package": [
    "device",
    "package",
    "special_pins"
  ],
  "all_packages": [
    "device"
  ],
  "get_bank_pins": [
    "device",
    "package"
  ],
  "get_locs": [
    "device",
    "package",
    "special_pins"
  ],
  "get_pin_locs": [
    "device",
    "package",
    "special_pins"
  ],
  "get_clock_locs": [
    "device",
    "package"
  ],
  "get_pll_pads_locs": [
    "device",
    "package"
  ],
  "get_diff_adc_cap_info": [
    "device",
    "package",
    "special_pins"
  ],
  "_B2B": [],
  "chunks": [
    "l",
    "n"
  ],
  "bytearr": [
    "frame"
  ],
  "bitarr": [
    "frame",
    "pad"
  ],
  "read_bitstream_version": [
    "fname"
  ],
  "read_bitstream": [
    "fname"
  ],
  "compressLine": [
    "line",
    "key8Z",
    "key4Z",
    "key2Z"
  ],
  "write_gw5_bsram_init_map": [
    "f",
    "crcdat",
    "calc",
    "gw5a_bsram_init_map",
    "gw5a_bsrams"
  ],
  "write_bitstream_with_bsram_init": [
    "fname",
    "bs",
    "hdr",
    "ftr",
    "compress",
    "extra_slots",
    "bsram_init"
  ],
  "write_bitstream": [
    "fname",
    "bs",
    "hdr",
    "ftr",
    "compress",
    "extra_slots",
    "gw5a_bsram_init_map",
    "gw5a_bsrams"
  ],
  "Module": {
    "__init__": [
      "self"
    ],
    "__add__": [
      "self",
      "other"
    ],
    "write": [
      "self",
      "f"
    ]
  },
  "Primitive": {
    "__init__": [
      "self",
      "typ",
      "inst"
    ],
    "write": [
      "self",
      "f"
    ]
  },
  "Constraints": {
    "__init__": [
      "self"
    ],
    "__add__": [
      "self",
      "other"
    ],
    "write": [
      "self",
      "f"
    ]
  },
  "DeviceConfig": {
    "__init__": [
      "self",
      "settings"
    ],
    "__repr__": [
      "self"
    ],
    "text": [
      "self"
    ]
  },
  "PnrOptions": {
    "__init__": [
      "self",
      "options"
    ],
    "__repr__": [
      "self"
    ],
    "text": [
      "self"
    ]
  },
  "PnrResult": [],
  "Pnr": {
    "__init__": [
      "self",
      "gowinhome"
    ],
    "write": [
      "self",
      "f"
    ],
    "read_err_log": [
      "fname"
    ],
    "run_pnr": [
      "self"
    ]
  },
  "DEVICE_PARAMS": [],
  "SDRAM_PARAMS": [],
  "tbrl2rc": [
    "fse",
    "side",
    "num"
  ],
  "_tbrlre": [],
  "fse_iob": [
    "fse",
    "db",
    "diff_cap_info",
    "locations",
    "device"
  ],
  "gen_ftr": [],
  "_chip_id": [],
  "gen_hdr": [
    "device",
    "params"
  ],
  "find_pins": [
    "db",
    "pnr",
    "trace_args"
  ],
  "run_sdram_script": [
    "db",
    "pins",
    "device",
    "package",
    "partnumber"
  ],
  "main": [],
  "_device": [],
  "_pinout": [],
  "_packages": [],
  "print_sorted_dict": [
    "start",
    "d"
  ],
  "_banks": [],
  "_bank_fuse_tables": [],
  "zero_bits": [
    "mode",
    "all_modes"
  ],
  "_io_mode_sort_func": [
    "mode"
  ],
  "get_attr_name": [
    "attrname_table",
    "code",
    "tableName"
  ],
  "_pll_attrs": [],
  "_pll_vals": [],
  "pll_attrs_refine": [
    "in_attrs"
  ],
  "_osc_attrs": [],
  "osc_attrs_refine": [
    "in_attrs"
  ],
  "_dff_types": [],
  "get_dff_type": [
    "dff_idx",
    "in_attrs"
  ],
  "parse_attrvals": [
    "tile",
    "logicinfo_table",
    "fuse_table",
    "attrname_table",
    "tableName"
  ],
  "_pll_cells": [],
  "get_pll_A": [
    "db",
    "row",
    "col",
    "typ"
  ],
  "_iologic_mode": [],
  "_bsram_cells": [],
  "get_bsram_main_cell": [
    "db",
    "row",
    "col",
    "typ"
  ],
  "get_dsp_main_cell": [
    "db",
    "row",
    "col",
    "typ"
  ],
  "parse_tile_": [
    "db",
    "row",
    "col",
    "tile",
    "bm",
    "default",
    "noiostd"
  ],
  "dffmap": [],
  "iobmap": [],
  "portname": [
    "n"
  ],
  "make_muxes": [
    "row",
    "col",
    "idx",
    "db",
    "mod"
  ],
  "_alu_re": [],
  "removeLUTs": [
    "bels"
  ],
  "removeALUs": [
    "bels"
  ],
  "ram16_remove_bels": [
    "bels"
  ],
  "_iologic_bels": [],
  "move_iologic": [
    "bels"
  ],
  "disable_unused_pll_ports": [
    "pll"
  ],
  "find_pll_in_pin": [
    "db",
    "pll"
  ],
  "modify_pll_inputs": [
    "db",
    "pll"
  ],
  "_iologic_ports": [],
  "iologic_ports_by_type": [
    "typ",
    "portmap"
  ],
  "_sides": [],
  "tile2verilog": [
    "dbrow",
    "dbcol",
    "bels",
    "pips",
    "clock_pips",
    "mod",
    "cst",
    "db"
  ],
  "default_device_config": [],
  "fix_pll_ports": [
    "pll"
  ],
  "fix_plls": [
    "db",
    "mod"
  ],
  "IOF": {
    "TYPE": [],
    "DRIVE": [],
    "DIFF_DRIVE": [],
    "OPEN_DRAIN": [],
    "SLEW_RATE": [],
    "CLAMP": [],
    "VREF": [],
    "HYSTERISIS": [],
    "PULL_MODE": [],
    "SINGLE_RES": [],
    "DIFF_RES": [],
    "VCC_IO": [],
    "I3C_MODE": [],
    "MIPI_INPUT": [],
    "MIPI_OUTPUT": [],
    "PULL_STRENGTH": [],
    "BANK": [],
    "MODE": []
  },
  "schemas": [],
  "PIO_STR_MAPPINGS": [],
  "IniParser": {
    "__init__": [
      "self",
      "device",
      "schema",
      "ini_file",
      "pio_str_mappings"
    ],
    "parse": [
      "self",
      "ini_file"
    ],
    "pioStringToBin": [
      "self",
      "string_val"
    ],
    "pioBinToString": [
      "self",
      "binary_val"
    ],
    "csv_repr": [
      "self",
      "options"
    ],
    "export_csv": [
      "self",
      "csv_file",
      "section",
      "force"
    ],
    "__read_val": [
      "self",
      "word_size",
      "byteorder"
    ],
    "__read_val_array": [
      "self",
      "word_size",
      "num_words",
      "byteorder"
    ],
    "__read_feature": [
      "self",
      "feature"
    ],
    "read_val": [
      "byte_array",
      "pointer_start",
      "word_size",
      "byteorder"
    ],
    "read_val_array": [
      "byte_array",
      "pointer_start",
      "word_size",
      "num_words",
      "byteorder"
    ]
  },
  "Grid": {},
  "Datfile": {
    "__init__": [
      "self",
      "path"
    ],
    "read_u8": [
      "self"
    ],
    "read_i16": [
      "self"
    ],
    "read_u16": [
      "self"
    ],
    "read_u8_at": [
      "self",
      "pos"
    ],
    "read_u32_at": [
      "self",
      "pos"
    ],
    "read_i32": [
      "self"
    ],
    "read_u32": [
      "self"
    ],
    "read_u64": [
      "self"
    ],
    "read_arr8": [
      "self",
      "num"
    ],
    "read_arr16": [
      "self",
      "num"
    ],
    "read_arr16_at": [
      "self",
      "num",
      "base",
      "offset"
    ],
    "read_arr32_at": [
      "self",
      "num",
      "base",
      "offset"
    ],
    "read_arr32": [
      "self",
      "num"
    ],
    "read_arr8_with_padding": [
      "self",
      "num",
      "of_which_meaningful"
    ],
    "read_arr16_with_padding": [
      "self",
      "num",
      "of_which_meaningful"
    ],
    "read_arr32_with_padding": [
      "self",
      "num",
      "of_which_meaningful"
    ],
    "read_primitive": [
      "self",
      "name"
    ],
    "read_primitives": [
      "self"
    ],
    "read_grid": [
      "self"
    ],
    "read_mult": [
      "self",
      "num"
    ],
    "read_outs": [
      "self",
      "num"
    ],
    "read_clkins": [
      "self",
      "num"
    ],
    "read_scaledGrid16": [
      "self",
      "numRows",
      "numCols",
      "rowScaling",
      "colScaling",
      "baseOffset"
    ],
    "read_scaledGrid16i": [
      "self",
      "numRows",
      "numCols",
      "rowScaling",
      "colScaling",
      "baseOffset"
    ],
    "read_5Astuff": [
      "self"
    ],
    "read_portmap": [
      "self"
    ],
    "read_io": [
      "self"
    ],
    "read_something5A": [
      "self"
    ],
    "read_something": [
      "self"
    ]
  },
  "parse_intertile_wire": [
    "wire"
  ],
  "is_intertile_node": [
    "wire"
  ],
  "uturn": [
    "db",
    "node"
  ],
  "source_intertile_wire": [
    "db",
    "node"
  ],
  "__normalize_pin": [
    "db",
    "pin"
  ],
  "next_intertile_wires": [
    "db",
    "node"
  ],
  "get_input_path_dict": [
    "tile_dict",
    "db",
    "source",
    "through_bel"
  ],
  "get_output_path_dict": [
    "tile_dict",
    "db",
    "source",
    "through_bel"
  ],
  "get_path_dict": [
    "tile_dict",
    "db",
    "source",
    "through_bel"
  ],
  "io_node_to_tbrl": [
    "db",
    "node"
  ],
  "get_io_nodes": [
    "db"
  ],
  "default_pips": [],
  "assess_path": [
    "path"
  ],
  "enumerate_paths": [
    "path_dict",
    "sources",
    "dests"
  ],
  "get_paths": [
    "path_dict",
    "sources",
    "dests",
    "sort"
  ],
  "visualize_grid": [
    "plot",
    "rows",
    "cols",
    "show",
    "save_name",
    "checkbox"
  ],
  "iob_attrids": [],
  "iob_attrvals": [],
  "adc_attrids": [],
  "adc_attrvals": [],
  "dsp_attrids": [],
  "dsp_attrvals": [],
  "bsram_attrids": [],
  "bsram_attrvals": [],
  "cls_attrids": [],
  "cls_attrvals": [],
  "dcs_attrids": [],
  "dcs_attrvals": [],
  "dlldly_attrids": [],
  "dlldly_attrvals": [],
  "dll_attrids": [],
  "dll_attrvals": [],
  "pll_attrids": [],
  "pll_attrvals": [],
  "osc_attrids": [],
  "osc_attrvals": [],
  "cfg_attrids": [],
  "cfg_attrvals": [],
  "gsr_attrids": [],
  "gsr_attrvals": [],
  "hclk_attrids": [],
  "hclk_attrvals": [],
  "iologic_attrids": [],
  "iologic_attrvals": [],
  "iologic_num2val": [],
  "iob_num2val": [],
  "device": [],
  "pnr": [],
  "bsram_init_map": [],
  "gw5a_bsrams": [],
  "adc_iolocs": [],
  "_vcc_net": [],
  "_gnd_net": [],
  "is_gnd_net": [
    "wire"
  ],
  "is_vcc_net": [
    "wire"
  ],
  "is_const_net": [
    "wire"
  ],
  "is_connected": [
    "wire",
    "connections"
  ],
  "iob_is_gnd_net": [
    "flags",
    "wire"
  ],
  "iob_is_vcc_net": [
    "flags",
    "wire"
  ],
  "iob_is_connected": [
    "flags",
    "wire"
  ],
  "iob_is_connected_to_HCLK_GCLK": [
    "connections"
  ],
  "_verilog_name": [],
  "sanitize_name": [
    "name"
  ],
  "attrs_upper": [
    "attrs"
  ],
  "extra_pll_bels": [
    "cell",
    "row",
    "col",
    "num",
    "cellname"
  ],
  "extra_clkdiv_bels": [
    "cell",
    "row",
    "col",
    "num",
    "cellname"
  ],
  "extra_mipi_bels": [
    "cell",
    "row",
    "col",
    "num",
    "cellname"
  ],
  "extra_bsram_bels": [
    "cell",
    "row",
    "col",
    "num",
    "cellname"
  ],
  "extra_dsp_bels": [
    "cell",
    "row",
    "col",
    "num",
    "cellname"
  ],
  "store_bsram_init_val": [
    "db",
    "row",
    "col",
    "typ",
    "parms",
    "attrs",
    "map_offset"
  ],
  "_clkdiv_cell_types": [],
  "_bsram_cell_types": [],
  "_dsp_cell_types": [],
  "get_bels": [
    "data"
  ],
  "_pip_bels": [],
  "get_pips": [
    "data"
  ],
  "isolate_segments": [
    "pnr",
    "db",
    "tilemap"
  ],
  "infovaluemap": [
    "infovalue",
    "start"
  ],
  "_permitted_freqs": [],
  "_freq_R": [],
  "calc_pll_pump": [
    "fref",
    "fvco"
  ],
  "_default_pll_inattrs": [],
  "_default_plla_inattrs": [],
  "_default_pll_internal_attrs": [],
  "_default_plla_internal_attrs": [],
  "_default_adc_attrs": [],
  "plla_attr_rename": [
    "attrs"
  ],
  "add_pll_default_attrs": [
    "attrs",
    "default_attrs"
  ],
  "add_adc_default_attrs": [
    "attrs",
    "default_attrs"
  ],
  "set_adc_attrs": [
    "db",
    "idx",
    "attrs"
  ],
  "set_pll_attrs": [
    "db",
    "typ",
    "idx",
    "attrs"
  ],
  "_dcs_spine2quadrant_idx": [],
  "set_dcs_attrs": [
    "db",
    "spine",
    "attrs"
  ],
  "sp_1_2_4_8_9_byte_enable": [
    "typ",
    "cell",
    "bsram_attrs"
  ],
  "sp_16_18_byte_enable": [
    "typ",
    "cell",
    "bsram_attrs"
  ],
  "sp_32_36_byte_enable": [
    "typ",
    "cell",
    "bsram_attrs"
  ],
  "sdp_1_2_4_8_9_byte_enable": [
    "typ",
    "cell",
    "bsram_attrs"
  ],
  "sdp_16_18_byte_enable": [
    "typ",
    "cell",
    "bsram_attrs"
  ],
  "sdp_32_36_byte_enable": [
    "typ",
    "cell",
    "bsram_attrs"
  ],
  "dpa_1_2_4_8_9_byte_enable": [
    "typ",
    "cell",
    "bsram_attrs"
  ],
  "dpa_16_18_byte_enable": [
    "typ",
    "cell",
    "bsram_attrs"
  ],
  "dpb_1_2_4_8_9_byte_enable": [
    "typ",
    "cell",
    "bsram_attrs"
  ],
  "dpb_16_18_byte_enable": [
    "typ",
    "cell",
    "bsram_attrs"
  ],
  "_bsram_bit_widths": [],
  "set_bsram_attrs": [
    "db",
    "cell",
    "typ",
    "params"
  ],
  "set_dsp_regs_0": [
    "parms",
    "names"
  ],
  "_ABLH": [],
  "_01LH": [],
  "set_multalu18x18_attrs": [
    "db",
    "typ",
    "params",
    "num",
    "attrs",
    "dsp_attrs",
    "mac"
  ],
  "set_multaddalu18x18_attrs": [
    "db",
    "typ",
    "params",
    "num",
    "attrs",
    "dsp_attrs",
    "mac"
  ],
  "set_multalu36x18_attrs": [
    "db",
    "typ",
    "params",
    "num",
    "attrs",
    "dsp_attrs",
    "mac"
  ],
  "set_alu54d_attrs": [
    "db",
    "typ",
    "params",
    "num",
    "attrs",
    "dsp_attrs",
    "mac"
  ],
  "set_padd9_attrs": [
    "db",
    "typ",
    "params",
    "num",
    "attrs",
    "dsp_attrs",
    "mac",
    "idx",
    "even_odd",
    "pair_idx"
  ],
  "set_mult9x9_attrs": [
    "db",
    "typ",
    "params",
    "num",
    "attrs",
    "dsp_attrs",
    "mac",
    "idx",
    "even_odd",
    "pair_idx"
  ],
  "set_dsp_attrs": [
    "db",
    "typ",
    "params",
    "num",
    "attrs"
  ],
  "set_dsp_mult36x36_attrs": [
    "db",
    "typ",
    "params",
    "attrs"
  ],
  "set_osc_attrs": [
    "db",
    "typ",
    "params"
  ],
  "set_dlldly_attrs": [
    "db",
    "typ",
    "params",
    "cell"
  ],
  "_wire2attr_val": [],
  "find_and_set_dhcen_hclk_fuses": [
    "db",
    "tilemap",
    "wire",
    "side"
  ],
  "bin_str_to_dec": [
    "str_val"
  ],
  "_hclk_default_params": [],
  "set_hclk_attrs": [
    "db",
    "params",
    "num",
    "typ",
    "cell_name"
  ],
  "_iologic_default_attrs": [],
  "iologic_mod_attrs": [
    "attrs"
  ],
  "make_iodelay_attrs": [
    "in_attrs",
    "param"
  ],
  "set_iologic_attrs": [
    "db",
    "attrs",
    "param"
  ],
  "_iostd_alias": [],
  "get_iostd_alias": [
    "iostd"
  ],
  "BankDesc": {
    "__init__": [
      "self",
      "iostd",
      "bels"
    ]
  },
  "IOBelDesc": {
    "__init__": [
      "self",
      "row",
      "col",
      "idx",
      "attrs",
      "flags",
      "connections"
    ]
  },
  "_io_bels": [],
  "_default_iostd": [],
  "_vcc_ios": [],
  "_init_io_attrs": [],
  "_refine_attrs": [],
  "refine_io_attrs": [
    "attr"
  ],
  "place_lut": [
    "db",
    "tiledata",
    "tile",
    "parms",
    "num",
    "row",
    "col",
    "slice_attrvals"
  ],
  "place_alu": [
    "db",
    "tiledata",
    "tile",
    "parms",
    "num",
    "row",
    "col",
    "slice_attrvals"
  ],
  "place_dff": [
    "db",
    "tiledata",
    "tile",
    "parms",
    "num",
    "mode",
    "row",
    "col",
    "slice_attrvals"
  ],
  "_mipi_aux_attrs": [],
  "_hclk_io_pairs": [],
  "set_dcs_fuses": [
    "db",
    "tilemap",
    "dcs_idx",
    "dcs_attrs",
    "spine_idx"
  ],
  "check_adc_io": [
    "db",
    "io_loc"
  ],
  "_no_pullup_cfgs": [],
  "get_pullup_io": [
    "cfg"
  ],
  "place": [
    "db",
    "tilemap",
    "bels",
    "cst",
    "args",
    "slice_attrvals",
    "extra_slots"
  ],
  "do_hclk_banks": [
    "db",
    "row",
    "col",
    "src",
    "dest"
  ],
  "route": [
    "db",
    "tilemap",
    "pips"
  ],
  "header_footer": [
    "db",
    "bs",
    "compress"
  ],
  "gsr": [
    "db",
    "tilemap",
    "args"
  ],
  "dualmode_pins": [
    "db",
    "tilemap",
    "args"
  ],
  "set_const_fuses": [
    "db",
    "row",
    "col",
    "tile"
  ],
  "set_adc_iobuf_fuses": [
    "db",
    "tilemap"
  ],
  "set_slice_fuses": [
    "db",
    "tilemap",
    "slice_attrvals"
  ]
}