# FPGA-DE10-Standard-Nios2-DMA-Accelerator-Project
To demonstrate the operation of various Avalon bus interfaces and hardware integration module within the processor system, was develop  the acceleration of the system that performs linear computing functions, Y = AX + B, large amounts of data. 
