// Seed: 1625864233
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    wire id_5
);
  wire id_6 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    input uwire id_3,
    output logic id_4,
    input tri0 id_5,
    input tri1 id_6,
    input uwire id_7,
    output supply1 id_8,
    output wand id_9
);
  always @(posedge id_5) begin : LABEL_0
    id_4 <= 1;
    id_4 = 1'h0 == 1;
  end
  tri id_11;
  wor id_12, id_13;
  xnor primCall (id_4, id_14, id_6, id_12, id_3, id_5, id_1, id_15, id_0, id_2, id_13, id_7, id_11);
  assign id_13 = "" / id_2;
  wand id_14;
  wire id_15;
  always @(1 & id_14 or posedge 1'b0 & id_7) $display;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_7,
      id_9
  );
  assign modCall_1.id_6 = 0;
endmodule
