# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/
![image](https://github.com/srimathi1602/Experiment--02-Implementation-of-combinational-logic-/assets/153518608/54c8203f-d00b-44f5-9ccc-b842d4daadc8)
## truth table
![image](https://github.com/srimathi1602/Experiment--02-Implementation-of-combinational-logic-/assets/153518608/1e8af40b-9f41-4692-9cf6-00eb444ac662)

## RTL realization
![image](https://github.com/srimathi1602/Experiment--02-Implementation-of-combinational-logic-/assets/153518608/c7181669-429e-4577-95be-f7b9e927545b)

## Output:
![image](https://github.com/srimathi1602/Experiment--02-Implementation-of-combinational-logic-/assets/153518608/0636730b-896c-4e37-a723-66d929f5cbad)

## RTL
## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
