

================================================================
== Vitis HLS Report for 'FeedB_Pipeline_1'
================================================================
* Date:           Mon Nov 11 16:39:24 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.587 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       65|       65|  0.650 us|  0.650 us|   64|   64|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       63|       63|         1|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 4 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvars_iv"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i6 %indvars_iv" [../kernel/Memory.cpp:417]   --->   Operation 7 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i6 %indvars_iv_load" [../kernel/Memory.cpp:417]   --->   Operation 8 'zext' 'zext_ln417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln417 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Memory.cpp:417]   --->   Operation 9 'specpipeline' 'specpipeline_ln417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln417 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../kernel/Memory.cpp:417]   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%add_ln417 = add i6 %indvars_iv_load, i6 1" [../kernel/Memory.cpp:417]   --->   Operation 11 'add' 'add_ln417' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i256 %buffer_r, i64 0, i64 %zext_ln417" [../kernel/Memory.cpp:417]   --->   Operation 12 'getelementptr' 'buffer_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "%store_ln417 = store i256 0, i6 %buffer_addr" [../kernel/Memory.cpp:417]   --->   Operation 13 'store' 'store_ln417' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 64> <RAM>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%icmp_ln417 = icmp_eq  i6 %indvars_iv_load, i6 63" [../kernel/Memory.cpp:417]   --->   Operation 14 'icmp' 'icmp_ln417' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln417 = store i6 %add_ln417, i6 %indvars_iv" [../kernel/Memory.cpp:417]   --->   Operation 15 'store' 'store_ln417' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln417 = br i1 %icmp_ln417, void %arrayctor.loop, void %for.body30.preheader.exitStub" [../kernel/Memory.cpp:417]   --->   Operation 16 'br' 'br_ln417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 17 'ret' 'ret_ln0' <Predicate = (icmp_ln417)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.587ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvars_iv' [3]  (0.387 ns)
	'load' operation 6 bit ('indvars_iv_load', ../kernel/Memory.cpp:417) on local variable 'indvars_iv' [6]  (0.000 ns)
	'getelementptr' operation 6 bit ('buffer_addr', ../kernel/Memory.cpp:417) [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln417', ../kernel/Memory.cpp:417) of constant 0 on array 'buffer_r' [12]  (1.200 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
