// Seed: 831791329
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always_latch @(1 or posedge 1) $display(id_7, 1 == id_3);
endmodule
module module_1 ();
  assign id_1 = id_1 < id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2, id_2, id_2
  );
  tri id_3;
  assign id_3 = id_1 && 1;
  wire id_4;
endmodule
