<stg><name>conv2d_3x3_4chan_rev</name>


<trans_list>

<trans id="216" from="1" to="2">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="2" to="3">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="3" to="4">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="4" to="5">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="5" to="6">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="6" to="7">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="7" to="8">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="8" to="9">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="9" to="10">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="10" to="2">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i48* %bias_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  %empty_52 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %bias_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %bias_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  %empty_54 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %bias_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
entry:4  br label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
rewind_header:5  %tmp_i1 = phi i1 [ false, %entry ], [ %tmp_i, %._crit_edge.0147.i ], [ false, %.exit ]

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9">
<![CDATA[
rewind_header:8  %i_i = phi i9 [ 0, %entry ], [ %i, %._crit_edge.0147.i ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3">
<![CDATA[
rewind_header:9  %k_i = phi i3 [ 0, %entry ], [ %k_i_mid2, %._crit_edge.0147.i ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="k_i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:4  %k = add i3 1, %k_i

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset:6  %i_i_mid2 = select i1 %tmp_i1, i9 0, i9 %i_i

]]></Node>
<StgValue><ssdm name="i_i_mid2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.reset:9  %k_i_mid2 = select i1 %tmp_i1, i3 %k, i3 %k_i

]]></Node>
<StgValue><ssdm name="k_i_mid2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="3">
<![CDATA[
.reset:13  %tmp_50_i = zext i3 %k_i_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_50_i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="9">
<![CDATA[
.reset:14  %tmp_51_i = zext i9 %i_i_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_51_i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="9">
<![CDATA[
.reset:16  %tmp_51_i_cast = zext i9 %i_i_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_51_i_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:17  %in_image_0_V_addr = getelementptr [980 x i25]* %in_image_0_V, i64 0, i64 %tmp_51_i

]]></Node>
<StgValue><ssdm name="in_image_0_V_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:18  %tmp_s = add i10 196, %tmp_51_i_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="10">
<![CDATA[
.reset:19  %tmp_69_cast = zext i10 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:20  %in_image_0_V_addr_1 = getelementptr [980 x i25]* %in_image_0_V, i64 0, i64 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="in_image_0_V_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:21  %tmp_59 = add i10 392, %tmp_51_i_cast

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="10">
<![CDATA[
.reset:22  %tmp_70_cast = zext i10 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:31  %in_image_1_V_addr_1 = getelementptr [784 x i25]* %in_image_1_V, i64 0, i64 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="in_image_1_V_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:32  %in_image_1_V_addr_2 = getelementptr [784 x i25]* %in_image_1_V, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="in_image_1_V_addr_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:34  %kernel_0_V_addr = getelementptr [4 x i18]* %kernel_0_V, i64 0, i64 %tmp_50_i

]]></Node>
<StgValue><ssdm name="kernel_0_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="2">
<![CDATA[
.reset:35  %kernel_0_V_load = load i18* %kernel_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_0_V_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="10">
<![CDATA[
.reset:37  %in_image_0_V_load = load i25* %in_image_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_V_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:41  %kernel_1_V_addr = getelementptr [4 x i18]* %kernel_1_V, i64 0, i64 %tmp_50_i

]]></Node>
<StgValue><ssdm name="kernel_1_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="2">
<![CDATA[
.reset:42  %kernel_1_V_load = load i18* %kernel_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_1_V_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="10">
<![CDATA[
.reset:44  %in_image_0_V_load_1 = load i25* %in_image_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_V_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:76  %kernel_6_V_addr = getelementptr [4 x i18]* %kernel_6_V, i64 0, i64 %tmp_50_i

]]></Node>
<StgValue><ssdm name="kernel_6_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="2">
<![CDATA[
.reset:77  %kernel_6_V_load = load i18* %kernel_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_6_V_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="25" op_0_bw="10">
<![CDATA[
.reset:79  %in_image_1_V_load_1 = load i25* %in_image_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_V_load_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="25" op_0_bw="10">
<![CDATA[
.reset:86  %in_image_1_V_load_2 = load i25* %in_image_1_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_V_load_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="3">
<![CDATA[
.reset:107  %tmp_16 = trunc i3 %k_i_mid2 to i2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="9">
<![CDATA[
.reset:15  %tmp_51_i_cast1 = zext i9 %i_i_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_51_i_cast1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:23  %in_image_0_V_addr_2 = getelementptr [980 x i25]* %in_image_0_V, i64 0, i64 %tmp_70_cast

]]></Node>
<StgValue><ssdm name="in_image_0_V_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:24  %tmp_60 = add i11 588, %tmp_51_i_cast1

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="11">
<![CDATA[
.reset:25  %tmp_71_cast = sext i11 %tmp_60 to i64

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:26  %in_image_0_V_addr_3 = getelementptr [980 x i25]* %in_image_0_V, i64 0, i64 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="in_image_0_V_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:30  %in_image_1_V_addr = getelementptr [784 x i25]* %in_image_1_V, i64 0, i64 %tmp_51_i

]]></Node>
<StgValue><ssdm name="in_image_1_V_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:33  %in_image_1_V_addr_3 = getelementptr [784 x i25]* %in_image_1_V, i64 0, i64 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="in_image_1_V_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="2">
<![CDATA[
.reset:35  %kernel_0_V_load = load i18* %kernel_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_0_V_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="10">
<![CDATA[
.reset:37  %in_image_0_V_load = load i25* %in_image_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_V_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="2">
<![CDATA[
.reset:42  %kernel_1_V_load = load i18* %kernel_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_1_V_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="10">
<![CDATA[
.reset:44  %in_image_0_V_load_1 = load i25* %in_image_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_V_load_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:48  %kernel_2_V_addr = getelementptr [4 x i18]* %kernel_2_V, i64 0, i64 %tmp_50_i

]]></Node>
<StgValue><ssdm name="kernel_2_V_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="2">
<![CDATA[
.reset:49  %kernel_2_V_load = load i18* %kernel_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_2_V_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="10">
<![CDATA[
.reset:51  %in_image_0_V_load_2 = load i25* %in_image_0_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_V_load_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:55  %kernel_3_V_addr = getelementptr [4 x i18]* %kernel_3_V, i64 0, i64 %tmp_50_i

]]></Node>
<StgValue><ssdm name="kernel_3_V_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="2">
<![CDATA[
.reset:56  %kernel_3_V_load = load i18* %kernel_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_3_V_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="10">
<![CDATA[
.reset:58  %in_image_0_V_load_3 = load i25* %in_image_0_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_V_load_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:62  %kernel_4_V_addr = getelementptr [4 x i18]* %kernel_4_V, i64 0, i64 %tmp_50_i

]]></Node>
<StgValue><ssdm name="kernel_4_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="2">
<![CDATA[
.reset:63  %kernel_4_V_load = load i18* %kernel_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_4_V_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:69  %kernel_5_V_addr = getelementptr [4 x i18]* %kernel_5_V, i64 0, i64 %tmp_50_i

]]></Node>
<StgValue><ssdm name="kernel_5_V_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="2">
<![CDATA[
.reset:70  %kernel_5_V_load = load i18* %kernel_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_5_V_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="10">
<![CDATA[
.reset:72  %in_image_1_V_load = load i25* %in_image_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_V_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="2">
<![CDATA[
.reset:77  %kernel_6_V_load = load i18* %kernel_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_6_V_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="25" op_0_bw="10">
<![CDATA[
.reset:79  %in_image_1_V_load_1 = load i25* %in_image_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_V_load_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:83  %kernel_7_V_addr = getelementptr [4 x i18]* %kernel_7_V, i64 0, i64 %tmp_50_i

]]></Node>
<StgValue><ssdm name="kernel_7_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="2">
<![CDATA[
.reset:84  %kernel_7_V_load = load i18* %kernel_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_7_V_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="25" op_0_bw="10">
<![CDATA[
.reset:86  %in_image_1_V_load_2 = load i25* %in_image_1_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_V_load_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:90  %kernel_8_V_addr = getelementptr [4 x i18]* %kernel_8_V, i64 0, i64 %tmp_50_i

]]></Node>
<StgValue><ssdm name="kernel_8_V_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="2">
<![CDATA[
.reset:91  %kernel_8_V_load = load i18* %kernel_8_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_8_V_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="25" op_0_bw="10">
<![CDATA[
.reset:93  %in_image_1_V_load_3 = load i25* %in_image_1_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_V_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10">
<![CDATA[
rewind_header:10  %indvar_flatten = phi i10 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge.0147.i ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset:27  %tmp_61 = add i11 784, %tmp_51_i_cast1

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="11">
<![CDATA[
.reset:28  %tmp_72_cast = sext i11 %tmp_61 to i64

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:29  %in_image_0_V_addr_4 = getelementptr [980 x i25]* %in_image_0_V, i64 0, i64 %tmp_72_cast

]]></Node>
<StgValue><ssdm name="in_image_0_V_addr_4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="41" op_0_bw="18">
<![CDATA[
.reset:36  %OP1_V_i = sext i18 %kernel_0_V_load to i41

]]></Node>
<StgValue><ssdm name="OP1_V_i"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="41" op_0_bw="25">
<![CDATA[
.reset:38  %OP2_V_i = sext i25 %in_image_0_V_load to i41

]]></Node>
<StgValue><ssdm name="OP2_V_i"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:39  %p_Val2_9_i = mul i41 %OP1_V_i, %OP2_V_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_i"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="41" op_0_bw="18">
<![CDATA[
.reset:43  %OP1_V_1_i = sext i18 %kernel_1_V_load to i41

]]></Node>
<StgValue><ssdm name="OP1_V_1_i"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="41" op_0_bw="25">
<![CDATA[
.reset:45  %OP2_V_1_i = sext i25 %in_image_0_V_load_1 to i41

]]></Node>
<StgValue><ssdm name="OP2_V_1_i"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:46  %p_Val2_9_1_i = mul i41 %OP1_V_1_i, %OP2_V_1_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_1_i"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="2">
<![CDATA[
.reset:49  %kernel_2_V_load = load i18* %kernel_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_2_V_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="10">
<![CDATA[
.reset:51  %in_image_0_V_load_2 = load i25* %in_image_0_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_V_load_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="2">
<![CDATA[
.reset:56  %kernel_3_V_load = load i18* %kernel_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_3_V_load"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="10">
<![CDATA[
.reset:58  %in_image_0_V_load_3 = load i25* %in_image_0_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_V_load_3"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="2">
<![CDATA[
.reset:63  %kernel_4_V_load = load i18* %kernel_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_4_V_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="10">
<![CDATA[
.reset:65  %in_image_0_V_load_4 = load i25* %in_image_0_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_V_load_4"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="2">
<![CDATA[
.reset:70  %kernel_5_V_load = load i18* %kernel_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_5_V_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="10">
<![CDATA[
.reset:72  %in_image_1_V_load = load i25* %in_image_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_V_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="41" op_0_bw="18">
<![CDATA[
.reset:78  %OP1_V_6_i = sext i18 %kernel_6_V_load to i41

]]></Node>
<StgValue><ssdm name="OP1_V_6_i"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="41" op_0_bw="25">
<![CDATA[
.reset:80  %OP2_V_6_i = sext i25 %in_image_1_V_load_1 to i41

]]></Node>
<StgValue><ssdm name="OP2_V_6_i"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:81  %p_Val2_9_6_i = mul i41 %OP1_V_6_i, %OP2_V_6_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_6_i"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="2">
<![CDATA[
.reset:84  %kernel_7_V_load = load i18* %kernel_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_7_V_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="2">
<![CDATA[
.reset:91  %kernel_8_V_load = load i18* %kernel_8_V_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_8_V_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="25" op_0_bw="10">
<![CDATA[
.reset:93  %in_image_1_V_load_3 = load i25* %in_image_1_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="in_image_1_V_load_3"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0147.i:6  %i = add i9 %i_i_mid2, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.0147.i:7  %tmp_i = icmp eq i9 %i, -256

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.0147.i:8  %exitcond_flatten = icmp eq i10 %indvar_flatten, -1

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
.exit:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:39  %p_Val2_9_i = mul i41 %OP1_V_i, %OP2_V_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_i"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:46  %p_Val2_9_1_i = mul i41 %OP1_V_1_i, %OP2_V_1_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_1_i"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="41" op_0_bw="18">
<![CDATA[
.reset:50  %OP1_V_2_i = sext i18 %kernel_2_V_load to i41

]]></Node>
<StgValue><ssdm name="OP1_V_2_i"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="41" op_0_bw="25">
<![CDATA[
.reset:52  %OP2_V_2_i = sext i25 %in_image_0_V_load_2 to i41

]]></Node>
<StgValue><ssdm name="OP2_V_2_i"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:53  %p_Val2_9_2_i = mul i41 %OP1_V_2_i, %OP2_V_2_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_2_i"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="41" op_0_bw="18">
<![CDATA[
.reset:57  %OP1_V_3_i = sext i18 %kernel_3_V_load to i41

]]></Node>
<StgValue><ssdm name="OP1_V_3_i"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="41" op_0_bw="25">
<![CDATA[
.reset:59  %OP2_V_3_i = sext i25 %in_image_0_V_load_3 to i41

]]></Node>
<StgValue><ssdm name="OP2_V_3_i"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:60  %p_Val2_9_3_i = mul i41 %OP1_V_3_i, %OP2_V_3_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_3_i"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="10">
<![CDATA[
.reset:65  %in_image_0_V_load_4 = load i25* %in_image_0_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="in_image_0_V_load_4"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:81  %p_Val2_9_6_i = mul i41 %OP1_V_6_i, %OP2_V_6_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_6_i"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="41" op_0_bw="18">
<![CDATA[
.reset:85  %OP1_V_7_i = sext i18 %kernel_7_V_load to i41

]]></Node>
<StgValue><ssdm name="OP1_V_7_i"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="41" op_0_bw="25">
<![CDATA[
.reset:87  %OP2_V_7_i = sext i25 %in_image_1_V_load_2 to i41

]]></Node>
<StgValue><ssdm name="OP2_V_7_i"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:88  %p_Val2_9_7_i = mul i41 %OP1_V_7_i, %OP2_V_7_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_7_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="48" op_0_bw="48" op_1_bw="41" op_2_bw="7">
<![CDATA[
.reset:40  %tmp_68_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="48" op_0_bw="48" op_1_bw="41" op_2_bw="7">
<![CDATA[
.reset:47  %tmp_68_1_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_1_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_68_1_i"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:53  %p_Val2_9_2_i = mul i41 %OP1_V_2_i, %OP2_V_2_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_2_i"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:60  %p_Val2_9_3_i = mul i41 %OP1_V_3_i, %OP2_V_3_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_3_i"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="41" op_0_bw="18">
<![CDATA[
.reset:64  %OP1_V_4_i = sext i18 %kernel_4_V_load to i41

]]></Node>
<StgValue><ssdm name="OP1_V_4_i"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="41" op_0_bw="25">
<![CDATA[
.reset:66  %OP2_V_4_i = sext i25 %in_image_0_V_load_4 to i41

]]></Node>
<StgValue><ssdm name="OP2_V_4_i"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:67  %p_Val2_9_4_i = mul i41 %OP1_V_4_i, %OP2_V_4_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_4_i"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="41" op_0_bw="18">
<![CDATA[
.reset:71  %OP1_V_5_i = sext i18 %kernel_5_V_load to i41

]]></Node>
<StgValue><ssdm name="OP1_V_5_i"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="41" op_0_bw="25">
<![CDATA[
.reset:73  %OP2_V_5_i = sext i25 %in_image_1_V_load to i41

]]></Node>
<StgValue><ssdm name="OP2_V_5_i"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:74  %p_Val2_9_5_i = mul i41 %OP1_V_5_i, %OP2_V_5_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_5_i"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:88  %p_Val2_9_7_i = mul i41 %OP1_V_7_i, %OP2_V_7_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_7_i"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="41" op_0_bw="18">
<![CDATA[
.reset:92  %OP1_V_8_i = sext i18 %kernel_8_V_load to i41

]]></Node>
<StgValue><ssdm name="OP1_V_8_i"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="41" op_0_bw="25">
<![CDATA[
.reset:94  %OP2_V_8_i = sext i25 %in_image_1_V_load_3 to i41

]]></Node>
<StgValue><ssdm name="OP2_V_8_i"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:95  %p_Val2_9_8_i = mul i41 %OP1_V_8_i, %OP2_V_8_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_8_i"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.reset:97  %tmp1 = add i48 %tmp_68_1_i, %tmp_68_i

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:128  %indvar_flatten_next = add i10 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %entry ], [ false, %._crit_edge.0147.i ], [ true, %.exit ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="48" op_0_bw="48" op_1_bw="41" op_2_bw="7">
<![CDATA[
.reset:54  %tmp_68_2_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_2_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_68_2_i"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="48" op_0_bw="48" op_1_bw="41" op_2_bw="7">
<![CDATA[
.reset:61  %tmp_68_3_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_3_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_68_3_i"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:67  %p_Val2_9_4_i = mul i41 %OP1_V_4_i, %OP2_V_4_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_4_i"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:74  %p_Val2_9_5_i = mul i41 %OP1_V_5_i, %OP2_V_5_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_5_i"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.reset:95  %p_Val2_9_8_i = mul i41 %OP1_V_8_i, %OP2_V_8_i

]]></Node>
<StgValue><ssdm name="p_Val2_9_8_i"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.reset:98  %tmp2 = add i48 %tmp_68_3_i, %tmp_68_2_i

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.reset:99  %tmp = add i48 %tmp1, %tmp2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48">
<![CDATA[
rewind_header:1  %bias_3_V_load_rewin = phi i48 [ undef, %entry ], [ %bias_3_V_load_phi, %._crit_edge.0147.i ], [ undef, %.exit ]

]]></Node>
<StgValue><ssdm name="bias_3_V_load_rewin"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48">
<![CDATA[
rewind_header:2  %bias_2_V_load_rewin = phi i48 [ undef, %entry ], [ %bias_2_V_load_phi, %._crit_edge.0147.i ], [ undef, %.exit ]

]]></Node>
<StgValue><ssdm name="bias_2_V_load_rewin"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48">
<![CDATA[
rewind_header:3  %bias_1_V_load_rewin = phi i48 [ undef, %entry ], [ %bias_1_V_load_phi, %._crit_edge.0147.i ], [ undef, %.exit ]

]]></Node>
<StgValue><ssdm name="bias_1_V_load_rewin"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48">
<![CDATA[
rewind_header:4  %bias_0_V_load_rewin = phi i48 [ undef, %entry ], [ %bias_0_V_load_phi, %._crit_edge.0147.i ], [ undef, %.exit ]

]]></Node>
<StgValue><ssdm name="bias_0_V_load_rewin"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:11  br i1 %do_init, label %rewind_init, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
rewind_init:0  %bias_0_V_read = call i48 @_ssdm_op_Read.ap_fifo.i48P(i48* %bias_0_V)

]]></Node>
<StgValue><ssdm name="bias_0_V_read"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
rewind_init:1  %bias_1_V_read = call i48 @_ssdm_op_Read.ap_fifo.i48P(i48* %bias_1_V)

]]></Node>
<StgValue><ssdm name="bias_1_V_read"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
rewind_init:2  %bias_2_V_read = call i48 @_ssdm_op_Read.ap_fifo.i48P(i48* %bias_2_V)

]]></Node>
<StgValue><ssdm name="bias_2_V_read"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
rewind_init:3  %bias_3_V_read = call i48 @_ssdm_op_Read.ap_fifo.i48P(i48* %bias_3_V)

]]></Node>
<StgValue><ssdm name="bias_3_V_read"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:4  br label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="48" op_0_bw="48" op_1_bw="41" op_2_bw="7">
<![CDATA[
.reset:68  %tmp_68_4_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_4_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_68_4_i"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="48" op_0_bw="48" op_1_bw="41" op_2_bw="7">
<![CDATA[
.reset:75  %tmp_68_5_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_5_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_68_5_i"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="48" op_0_bw="48" op_1_bw="41" op_2_bw="7">
<![CDATA[
.reset:82  %tmp_68_6_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_6_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_68_6_i"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="48" op_0_bw="48" op_1_bw="41" op_2_bw="7">
<![CDATA[
.reset:89  %tmp_68_7_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_7_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_68_7_i"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="48" op_0_bw="48" op_1_bw="41" op_2_bw="7">
<![CDATA[
.reset:96  %tmp_68_8_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_8_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_68_8_i"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.reset:100  %tmp4 = add i48 %tmp_68_5_i, %tmp_68_4_i

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.reset:101  %tmp6 = add i48 %tmp_68_8_i, %tmp_68_7_i

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.reset:102  %tmp5 = add i48 %tmp_68_6_i, %tmp6

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
rewind_header:6  %y_i = phi i32 [ 0, %entry ], [ %p_8_i, %._crit_edge.0147.i ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="y_i"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
rewind_header:7  %x_i = phi i32 [ 0, %entry ], [ %p_x_1_8_i, %._crit_edge.0147.i ], [ 0, %.exit ]

]]></Node>
<StgValue><ssdm name="x_i"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
.reset:0  %bias_3_V_load_phi = phi i48 [ %bias_3_V_read, %rewind_init ], [ %bias_3_V_load_rewin, %rewind_header ]

]]></Node>
<StgValue><ssdm name="bias_3_V_load_phi"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
.reset:1  %bias_2_V_load_phi = phi i48 [ %bias_2_V_read, %rewind_init ], [ %bias_2_V_load_rewin, %rewind_header ]

]]></Node>
<StgValue><ssdm name="bias_2_V_load_phi"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
.reset:2  %bias_1_V_load_phi = phi i48 [ %bias_1_V_read, %rewind_init ], [ %bias_1_V_load_rewin, %rewind_header ]

]]></Node>
<StgValue><ssdm name="bias_1_V_load_phi"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
.reset:3  %bias_0_V_load_phi = phi i48 [ %bias_0_V_read, %rewind_init ], [ %bias_0_V_load_rewin, %rewind_header ]

]]></Node>
<StgValue><ssdm name="bias_0_V_load_phi"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:7  %x_i_mid2 = select i1 %tmp_i1, i32 0, i32 %x_i

]]></Node>
<StgValue><ssdm name="x_i_mid2"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:8  %y_i_mid2 = select i1 %tmp_i1, i32 0, i32 %y_i

]]></Node>
<StgValue><ssdm name="y_i_mid2"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.reset:103  %tmp3 = add i48 %tmp4, %tmp5

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.reset:104  %p_Val2_10_8_i = add i48 %tmp, %tmp3

]]></Node>
<StgValue><ssdm name="p_Val2_10_8_i"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32">
<![CDATA[
.reset:105  %tmp_15 = trunc i32 %y_i_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="50" op_0_bw="50" op_1_bw="48" op_2_bw="2">
<![CDATA[
.reset:106  %tmp_73_8_i = call i50 @_ssdm_op_BitConcatenate.i50.i48.i2(i48 %p_Val2_10_8_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_73_8_i"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="48" op_3_bw="48" op_4_bw="48" op_5_bw="2">
<![CDATA[
.reset:108  %tmp_21 = call i48 @_ssdm_op_Mux.ap_auto.4i48.i2(i48 %bias_0_V_load_phi, i48 %bias_1_V_load_phi, i48 %bias_2_V_load_phi, i48 %bias_3_V_load_phi, i2 %tmp_16)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="50" op_0_bw="48">
<![CDATA[
.reset:109  %tmp_74_8_cast_i = sext i48 %tmp_21 to i50

]]></Node>
<StgValue><ssdm name="tmp_74_8_cast_i"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
.reset:110  %p_Val2_13_8_i = add i50 %tmp_74_8_cast_i, %tmp_73_8_i

]]></Node>
<StgValue><ssdm name="p_Val2_13_8_i"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="48" op_0_bw="48" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:111  %tmp_76_8_i = call i48 @_ssdm_op_PartSelect.i48.i50.i32.i32(i50 %p_Val2_13_8_i, i32 2, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_76_8_i"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:112  %arrayNo_cast_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_i_mid2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="arrayNo_cast_i"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32">
<![CDATA[
.reset:113  %tmp_17 = trunc i32 %x_i_mid2 to i1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="1" op_3_bw="4">
<![CDATA[
.reset:114  %tmp_62 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i4(i3 %k_i_mid2, i1 %tmp_17, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="1" op_3_bw="1">
<![CDATA[
.reset:115  %tmp_63 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i1.i1(i3 %k_i_mid2, i1 %tmp_17, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="5">
<![CDATA[
.reset:116  %p_shl1_cast = zext i5 %tmp_63 to i8

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:117  %tmp_64 = sub i8 %tmp_62, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:118  %tmp_65 = add i8 %tmp_64, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="31" op_7_bw="0" op_8_bw="31" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="31" op_13_bw="0">
<![CDATA[
.reset:129  switch i31 %arrayNo_cast_i, label %branch6.i [
    i31 0, label %branch0.i
    i31 1, label %branch1.i
    i31 2, label %branch2.i
    i31 3, label %branch3.i
    i31 4, label %branch4.i
    i31 5, label %branch5.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0147.i:9  br i1 %exitcond_flatten, label %.exit, label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:5  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:10  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str939) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:11  %tmp_47_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str939)

]]></Node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str131) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="8">
<![CDATA[
.reset:119  %tmp_76_cast = sext i8 %tmp_65 to i64

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:120  %out_image_0_V_addr = getelementptr [112 x i48]* %out_image_0_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="out_image_0_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:121  %out_image_1_V_addr = getelementptr [112 x i48]* %out_image_1_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="out_image_1_V_addr"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:122  %out_image_2_V_addr = getelementptr [112 x i48]* %out_image_2_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="out_image_2_V_addr"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:123  %out_image_3_V_addr = getelementptr [112 x i48]* %out_image_3_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="out_image_3_V_addr"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:124  %out_image_4_V_addr = getelementptr [112 x i48]* %out_image_4_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="out_image_4_V_addr"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:125  %out_image_5_V_addr = getelementptr [112 x i48]* %out_image_5_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="out_image_5_V_addr"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:126  %out_image_6_V_addr = getelementptr [112 x i48]* %out_image_6_V, i64 0, i64 %tmp_76_cast

]]></Node>
<StgValue><ssdm name="out_image_6_V_addr"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:127  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="48" op_1_bw="7">
<![CDATA[
branch5.i:0  store i48 %tmp_76_8_i, i48* %out_image_5_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch5.i:1  br label %._crit_edge.0147.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="48" op_1_bw="7">
<![CDATA[
branch4.i:0  store i48 %tmp_76_8_i, i48* %out_image_4_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch4.i:1  br label %._crit_edge.0147.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="48" op_1_bw="7">
<![CDATA[
branch3.i:0  store i48 %tmp_76_8_i, i48* %out_image_3_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch3.i:1  br label %._crit_edge.0147.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="48" op_1_bw="7">
<![CDATA[
branch2.i:0  store i48 %tmp_76_8_i, i48* %out_image_2_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch2.i:1  br label %._crit_edge.0147.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="48" op_1_bw="7">
<![CDATA[
branch1.i:0  store i48 %tmp_76_8_i, i48* %out_image_1_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch1.i:1  br label %._crit_edge.0147.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="48" op_1_bw="7">
<![CDATA[
branch0.i:0  store i48 %tmp_76_8_i, i48* %out_image_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch0.i:1  br label %._crit_edge.0147.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="!0"/>
<literal name="arrayNo_cast_i" val="!1"/>
<literal name="arrayNo_cast_i" val="!2"/>
<literal name="arrayNo_cast_i" val="!3"/>
<literal name="arrayNo_cast_i" val="!4"/>
<literal name="arrayNo_cast_i" val="!5"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="48" op_1_bw="7">
<![CDATA[
branch6.i:0  store i48 %tmp_76_8_i, i48* %out_image_6_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="arrayNo_cast_i" val="!0"/>
<literal name="arrayNo_cast_i" val="!1"/>
<literal name="arrayNo_cast_i" val="!2"/>
<literal name="arrayNo_cast_i" val="!3"/>
<literal name="arrayNo_cast_i" val="!4"/>
<literal name="arrayNo_cast_i" val="!5"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch6.i:1  br label %._crit_edge.0147.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0147.i:0  %y_4_8_i = add i32 %y_i_mid2, 1

]]></Node>
<StgValue><ssdm name="y_4_8_i"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0147.i:1  %tmp_77_8_i = icmp eq i32 %y_4_8_i, 14

]]></Node>
<StgValue><ssdm name="tmp_77_8_i"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0147.i:2  %x_4_8_i = add i32 %x_i_mid2, 1

]]></Node>
<StgValue><ssdm name="x_4_8_i"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0147.i:3  %p_x_1_8_i = select i1 %tmp_77_8_i, i32 %x_4_8_i, i32 %x_i_mid2

]]></Node>
<StgValue><ssdm name="p_x_1_8_i"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0147.i:4  %p_8_i = select i1 %tmp_77_8_i, i32 0, i32 %y_4_8_i

]]></Node>
<StgValue><ssdm name="p_8_i"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.0147.i:5  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str939, i32 %tmp_47_i)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.exit:0  call void (...)* @_ssdm_op_Return()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
