var g_data = {"17":{"st":"inst","pa":0,"n":"/top/HDL_DUT_U","l":"VHDL","sn":144,"ln":42,"du":{"n":"work.timer(rtl)","s":12,"b":1},"bc":[{"n":"top","s":15,"b":1},{"n":"HDL_DUT_U","s":17,"z":1}],"loc":{"cp":74.19,"data":{"s":[58,45,1],"b":[44,33,1],"fc":[10,7,1]}}},"15":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":144,"ln":0,"du":{"n":"work.top","s":10,"b":0},"bc":[{"n":"top","s":15,"z":1}],"children":[{"n":"HDL_DUT_U","id":17,"zf":1,"tc":74.19,"s":77.58,"b":75.00,"fc":70.00}],"rec":{"cp":74.19,"data":{"s":[58,45],"b":[44,33],"fc":[10,7]}}},"22":{"st":"inst","pa":0,"n":"/sv_timer_t_agent_pkg","l":"SystemVerilog","sn":117,"ln":0,"du":{"n":"work.sv_timer_t_agent_pkg","s":5,"b":1},"bc":[{"n":"sv_timer_t_agent_pkg","s":22,"z":1}],"loc":{"cp":48.22,"data":{"gb":[173,37,1],"cvpc":[12,1],"g":[1,48.22,1]}}},"5":{"st":"du","pa":0,"n":"work.sv_timer_t_agent_pkg","l":"SystemVerilog","sn":117,"ln":1,"one_inst":22,"loc":{"cp":48.22,"data":{"gb":[173,37,1],"cvpc":[12,1],"g":[1,48.22,1]}}},"12":{"st":"du","pa":0,"n":"work.timer(rtl)","l":"VHDL","sn":145,"ln":24,"one_inst":17,"loc":{"cp":74.19,"data":{"s":[58,45,1],"b":[44,33,1],"fc":[10,7,1]}}}};
processSummaryData(g_data);